
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.557185                       # Number of seconds simulated
sim_ticks                                1557184962500                       # Number of ticks simulated
final_tick                               1557184962500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 457299                       # Simulator instruction rate (inst/s)
host_op_rate                                   586495                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1424196885                       # Simulator tick rate (ticks/s)
host_mem_usage                                 918440                       # Number of bytes of host memory used
host_seconds                                  1093.38                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     641260673                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           33728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       447086208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          447119936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        33728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    435601920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       435601920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6985722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6986249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       6806280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6806280                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              21660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          287111820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             287133479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         21660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            21660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       279736788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            279736788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       279736788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             21660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         287111820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            566870267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6986249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6806280                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6986249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6806280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              447119936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               435600192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               447119936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            435601920                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            436730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            436619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            436697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            436671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            436680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            436692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            436621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            436614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            436573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            436622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           436632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           436589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           436673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           436609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           436591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           436636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            425507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            425460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            425467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            425511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            425448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            425426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            425324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            425333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            425294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            425300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           425336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           425292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           425306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           425322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           425446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           425481                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1557184293500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6986249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6806280                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6986249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 368717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 368946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 379288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 379288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 379288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 379288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 379288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 379288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 379288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 379288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 379288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 379288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 379287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 379287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 379287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 379287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 379287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 379287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1668465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    529.060644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   337.335629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.191640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       147521      8.84%      8.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       590185     35.37%     44.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77157      4.62%     48.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        60386      3.62%     52.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55823      3.35%     55.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        53478      3.21%     59.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49394      2.96%     61.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        68221      4.09%     66.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       566300     33.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1668465                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       379287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.989689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.942730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.420561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        379285    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        379287                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       379287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.944862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.941665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.326545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10342      2.73%      2.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              229      0.06%      2.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           368716     97.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        379287                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 114649255250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            245641424000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                34931245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16410.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35160.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       287.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       279.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    287.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    279.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  6155829                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 5968207                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.69                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     112900.56                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5957101920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3166274760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             24942333360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            17766144720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         72378162480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          81801992190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5023077120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    273696149310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     28802275200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     169226761440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           682762574160                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            438.459522                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1364436077000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2953668500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   30683366000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 689492201500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  75011660750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  158825538500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 600218527250                       # Time in different power states
system.mem_ctrls_1.actEnergy               5955745320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3165549915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             24939484500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            17762495940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         72393528480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          81741219360                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5025545760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    273639941610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     28843956000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     169286139780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           682756613565                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            438.455694                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1364846029500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2962824250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   30690178000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 689632192750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  75119637500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  158685298000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 600094832000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                16714695                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16714695                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1438477                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7359579                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9525984                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              99.992621                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct           0.007379                        # BTB Miss Percentage
system.cpu.branchPred.usedRAS                     237                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 93                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         7359579                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            7316231                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            43348                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          437                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   144386324                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    62471587                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         32004                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        104698                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   739547546                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            45                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1557184962500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3114369925                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     641260673                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             637137356                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                9227433                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                         660                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     16683844                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    637137356                       # number of integer instructions
system.cpu.num_fp_insts                       9227433                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1249374311                       # number of times the integer registers were read
system.cpu.num_int_register_writes          553481595                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             12369390                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             8527126                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             84591763                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           269610148                       # number of times the CC registers were written
system.cpu.num_mem_refs                     206857900                       # number of memory refs
system.cpu.num_load_insts                   144386314                       # Number of load instructions
system.cpu.num_store_insts                   62471586                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3114369925                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          16714695                       # Number of branches fetched
system.cpu.predictedBranches                  7316468                       # Number of branches predicted as taken
system.cpu.BranchMispred                      1438477                       # Number of branch mispredictions
system.cpu.BranchMispredPercent              8.606062                       # Percent of branch mispredictions
system.cpu.op_class::No_OpClass                   140      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 430201597     67.09%     67.09% # Class of executed instruction
system.cpu.op_class::IntMult                   215447      0.03%     67.12% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     67.12% # Class of executed instruction
system.cpu.op_class::FloatAdd                 3985519      0.62%     67.74% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::MemRead                139701181     21.79%     89.53% # Class of executed instruction
system.cpu.op_class::MemWrite                62052553      9.68%     99.20% # Class of executed instruction
system.cpu.op_class::FloatMemRead             4685133      0.73%     99.93% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             419033      0.07%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  641260673                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6983676                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.652851                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           199872187                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6985724                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.611521                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            252500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.652851                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1789                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         420701546                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        420701546                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    144100721                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       144100721                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     55771466                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       55771466                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     199872187                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        199872187                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    199872187                       # number of overall hits
system.cpu.dcache.overall_hits::total       199872187                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       285603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        285603                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      6700121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6700121                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      6985724                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6985724                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6985724                       # number of overall misses
system.cpu.dcache.overall_misses::total       6985724                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  26257263000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26257263000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 591462640500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 591462640500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 617719903500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 617719903500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 617719903500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 617719903500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    144386324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    144386324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     62471587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     62471587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    206857911                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    206857911                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    206857911                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    206857911                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001978                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001978                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.107251                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.107251                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.033771                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033771                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.033771                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033771                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 91936.229661                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91936.229661                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88276.411799                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88276.411799                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 88426.039091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88426.039091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 88426.039091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88426.039091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      6806282                       # number of writebacks
system.cpu.dcache.writebacks::total           6806282                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       285603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       285603                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      6700121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6700121                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      6985724                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6985724                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      6985724                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6985724                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  25971660000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25971660000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 584762519500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 584762519500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 610734179500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 610734179500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 610734179500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 610734179500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.107251                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.107251                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.033771                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033771                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.033771                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033771                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 90936.229661                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90936.229661                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87276.411799                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87276.411799                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 87426.039091                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87426.039091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 87426.039091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87426.039091                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 7                       # number of replacements
system.cpu.icache.tags.tagsinuse           484.066747                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           739547018                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               528                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1400657.231061                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   484.066747                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.236361                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.236361                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          521                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          521                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.254395                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1479095620                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1479095620                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    739547018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       739547018                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     739547018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        739547018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    739547018                       # number of overall hits
system.cpu.icache.overall_hits::total       739547018                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          528                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           528                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          528                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            528                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          528                       # number of overall misses
system.cpu.icache.overall_misses::total           528                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     45863000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45863000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     45863000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45863000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     45863000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45863000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    739547546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    739547546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    739547546                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    739547546                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    739547546                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    739547546                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 86861.742424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86861.742424                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 86861.742424                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86861.742424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 86861.742424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86861.742424                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks            7                       # number of writebacks
system.cpu.icache.writebacks::total                 7                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          528                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          528                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          528                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          528                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          528                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     45335000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45335000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     45335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     45335000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45335000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85861.742424                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85861.742424                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85861.742424                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85861.742424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85861.742424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85861.742424                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6969885                       # number of replacements
system.l2.tags.tagsinuse                 16366.641160                       # Cycle average of tags in use
system.l2.tags.total_refs                     6983665                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6986269                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.999627                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.063836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.057703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16365.519621                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998941                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13806                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62866005                       # Number of tag accesses
system.l2.tags.data_accesses                 62866005                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      6806282                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6806282                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     2                       # number of demand (read+write) hits
system.l2.demand_hits::total                        3                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data                    2                       # number of overall hits
system.l2.overall_hits::total                       3                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          6700121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6700121                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              527                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       285601                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          285601                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 527                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6985722                       # number of demand (read+write) misses
system.l2.demand_misses::total                6986249                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                527                       # number of overall misses
system.l2.overall_misses::cpu.data            6985722                       # number of overall misses
system.l2.overall_misses::total               6986249                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 574712338000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  574712338000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     44531000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44531000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  25543234500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25543234500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      44531000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  600255572500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     600300103500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     44531000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 600255572500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    600300103500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      6806282                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6806282                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        6700121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6700121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       285603                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        285603                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               528                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           6985724                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6986252                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              528                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          6985724                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6986252                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998106                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998106                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.999993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999993                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998106                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         1.000000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            1.000000                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998106                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        1.000000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           1.000000                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85776.411799                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85776.411799                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84499.051233                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84499.051233                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89436.782434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89436.782434                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84499.051233                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 85926.060685                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85925.953040                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84499.051233                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 85926.060685                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85925.953040                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              6806280                       # number of writebacks
system.l2.writebacks::total                   6806280                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data      6700121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6700121                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          527                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       285601                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       285601                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6985722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6986249                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6985722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6986249                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 507711128000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 507711128000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     39261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  22687224500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22687224500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     39261000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 530398352500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 530437613500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     39261000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 530398352500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 530437613500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.999993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999993                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     1.000000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       1.000000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     1.000000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.000000                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75776.411799                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75776.411799                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74499.051233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74499.051233                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79436.782434                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79436.782434                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74499.051233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 75926.060685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75925.953040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74499.051233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 75926.060685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75925.953040                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      13955591                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6969342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             286128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6806280                       # Transaction distribution
system.membus.trans_dist::CleanEvict           163062                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6700121                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6700121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        286128                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20941840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20941840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20941840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    882721856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    882721856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               882721856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6986249                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6986249    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6986249                       # Request fanout histogram
system.membus.reqLayer2.occupancy         41180714000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36784347000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     13969935                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6983683                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            543                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          543                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1557184962500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            286131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13612562                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          340999                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6700121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6700121                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           528                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       285603                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20955124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20956187                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    882688384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              882722624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6969885                       # Total snoops (count)
system.tol2bus.snoopTraffic                 435601920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13956137                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006243                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13955593    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    544      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13956137                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13791256500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            792000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10478586000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
