Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Tue Oct 22 15:28:39 2019
| Host             : Q1926 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file raifes_fpga_wrapper_power_routed.rpt -pb raifes_fpga_wrapper_power_summary_routed.pb -rpx raifes_fpga_wrapper_power_routed.rpx
| Design           : raifes_fpga_wrapper
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.289        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.134        |
| Device Static (W)        | 0.155        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        5 |       --- |             --- |
| Slice Logic              |     0.003 |    10828 |       --- |             --- |
|   LUT as Logic           |     0.003 |     6942 |    133800 |            5.19 |
|   LUT as Distributed RAM |    <0.001 |      192 |     46200 |            0.42 |
|   CARRY4                 |    <0.001 |      220 |     33450 |            0.66 |
|   F7/F8 Muxes            |    <0.001 |      243 |    133800 |            0.18 |
|   Register               |    <0.001 |     1907 |    267600 |            0.71 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |      247 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |        4 |     46200 |           <0.01 |
| Signals                  |     0.006 |    10429 |       --- |             --- |
| Block RAM                |     0.005 |       68 |       365 |           18.63 |
| MMCM                     |     0.116 |        1 |        10 |           10.00 |
| DSPs                     |    <0.001 |        8 |       740 |            1.08 |
| I/O                      |    <0.001 |       20 |       285 |            7.02 |
| Static Power             |     0.155 |          |           |                 |
| Total                    |     0.289 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.050 |       0.017 |      0.032 |
| Vccaux    |       1.800 |     0.095 |       0.064 |      0.031 |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |
| Vcco25    |       2.500 |     0.005 |       0.000 |      0.005 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------+-----------------+
| Clock              | Domain                           | Constraint (ns) |
+--------------------+----------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clk_wiz0/inst/clk_out1_clk_wiz_0 |            40.0 |
| clk_raw            | clk_raw                          |            10.0 |
| clkfbout_clk_wiz_0 | clk_wiz0/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| raifes_fpga_wrapper |     0.134 |
|   clk_wiz0          |     0.116 |
|     inst            |     0.116 |
|   thecore           |     0.017 |
|     bram01          |     0.005 |
|       U0            |     0.005 |
|     raifes          |     0.012 |
|       cop           |     0.002 |
|       debug_module  |     0.001 |
|       pipeline      |     0.008 |
+---------------------+-----------+


