***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000517
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000099c
==> Correct value is = 64'h00000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000099c
==> Correct value is = 1'b00000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000980
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h80824501
==> Correct value is = 32'h01078463

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000230
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000230
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'heaa2710d
==> Correct value is = 32'hfeb641e3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000234
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000234
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000000000000
==> Correct value is = 64'h000000008000022c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000000000001
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000000000000
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000000000000
==> Correct value is = 56'h00000080000220

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000000000004
==> Correct value is = 64'h000000008000022c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000000000009
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000000000004
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000000000004
==> Correct value is = 56'h00000080000220

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000000000008
==> Correct value is = 64'h000000008000022c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000000000011
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000000000008
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000000000008
==> Correct value is = 56'h00000080000220

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000000000000c
==> Correct value is = 64'h000000008000022c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000000000019
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000000000000c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000000000000c
==> Correct value is = 56'h00000080000220

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000000000010
==> Correct value is = 64'h000000008000022c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000000000021
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000000000010
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000000000010
==> Correct value is = 56'h00000080000220

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h60f68782
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002a2
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002a0
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h64b66456
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002a4
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002a4
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h79f26916
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002a8
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002a8
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h7ab27a52
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002ac
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002ac
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h6bf27b12
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002b0
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002b0
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h6cb26c52
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002b4
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002b4
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h80826135
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002b8
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002b8
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h80826135
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002ba
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002b8
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450160e2
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006cc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006cc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h80826125
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006d0
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006d0
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0313711d
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006d4
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006d4
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000000000000
==> Correct value is = 64'h000000008000022c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000000000001
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000000000000
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000000000000
==> Correct value is = 56'h00000080000220

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000000000004
==> Correct value is = 64'h000000008000022c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000000000009
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000000000004
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000000000004
==> Correct value is = 56'h00000080000220

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000000000008
==> Correct value is = 64'h000000008000022c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000000000011
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000000000008
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000000000008
==> Correct value is = 56'h00000080000220

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000000000000c
==> Correct value is = 64'h000000008000022c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000000000019
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000000000000c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000000000000c
==> Correct value is = 56'h00000080000220

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000000000010
==> Correct value is = 64'h000000008000022c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000000000021
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000000000010
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000000000010
==> Correct value is = 56'h00000080000220

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000000000014
==> Correct value is = 64'h000000008000022c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000000000029
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000000000014
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000000000014
==> Correct value is = 56'h00000080000220

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1f050513
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800009ac
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800009ac
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800009a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hcf3ff0ef
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800009b0
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800009b0
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800009a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h740270a2
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800009b4
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800009b4
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800009a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h711d8082
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006a2
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006a0
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h02810313
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006a4
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006a4
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hf832f42e
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006a8
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006a8
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h862afc36
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006ac
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006ac
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0517869a
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006b0
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006b0
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h05130000
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006b4
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006b4
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4581b105
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006b8
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006b8
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'he0baec06
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006bc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006bc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006a0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'he8c2e4be
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006c0
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006c0
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'he41aecc6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006c4
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006c4
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hb6dff0ef
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006c8
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006c8
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450160e2
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006cc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006cc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450160e2
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006cc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006cc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450160e2
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006cc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006cc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450160e2
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006cc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006cc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'heaa2710d
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000234
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000234
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'he2cae6a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000238
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000238
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hf656fa52
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000023c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000023c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hee86f25a
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000240
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000240
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hee5efe4e
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000244
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000244
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hee5efe4e
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000244
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000244
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hee5efe4e
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000244
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000244
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hee86f25a
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000242
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000240
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hee5efe4e
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000244
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000244
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'he666ea62
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000248
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000248
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h84ae892a
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000024c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000024c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h8b368432
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000250
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000250
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h02500a13
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000254
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000254
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h02500a13
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000254
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000254
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h02500a13
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000254
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000254
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h8b368432
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000252
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000250
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h02500a13
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000254
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000254
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h9a818a93
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000258
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000258
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h47834829

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hf7930007

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hdfe50207

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h0006c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h26050685

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h00f50023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h01078463

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hfeb641e3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h47834829

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hf7930007

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hdfe50207

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h0006c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h26050685

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h00f50023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h01078463

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hfeb641e3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47834829

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hf7930007

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hdfe50207

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0006c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26050685

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00f50023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h01078463

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfeb641e3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47834829

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hf7930007

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hdfe50207

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0006c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26050685

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00f50023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h80824501

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'heaa2710d

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000000000000

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000001

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000000

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000000000004

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000009

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000000000004

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000004

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000000000008

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000011

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000000000008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000008

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000000000000c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h0000000000000c

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000000000010

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000021

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000000000010

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000010

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h60f68782

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002a2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h64b66456

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h79f26916

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h7ab27a52

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h6bf27b12

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h6cb26c52

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h80826135

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h80826135

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h00000000800002ba

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800002b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h45039902

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h45039902

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h450160e2

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h80826125

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h0313711d

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000000000000

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000001

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000000

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000000000004

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000009

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000000000004

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000004

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000000000008

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000011

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000000000008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000008

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000000000000c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h0000000000000c

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000000000010

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000021

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000000000010

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000010

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000000000014

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000029

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000000000014

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000014

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00000517

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800009a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800009a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h1f050513

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800009ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800009ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hcf3ff0ef

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800009b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800009b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h740270a2

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800009b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800009b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h711d8082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006a2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h02810313

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hf832f42e

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h862afc36

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h0517869a

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h05130000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h4581b105

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'he0baec06

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'he8c2e4be

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'he41aecc6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hb6dff0ef

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h450160e2

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h450160e2

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h450160e2

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h450160e2

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'heaa2710d

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'he2cae6a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000238

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000238

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hf656fa52

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000023c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000023c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hee86f25a

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hee5efe4e

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hee5efe4e

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hee5efe4e

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hee86f25a

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000242

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'hee5efe4e

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'he666ea62

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000248

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000248

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h84ae892a

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h000000008000024c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b000000008000024c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h8b368432

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000250

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000250

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h02500a13

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h02500a13

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h02500a13

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026a
==> Correct value is = 64'h0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h8b368432

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000252

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000250

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h02500a13

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h9a818a93

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h0000000080000258

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000258

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h87930000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc53785a7

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h30b50513

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00020693

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h053a4601

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000204

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000204

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47834829

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hf7930007

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hdfe50207

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0006c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26050685

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00f50023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h01078463

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfeb641e3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000262
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h80824501

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'heaa2710d

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h45039902

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'h45039902

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ea
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h87930000
==> Correct value is = 32'h45039902

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001f0
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001f0
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc53785a7
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001f4
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001f4
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h639803ff
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001f8
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001f8
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h30b50513
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001fc
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001fc
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00020693
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000200
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000200
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000200
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001de
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'h26033020

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'h07930402

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h97b20002

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h0016059b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h04b22023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h086347a9

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h079300f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h86630400

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h00000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h87930000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'hc53785a7

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc53785a7

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h30b50513

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00020693

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h053a4601

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000204

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000204

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001de

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h87930000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc53785a7

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h30b50513

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00020693

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001de

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h87930000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc53785a7

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h30b50513

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00020693

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h053a4601

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000204

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000204

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47834829

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hf7930007

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hdfe50207

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0006c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26050685

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00f50023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h01078463

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfeb641e3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000262
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h80824501

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'heaa2710d

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h45039902

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'h45039902

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'hfeb641e3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'h47834829

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'hf7930007

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'hdfe50207

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h0006c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26050685

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00f50023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h01078463

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hfeb641e3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000262
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h80824501

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'heaa2710d

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000000000000

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000001

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000000

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h0000000000000004

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000009

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b0000000000000004

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000000000004

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h0000000000000008

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000011

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b0000000000000008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000000000008

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h000000000000000c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h0000000000000c

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h000000000000000c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h0000000000000c

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h000000000000000c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h0000000000000c

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h000000000000000c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h0000000000000c

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'hfeb641e3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'h47834829

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'hf7930007

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'hdfe50207

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h0006c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26050685

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00f50023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h01078463

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'hfeb641e3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000262
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47834829

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hf7930007

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'hdfe50207

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h0006c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h26050685

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'h00f50023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h01078463

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'hfeb641e3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000262
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47834829

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hf7930007

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'hdfe50207

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h0006c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h26050685

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'h00f50023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h01078463

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'hfeb641e3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000262
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47834829

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hf7930007

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'hdfe50207

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h0006c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h26050685

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'h00f50023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h01078463

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'hfeb641e3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000262
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47834829

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hf7930007

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'hdfe50207

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h0006c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h26050685

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'h00f50023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'hfff6c783

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'h04022023

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h80824501

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'heaa2710d

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h0000000000000000

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000001

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000000000000

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h0000000000000004

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000009

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b0000000000000004

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000000000004

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h0000000000000008

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000011

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b0000000000000008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000000000008

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h000000000000000c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h0000000000000c

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000000000010

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000021

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000000000010

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000010

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h45039902

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h45039902

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h60f68782

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002a2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h64b66456

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h79f26916

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h7ab27a52

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h6bf27b12

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h6cb26c52

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h80826135

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h80826135

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002ba

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47854721

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450160e2

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h80826125

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800006d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800006d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0313711d

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800006d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800006d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000000000000

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000001

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000000

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000000000004

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000009

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000000000004

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000004

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000000000008

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000011

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000000000008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000008

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000000000000c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h0000000000000c

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000000000010

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000021

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000000000010

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000010

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000000000014

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000029

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000000000014

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000014

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h740270a2

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h694264e2

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450169a2

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000262
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h60f68782
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002a2
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002a0
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h64b66456
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002a4
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002a4
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h79f26916
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002a8
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002a8
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h7ab27a52
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002ac
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002ac
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h6bf27b12
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002b0
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002b0
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h6cb26c52
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002b4
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002b4
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h80826135
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002b8
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002b8
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h47854721
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002bc
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002bc
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450160e2
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006cc
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006cc
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006c0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h80826125
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006d0
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006d0
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006c0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0313711d
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800006d4
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800006d4
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800006c0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h740270a2
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800009b4
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800009b4
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800009a0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h694264e2
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800009b8
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800009b8
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800009a0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h450169a2
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800009bc
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800009bc
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800009a0
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000000000000

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000001

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000000

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000000000004

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000009

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000000000004

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000004

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000000000008

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000011

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000000000008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000000000008

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000000000000c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h0000000000000c

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h0000000000000010

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000021

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000000000010

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000000000010

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'hf4931e20

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000073e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000073c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000720

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h8a2afc04

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h80826145

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hb0418713

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000744

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000744

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h202f4785

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000748

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000748

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h059b00f7

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000074c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000074c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h431c0004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef59fe3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h431c0004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef59fe3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h431c0004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef59fe3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h431c0004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef59fe3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h431c0004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef59fe3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h059b00f7

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000074e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000074c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h431c0004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef59fe3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h431c0004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef59fe3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h431c0004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef59fe3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h431c0004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef59fe3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h431c0004

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef59fe3

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h0009071b

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000262
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hb0018413

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000075c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000075c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00000000

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000000
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000001
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000000
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000000
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000004
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000009
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000004
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000004
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000008
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000011
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000008
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000008
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000000c
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000019
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000000c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000000c
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000010
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000021
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000010
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000010
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000014
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000029
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000014
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000014
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h8993fef7

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000764

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000764

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hb703b081

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000768

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000768

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h8993fef7

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000764

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000764

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hb703b081

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000768

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000768

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000760

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h8993fef7

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000764

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000764

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h8993fef7

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000766

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000764

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hb703b081

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000768

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000768

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hef050009

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h000000008000076c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b000000008000076c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h0089b703

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000770

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000770

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h4785e719

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000774

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000774

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00f4202f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000778

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000778

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0ef8552

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h000000008000077c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b000000008000077c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hfffff896

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000014
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000029
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000014
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000014
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000100000018
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000031
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000100000018
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000100000018
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1fe3401c

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h8aa6e71f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000597

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141febf

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0ef8552

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h000000008000077c

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b000000008000077c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000760

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h8aa6e71f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000780

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h0189b683

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000784

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000784

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000780

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h00000001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141febf

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141febf

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005ee

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efe406

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005f0

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005f4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h08600513

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005f8

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fe3f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'he4061141

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005d8

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0effbff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005dc

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fb9f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005e0

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0efc119

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h27f3a001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'hf0effbff

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005de

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005c0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h1141fb9f

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005e0

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h53900513

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h00000000800005e4

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b00000000800005e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h000000800005e0

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'ha0018082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'ha0018082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'ha0018082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h27f3a001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'ha0018082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h27f3a001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'ha0018082

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000596

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h27f3a001

CORE0: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000010000001c
==> Correct value is = 64'h0000000080000598

CORE0: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000020000000200000039
==> Correct value is = 129'h000000000000000000000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE0: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000010000001c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE0...

CORE0: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h0000010000001c
==> Correct value is = 56'h00000080000580

CORE0: signal i_cache_subsystem.icache_adapter_me.nc = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

