Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 30 23:22:31 2024
| Host         : BOOK-SIO57HHSUH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_usb_hdmi_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-17  Critical Warning  Non-clocked sequential cell                         72          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           2           
LUTAR-1    Warning           LUT drives async reset alert                        8           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-16  Warning           Large setup violation                               3           
TIMING-18  Warning           Missing input or output delay                       35          
TIMING-20  Warning           Non-clocked latch                                   75          
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1875)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (295)
5. checking no_input_delay (4)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1875)
---------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb1/Bomb_X_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb1/Bomb_X_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb1/Bomb_X_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb1/Bomb_X_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb1/Bomb_Y_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb1/Bomb_Y_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb1/Bomb_Y_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb1/Bomb_Y_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb1/Bomb_Y_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb1/Bomb_Y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bomb1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: bomb1/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: bomb1/FSM_onehot_state_reg[12]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: bomb1/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: bomb1/FSM_onehot_state_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: bomb1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb2/Bomb_X_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb2/Bomb_X_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb2/Bomb_X_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb2/Bomb_X_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb2/Bomb_Y_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb2/Bomb_Y_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb2/Bomb_Y_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb2/Bomb_Y_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb2/Bomb_Y_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bomb2/Bomb_Y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bomb2/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: bomb2/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: bomb2/FSM_onehot_state_reg[12]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: bomb2/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: bomb2/FSM_onehot_state_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: bomb2/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: new_CLK_bomb/clk_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: new_CLK_player/clk_out_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line437/player1_dead_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line437/player2_dead_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/hc_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/hc_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/hc_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/hc_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/hc_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/hc_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/hc_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/hc_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/hc_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/hc_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/vc_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/vc_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/vc_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/vc_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/vc_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/vc_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/vc_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/vc_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/vc_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga/vc_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/vs_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (295)
--------------------------------------------------
 There are 295 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.150      -19.925                     24                 9745        0.050        0.000                      0                 9745        3.000        0.000                       0                  4175  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                     ------------         ----------      --------------
Final_mb/clk_wiz_1/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_Final_mb_clk_wiz_1_0                           {0.000 5.000}        10.000          100.000         
  clkfbout_Final_mb_clk_wiz_1_0                           {0.000 5.000}        10.000          100.000         
Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk_100                                                   {0.000 5.000}        10.000          100.000         
clk_wiz/inst/clk_in1                                      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                      {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                      {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Final_mb/clk_wiz_1/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_Final_mb_clk_wiz_1_0                                 1.490        0.000                      0                 6988        0.056        0.000                      0                 6988        3.750        0.000                       0                  2573  
  clkfbout_Final_mb_clk_wiz_1_0                                                                                                                                                                             7.845        0.000                       0                     3  
Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.316        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   234  
Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.372        0.000                      0                   47        0.280        0.000                      0                   47       16.166        0.000                       0                    41  
clk_100                                                         2.903        0.000                      0                  996        0.057        0.000                      0                  996        4.500        0.000                       0                  1095  
clk_wiz/inst/clk_in1                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                           26.079        0.000                      0                  244        0.099        0.000                      0                  244       19.020        0.000                       0                   214  
  clk_out2_clk_wiz_0                                                                                                                                                                                        5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_100                   1.625        0.000                      0                 1248        0.050        0.000                      0                 1248  
clk_100             clk_out1_clk_wiz_0       -1.150      -19.925                     24                   24        1.279        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                From Clock                                                To Clock                                                
----------                                                ----------                                                --------                                                
(none)                                                                                                              Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                    clk_out1_Final_mb_clk_wiz_1_0                             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                              Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                    clk_out1_Final_mb_clk_wiz_1_0                             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                                                              clk_out1_Final_mb_clk_wiz_1_0                             
(none)                                                    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_Final_mb_clk_wiz_1_0                             
(none)                                                    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_Final_mb_clk_wiz_1_0                             
(none)                                                    clk_out1_Final_mb_clk_wiz_1_0                             clk_out1_Final_mb_clk_wiz_1_0                             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_100                                                       
(none)                         clk_out1_Final_mb_clk_wiz_1_0                                 
(none)                         clk_out1_clk_wiz_0                                            
(none)                         clk_out2_clk_wiz_0                                            
(none)                         clkfbout_Final_mb_clk_wiz_1_0                                 
(none)                         clkfbout_clk_wiz_0                                            
(none)                                                        clk_100                        
(none)                                                        clk_out1_Final_mb_clk_wiz_1_0  
(none)                                                        clk_out1_clk_wiz_0             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Final_mb/clk_wiz_1/inst/clk_in1
  To Clock:  Final_mb/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Final_mb/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Final_mb/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Final_mb_clk_wiz_1_0
  To Clock:  clk_out1_Final_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 2.679ns (31.788%)  route 5.749ns (68.212%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.561     1.561    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X29Y13         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.363     3.381    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.505 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.505    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.079 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           0.969     5.048    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.310     5.358 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.358    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[1][4]
    SLICE_X15Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     5.575 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0/O
                         net (fo=1, routed)           0.293     5.867    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X15Y27         LUT5 (Prop_lut5_I0_O)        0.299     6.166 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__76/O
                         net (fo=1, routed)           0.780     6.946    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native_0
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.119     7.065 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.105     8.170    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.332     8.502 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.936     9.438    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X11Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.562 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__42/O
                         net (fo=1, routed)           0.304     9.865    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Using_FPGA.Native_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I2_O)        0.124     9.989 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Using_FPGA.Native_i_1__56/O
                         net (fo=1, routed)           0.000     9.989    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/D_1
    SLICE_X9Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455    11.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.444    11.444    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X9Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.080    11.524    
                         clock uncertainty           -0.074    11.450    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)        0.029    11.479    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 2.555ns (30.483%)  route 5.827ns (69.517%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.561     1.561    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X29Y13         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.363     3.381    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.505 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.505    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.079 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           0.969     5.048    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.310     5.358 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.358    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[1][4]
    SLICE_X15Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     5.575 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0/O
                         net (fo=1, routed)           0.293     5.867    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X15Y27         LUT5 (Prop_lut5_I0_O)        0.299     6.166 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__76/O
                         net (fo=1, routed)           0.780     6.946    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native_0
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.119     7.065 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.105     8.170    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.332     8.502 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.318     9.819    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.943 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.943    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X11Y15         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455    11.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.445    11.445    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X11Y15         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.080    11.525    
                         clock uncertainty           -0.074    11.451    
    SLICE_X11Y15         FDRE (Setup_fdre_C_D)        0.031    11.482    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.583ns (30.714%)  route 5.827ns (69.286%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.561     1.561    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X29Y13         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.363     3.381    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.505 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.505    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.079 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           0.969     5.048    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.310     5.358 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.358    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[1][4]
    SLICE_X15Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     5.575 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0/O
                         net (fo=1, routed)           0.293     5.867    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X15Y27         LUT5 (Prop_lut5_I0_O)        0.299     6.166 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__76/O
                         net (fo=1, routed)           0.780     6.946    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native_0
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.119     7.065 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.105     8.170    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.332     8.502 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.318     9.819    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.152     9.971 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     9.971    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/op1_Reg
    SLICE_X11Y15         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455    11.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.445    11.445    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X11Y15         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                         clock pessimism              0.080    11.525    
                         clock uncertainty           -0.074    11.451    
    SLICE_X11Y15         FDRE (Setup_fdre_C_D)        0.075    11.526    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 3.069ns (39.183%)  route 4.764ns (60.817%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.612     1.612    Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.066 r  Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[2]
                         net (fo=2, routed)           1.656     5.722    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Data_Read[22]
    SLICE_X36Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.846 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_1__99/O
                         net (fo=2, routed)           0.608     6.454    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_1[6]
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.578 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__44/O
                         net (fo=1, routed)           0.264     6.843    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X33Y14         LUT5 (Prop_lut5_I2_O)        0.124     6.967 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.764     7.731    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X13Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.855 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__37/O
                         net (fo=1, routed)           1.015     8.870    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_0
    SLICE_X12Y24         LUT3 (Prop_lut3_I2_O)        0.119     8.989 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_i_1__51/O
                         net (fo=1, routed)           0.455     9.444    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/D_6
    SLICE_X12Y24         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455    11.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.433    11.433    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X12Y24         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.008    11.441    
                         clock uncertainty           -0.074    11.367    
    SLICE_X12Y24         FDRE (Setup_fdre_C_D)       -0.289    11.078    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.078    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 2.431ns (30.413%)  route 5.562ns (69.587%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.561     1.561    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X29Y13         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.363     3.381    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.505 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.505    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.079 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           0.969     5.048    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.310     5.358 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.358    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[1][4]
    SLICE_X15Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     5.575 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0/O
                         net (fo=1, routed)           0.293     5.867    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X15Y27         LUT5 (Prop_lut5_I0_O)        0.299     6.166 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__76/O
                         net (fo=1, routed)           0.780     6.946    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native_0
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.119     7.065 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.105     8.170    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.332     8.502 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.053     9.555    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/D
    SLICE_X10Y15         RAMD32                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455    11.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.445    11.445    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X10Y15         RAMD32                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.080    11.525    
                         clock uncertainty           -0.074    11.451    
    SLICE_X10Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208    11.243    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 2.208ns (26.861%)  route 6.012ns (73.139%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.561     1.561    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X29Y14         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=6, routed)           1.451     3.469    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native_0[1]
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.593 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native_i_1__90/O
                         net (fo=1, routed)           0.000     3.593    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[2].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.167 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[2].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           0.687     4.854    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[2]
    SLICE_X15Y24         LUT6 (Prop_lut6_I3_O)        0.310     5.164 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.614     5.778    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[2][5]
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.902 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[5]_INST_0/O
                         net (fo=1, routed)           0.453     6.355    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[31].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.479 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[31].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__77/O
                         net (fo=1, routed)           0.433     6.912    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.No_PCMP_Long.shift_logic_result_i_lut_2/Using_FPGA.Native_0
    SLICE_X13Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.036 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.No_PCMP_Long.shift_logic_result_i_lut_2/Using_FPGA.Native/O
                         net (fo=1, routed)           1.091     8.128    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X29Y14         LUT5 (Prop_lut5_I1_O)        0.124     8.252 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.814     9.066    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X13Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.190 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_3__7/O
                         net (fo=1, routed)           0.468     9.658    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Using_FPGA.Native_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I2_O)        0.124     9.782 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Using_FPGA.Native_i_1__57/O
                         net (fo=1, routed)           0.000     9.782    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/D_0
    SLICE_X9Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455    11.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.444    11.444    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X9Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.080    11.524    
                         clock uncertainty           -0.074    11.450    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)        0.031    11.481    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 2.208ns (26.896%)  route 6.001ns (73.104%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.561     1.561    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X29Y13         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.363     3.381    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.505 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.505    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.079 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           0.608     4.687    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X15Y25         LUT5 (Prop_lut5_I4_O)        0.310     4.997 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.303     5.300    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.171     5.595    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[2][3]
    SLICE_X14Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.719 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0/O
                         net (fo=1, routed)           0.302     6.021    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X14Y27         LUT5 (Prop_lut5_I0_O)        0.124     6.145 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__75/O
                         net (fo=1, routed)           0.745     6.890    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_0/I0
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.014 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_0/Using_FPGA.Native/O
                         net (fo=1, routed)           1.097     8.111    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.124     8.235 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.412     9.647    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X11Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.771 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.771    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X11Y17         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455    11.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.443    11.443    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X11Y17         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.080    11.523    
                         clock uncertainty           -0.074    11.449    
    SLICE_X11Y17         FDRE (Setup_fdre_C_D)        0.029    11.478    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 2.236ns (27.144%)  route 6.001ns (72.856%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.561     1.561    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X29Y13         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.363     3.381    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.505 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.505    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.079 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           0.608     4.687    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X15Y25         LUT5 (Prop_lut5_I4_O)        0.310     4.997 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.303     5.300    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.171     5.595    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[2][3]
    SLICE_X14Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.719 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0/O
                         net (fo=1, routed)           0.302     6.021    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X14Y27         LUT5 (Prop_lut5_I0_O)        0.124     6.145 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__75/O
                         net (fo=1, routed)           0.745     6.890    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_0/I0
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.014 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_0/Using_FPGA.Native/O
                         net (fo=1, routed)           1.097     8.111    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.124     8.235 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.412     9.647    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X11Y17         LUT5 (Prop_lut5_I1_O)        0.152     9.799 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     9.799    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/op1_Reg
    SLICE_X11Y17         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455    11.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.443    11.443    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X11Y17         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                         clock pessimism              0.080    11.523    
                         clock uncertainty           -0.074    11.449    
    SLICE_X11Y17         FDRE (Setup_fdre_C_D)        0.075    11.524    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.766ns (10.494%)  route 6.534ns (89.506%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.615     1.615    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X6Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.518     2.133 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         2.898     5.032    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A2
    SLICE_X14Y11         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     5.156 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/O
                         net (fo=7, routed)           1.848     7.004    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.EXT_DATA_WRITE_MUX_MSB_I/GEN4_LOOP[2].BYTESTEER_LUT6/Using_FPGA.Native/I0
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.128 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.EXT_DATA_WRITE_MUX_MSB_I/GEN4_LOOP[2].BYTESTEER_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=2, routed)           1.787     8.915    Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y1          RAMB36E1                                     r  Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455    11.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.493    11.493    Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.008    11.501    
                         clock uncertainty           -0.074    11.426    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    10.689    Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.114ns  (logic 2.332ns (28.739%)  route 5.782ns (71.261%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.561     1.561    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X29Y13         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.363     3.381    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.505 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.505    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.079 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           0.608     4.687    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X15Y25         LUT5 (Prop_lut5_I4_O)        0.310     4.997 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.303     5.300    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.424 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.171     5.595    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[2][3]
    SLICE_X14Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.719 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0/O
                         net (fo=1, routed)           0.302     6.021    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X14Y27         LUT5 (Prop_lut5_I0_O)        0.124     6.145 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__75/O
                         net (fo=1, routed)           0.745     6.890    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_0/I0
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.014 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_0/Using_FPGA.Native/O
                         net (fo=1, routed)           1.097     8.111    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.124     8.235 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.785     9.021    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X11Y16         LUT5 (Prop_lut5_I0_O)        0.124     9.145 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__41/O
                         net (fo=1, routed)           0.407     9.552    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Using_FPGA.Native_0
    SLICE_X11Y16         LUT3 (Prop_lut3_I2_O)        0.124     9.676 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Using_FPGA.Native_i_1__55/O
                         net (fo=1, routed)           0.000     9.676    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF/D_2
    SLICE_X11Y16         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455    11.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.444    11.444    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X11Y16         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.080    11.524    
                         clock uncertainty           -0.074    11.450    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)        0.031    11.481    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  1.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.227ns (51.755%)  route 0.212ns (48.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.558     0.558    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X33Y16         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[30]/Q
                         net (fo=6, routed)           0.212     0.897    Final_mb/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[30]
    SLICE_X38Y16         LUT4 (Prop_lut4_I0_O)        0.099     0.996 r  Final_mb/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[1].LOAD_REG_I_i_1__0/O
                         net (fo=1, routed)           0.000     0.996    Final_mb/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I_0
    SLICE_X38Y16         FDRE                                         r  Final_mb/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.825     0.825    Final_mb/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X38Y16         FDRE                                         r  Final_mb/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I/C
                         clock pessimism             -0.005     0.820    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.121     0.941    Final_mb/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Final_mb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.543%)  route 0.256ns (64.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.559     0.559    Final_mb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y14         FDRE                                         r  Final_mb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  Final_mb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.256     0.955    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[7]
    SLICE_X35Y15         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.825     0.825    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X35Y15         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[24]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.070     0.890    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.227ns (52.111%)  route 0.209ns (47.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.558     0.558    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X33Y16         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[30]/Q
                         net (fo=6, routed)           0.209     0.894    Final_mb/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[30]
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.099     0.993 r  Final_mb/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[1].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.000     0.993    Final_mb/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I_0
    SLICE_X39Y16         FDRE                                         r  Final_mb/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.825     0.825    Final_mb/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X39Y16         FDRE                                         r  Final_mb/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I/C
                         clock pessimism             -0.005     0.820    
    SLICE_X39Y16         FDRE (Hold_fdre_C_D)         0.091     0.911    Final_mb/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Final_mb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.299%)  route 0.270ns (65.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.558     0.558    Final_mb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y16         FDRE                                         r  Final_mb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  Final_mb/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.270     0.969    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[19]
    SLICE_X31Y14         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.827     0.827    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X31Y14         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[12]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X31Y14         FDRE (Hold_fdre_C_D)         0.057     0.879    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.617%)  route 0.239ns (53.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.558     0.558    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X34Y14         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[13]/Q
                         net (fo=6, routed)           0.239     0.961    Final_mb/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[13]
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.006 r  Final_mb/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[18].LOAD_REG_I_i_1__0/O
                         net (fo=1, routed)           0.000     1.006    Final_mb/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I_0
    SLICE_X41Y12         FDRE                                         r  Final_mb/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.829     0.829    Final_mb/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X41Y12         FDRE                                         r  Final_mb/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I/C
                         clock pessimism             -0.005     0.824    
    SLICE_X41Y12         FDRE (Hold_fdre_C_D)         0.092     0.916    Final_mb/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.777%)  route 0.197ns (58.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.563     0.563    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y5          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=23, routed)          0.197     0.900    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X34Y4          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.831     0.831    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X34Y4          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X34Y4          FDRE (Hold_fdre_C_CE)       -0.016     0.810    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.777%)  route 0.197ns (58.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.563     0.563    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y5          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=23, routed)          0.197     0.900    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X34Y4          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.831     0.831    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X34Y4          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X34Y4          FDRE (Hold_fdre_C_CE)       -0.016     0.810    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.777%)  route 0.197ns (58.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.563     0.563    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y5          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=23, routed)          0.197     0.900    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X34Y4          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.831     0.831    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X34Y4          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X34Y4          FDRE (Hold_fdre_C_CE)       -0.016     0.810    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.777%)  route 0.197ns (58.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.563     0.563    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y5          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=23, routed)          0.197     0.900    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X34Y4          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.831     0.831    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X34Y4          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X34Y4          FDRE (Hold_fdre_C_CE)       -0.016     0.810    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Final_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_Final_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.777%)  route 0.197ns (58.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.563     0.563    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y5          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=23, routed)          0.197     0.900    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X34Y4          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.831     0.831    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X34Y4          FDRE                                         r  Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X34Y4          FDRE (Hold_fdre_C_CE)       -0.016     0.810    Final_mb/gpio_usb_int/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Final_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      Final_mb/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y20     Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Final_mb_clk_wiz_1_0
  To Clock:  clkfbout_Final_mb_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Final_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    Final_mb/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.316ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.139%)  route 2.476ns (77.861%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 19.703 - 16.667 ) 
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.556     3.328    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     3.784 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.026     4.811    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_5
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124     4.935 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.897     5.832    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     5.956 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.552     6.508    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X6Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440    18.106    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.197 f  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505    19.703    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.321    20.024    
                         clock uncertainty           -0.035    19.988    
    SLICE_X6Y28          FDRE (Setup_fdre_C_CE)      -0.164    19.824    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.824    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                 13.316    

Slack (MET) :             13.369ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.144ns  (logic 0.772ns (24.555%)  route 2.372ns (75.445%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.368 - 33.333 ) 
    Source Clock Delay      (SCD):    3.393ns = ( 20.060 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676    18.342    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.438 f  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621    20.060    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.524    20.584 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.432    21.016    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.140 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.420    22.560    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X0Y23          LUT3 (Prop_lut3_I2_O)        0.124    22.684 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.519    23.204    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X0Y23          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440    34.773    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.864 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504    36.368    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y23          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.321    36.689    
                         clock uncertainty           -0.035    36.654    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)       -0.081    36.573    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.573    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                 13.369    

Slack (MET) :             14.142ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.537ns  (logic 0.772ns (30.425%)  route 1.765ns (69.575%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 36.372 - 33.333 ) 
    Source Clock Delay      (SCD):    3.393ns = ( 20.060 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676    18.342    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.438 f  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621    20.060    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.524    20.584 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.432    21.016    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.140 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.333    22.473    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124    22.597 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.597    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X2Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440    34.773    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.864 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508    36.372    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X2Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.321    36.693    
                         clock uncertainty           -0.035    36.658    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.081    36.739    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.739    
                         arrival time                         -22.597    
  -------------------------------------------------------------------
                         slack                                 14.142    

Slack (MET) :             14.149ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.526ns  (logic 0.772ns (30.558%)  route 1.754ns (69.442%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 36.372 - 33.333 ) 
    Source Clock Delay      (SCD):    3.393ns = ( 20.060 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676    18.342    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.438 f  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621    20.060    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.524    20.584 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.432    21.016    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.140 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.322    22.462    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.124    22.586 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.586    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X2Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440    34.773    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.864 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508    36.372    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X2Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.321    36.693    
                         clock uncertainty           -0.035    36.658    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.077    36.735    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.735    
                         arrival time                         -22.586    
  -------------------------------------------------------------------
                         slack                                 14.149    

Slack (MET) :             14.175ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.450ns  (logic 0.772ns (31.505%)  route 1.678ns (68.495%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 36.368 - 33.333 ) 
    Source Clock Delay      (SCD):    3.393ns = ( 20.060 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676    18.342    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.438 f  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621    20.060    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.524    20.584 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.432    21.016    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.140 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.246    22.386    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.124    22.510 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.510    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X1Y23          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440    34.773    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.864 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504    36.368    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y23          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.321    36.689    
                         clock uncertainty           -0.035    36.654    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)        0.031    36.685    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.685    
                         arrival time                         -22.510    
  -------------------------------------------------------------------
                         slack                                 14.175    

Slack (MET) :             14.263ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.363ns  (logic 0.772ns (32.666%)  route 1.591ns (67.334%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 36.371 - 33.333 ) 
    Source Clock Delay      (SCD):    3.393ns = ( 20.060 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676    18.342    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.438 f  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621    20.060    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.524    20.584 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.432    21.016    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.140 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.159    22.299    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.124    22.423 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.423    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X3Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440    34.773    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.864 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507    36.371    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.321    36.692    
                         clock uncertainty           -0.035    36.657    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)        0.029    36.686    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.686    
                         arrival time                         -22.423    
  -------------------------------------------------------------------
                         slack                                 14.263    

Slack (MET) :             14.315ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.357ns  (logic 0.766ns (32.495%)  route 1.591ns (67.505%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 36.371 - 33.333 ) 
    Source Clock Delay      (SCD):    3.393ns = ( 20.060 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676    18.342    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.438 f  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621    20.060    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.524    20.584 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.432    21.016    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.140 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.159    22.299    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X3Y21          LUT5 (Prop_lut5_I3_O)        0.118    22.417 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.417    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X3Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440    34.773    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.864 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507    36.371    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.321    36.692    
                         clock uncertainty           -0.035    36.657    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)        0.075    36.732    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                         -22.417    
  -------------------------------------------------------------------
                         slack                                 14.315    

Slack (MET) :             14.403ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.271ns  (logic 0.772ns (33.992%)  route 1.499ns (66.008%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 36.371 - 33.333 ) 
    Source Clock Delay      (SCD):    3.393ns = ( 20.060 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676    18.342    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.438 f  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621    20.060    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.524    20.584 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.827    21.411    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.124    21.535 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.672    22.207    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.124    22.331 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.331    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X2Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440    34.773    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.864 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507    36.371    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.321    36.692    
                         clock uncertainty           -0.035    36.657    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.077    36.734    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.734    
                         arrival time                         -22.331    
  -------------------------------------------------------------------
                         slack                                 14.403    

Slack (MET) :             14.586ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.083ns  (logic 0.772ns (37.057%)  route 1.311ns (62.943%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 36.366 - 33.333 ) 
    Source Clock Delay      (SCD):    3.393ns = ( 20.060 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676    18.342    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.438 f  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621    20.060    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.524    20.584 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.432    21.016    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.140 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.879    22.019    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X2Y24          LUT3 (Prop_lut3_I1_O)        0.124    22.143 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.143    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X2Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440    34.773    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.864 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.502    36.366    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X2Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.321    36.687    
                         clock uncertainty           -0.035    36.652    
    SLICE_X2Y24          FDRE (Setup_fdre_C_D)        0.077    36.729    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -22.143    
  -------------------------------------------------------------------
                         slack                                 14.586    

Slack (MET) :             14.593ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.086ns  (logic 0.772ns (37.015%)  route 1.314ns (62.985%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 36.371 - 33.333 ) 
    Source Clock Delay      (SCD):    3.393ns = ( 20.060 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676    18.342    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.438 f  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621    20.060    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.524    20.584 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.827    21.411    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.124    21.535 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.486    22.021    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.124    22.145 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.145    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X2Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440    34.773    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.864 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507    36.371    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.321    36.692    
                         clock uncertainty           -0.035    36.657    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.081    36.738    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.738    
                         arrival time                         -22.145    
  -------------------------------------------------------------------
                         slack                                 14.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.588     1.256    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y31          FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.397 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.453    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X3Y31          FDPE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.857     1.627    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y31          FDPE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.371     1.256    
    SLICE_X3Y31          FDPE (Hold_fdpe_C_D)         0.075     1.331    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.586     1.254    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y31          FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.395 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.065     1.461    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X4Y31          FDPE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.855     1.625    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y31          FDPE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.371     1.254    
    SLICE_X4Y31          FDPE (Hold_fdpe_C_D)         0.075     1.329    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.588     1.256    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y31          FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.397 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.117     1.514    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X5Y31          FDPE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.855     1.625    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y31          FDPE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.336     1.289    
    SLICE_X5Y31          FDPE (Hold_fdpe_C_D)         0.070     1.359    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.588     1.256    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y31          FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.397 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/Q
                         net (fo=1, routed)           0.113     1.510    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10_n_0
    SLICE_X4Y31          FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.855     1.625    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y31          FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                         clock pessimism             -0.336     1.289    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.066     1.355    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.000%)  route 0.125ns (47.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.259    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y14          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.400 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.125     1.525    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X5Y14          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.629    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y14          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.336     1.293    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.066     1.359    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.588     1.256    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y31          FDPE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDPE (Prop_fdpe_C_Q)         0.128     1.384 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.501    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X2Y31          SRL16E                                       r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.857     1.627    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y31          SRL16E                                       r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.358     1.269    
    SLICE_X2Y31          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.332    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.583     1.251    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X1Y23          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.392 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.504    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sleep_synced
    SLICE_X1Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.850     1.620    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.357     1.263    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.070     1.333    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.676%)  route 0.137ns (49.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.259    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y14          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.400 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.137     1.538    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X5Y14          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.629    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y14          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                         clock pessimism             -0.336     1.293    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.070     1.363    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.586     1.254    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.395 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.113     1.509    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X2Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.855     1.625    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/C
                         clock pessimism             -0.357     1.268    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.063     1.331    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.918%)  route 0.096ns (34.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.584     1.252    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.393 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/Q
                         net (fo=7, routed)           0.096     1.490    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.535 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.535    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X5Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.853     1.623    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.358     1.265    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.092     1.357    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X5Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X4Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X5Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X3Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X5Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X3Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X6Y29    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y29    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X6Y29    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y29    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y31    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y29    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y29    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y29    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y29    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.372ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.093ns  (logic 0.831ns (16.315%)  route 4.262ns (83.685%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805    23.321    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124    23.445 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.562    25.007    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X0Y14          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.514    36.305    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y14          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.314    36.619    
                         clock uncertainty           -0.035    36.583    
    SLICE_X0Y14          FDCE (Setup_fdce_C_CE)      -0.205    36.378    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                         -25.007    
  -------------------------------------------------------------------
                         slack                                 11.372    

Slack (MET) :             11.527ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.937ns  (logic 0.831ns (16.834%)  route 4.106ns (83.166%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 36.303 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805    23.321    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124    23.445 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.405    24.850    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X3Y16          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512    36.303    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y16          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.314    36.617    
                         clock uncertainty           -0.035    36.581    
    SLICE_X3Y16          FDCE (Setup_fdce_C_CE)      -0.205    36.376    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.376    
                         arrival time                         -24.850    
  -------------------------------------------------------------------
                         slack                                 11.527    

Slack (MET) :             11.631ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.833ns  (logic 0.831ns (17.195%)  route 4.002ns (82.805%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 36.304 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805    23.321    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124    23.445 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.301    24.746    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.513    36.304    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.314    36.618    
                         clock uncertainty           -0.035    36.582    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.205    36.377    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.377    
                         arrival time                         -24.746    
  -------------------------------------------------------------------
                         slack                                 11.631    

Slack (MET) :             11.631ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.833ns  (logic 0.831ns (17.195%)  route 4.002ns (82.805%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 36.304 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805    23.321    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124    23.445 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.301    24.746    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.513    36.304    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.314    36.618    
                         clock uncertainty           -0.035    36.582    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.205    36.377    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.377    
                         arrival time                         -24.746    
  -------------------------------------------------------------------
                         slack                                 11.631    

Slack (MET) :             11.631ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.833ns  (logic 0.831ns (17.195%)  route 4.002ns (82.805%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 36.304 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805    23.321    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124    23.445 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.301    24.746    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.513    36.304    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.314    36.618    
                         clock uncertainty           -0.035    36.582    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.205    36.377    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.377    
                         arrival time                         -24.746    
  -------------------------------------------------------------------
                         slack                                 11.631    

Slack (MET) :             11.684ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.782ns  (logic 0.831ns (17.379%)  route 3.951ns (82.621%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805    23.321    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124    23.445 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.250    24.695    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X0Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.514    36.305    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.314    36.619    
                         clock uncertainty           -0.035    36.583    
    SLICE_X0Y13          FDRE (Setup_fdre_C_CE)      -0.205    36.378    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                         -24.695    
  -------------------------------------------------------------------
                         slack                                 11.684    

Slack (MET) :             11.818ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.439ns  (logic 0.857ns (19.305%)  route 3.582ns (80.695%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.800    23.316    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.150    23.466 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.886    24.353    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508    36.299    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.314    36.613    
                         clock uncertainty           -0.035    36.577    
    SLICE_X1Y20          FDCE (Setup_fdce_C_CE)      -0.407    36.170    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.170    
                         arrival time                         -24.353    
  -------------------------------------------------------------------
                         slack                                 11.818    

Slack (MET) :             11.818ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.439ns  (logic 0.857ns (19.305%)  route 3.582ns (80.695%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.800    23.316    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.150    23.466 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.886    24.353    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508    36.299    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.314    36.613    
                         clock uncertainty           -0.035    36.577    
    SLICE_X1Y20          FDCE (Setup_fdce_C_CE)      -0.407    36.170    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.170    
                         arrival time                         -24.353    
  -------------------------------------------------------------------
                         slack                                 11.818    

Slack (MET) :             11.857ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.644ns  (logic 0.831ns (17.896%)  route 3.813ns (82.104%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 36.304 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805    23.321    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124    23.445 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.112    24.557    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X2Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.513    36.304    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.314    36.618    
                         clock uncertainty           -0.035    36.582    
    SLICE_X2Y15          FDCE (Setup_fdce_C_CE)      -0.169    36.413    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.413    
                         arrival time                         -24.557    
  -------------------------------------------------------------------
                         slack                                 11.857    

Slack (MET) :             11.955ns  (required time - arrival time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.509ns  (logic 0.831ns (18.431%)  route 3.678ns (81.569%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 36.304 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805    23.321    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124    23.445 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.977    24.422    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X0Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.513    36.304    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.314    36.618    
                         clock uncertainty           -0.035    36.582    
    SLICE_X0Y15          FDCE (Setup_fdce_C_CE)      -0.205    36.377    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.377    
                         arrival time                         -24.422    
  -------------------------------------------------------------------
                         slack                                 11.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.209    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.350 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.535    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.580 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.580    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X4Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.580    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.371     1.209    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.091     1.300    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.395ns  (logic 0.191ns (48.379%)  route 0.204ns (51.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 18.248 - 16.667 ) 
    Source Clock Delay      (SCD):    1.209ns = ( 17.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.583    17.876    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X7Y28          FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.146    18.022 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.204    18.225    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.045    18.270 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.270    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X7Y28          FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.852    18.248    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X7Y28          FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.372    17.876    
    SLICE_X7Y28          FDCE (Hold_fdce_C_D)         0.098    17.974    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.974    
                         arrival time                          18.270    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.582%)  route 0.231ns (55.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.211    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.352 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.231     1.583    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.045     1.628 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.628    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X3Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.853     1.582    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.371     1.211    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.092     1.303    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.209    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.350 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.255     1.605    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.650 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.650    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X4Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.580    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.371     1.209    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.092     1.301    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.490ns  (logic 0.191ns (38.967%)  route 0.299ns (61.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.184ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.146    17.997 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.177    18.173    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X9Y29          LUT5 (Prop_lut5_I1_O)        0.045    18.218 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.122    18.341    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.824    18.220    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.883    
    SLICE_X9Y28          FDRE (Hold_fdre_C_CE)       -0.032    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.851    
                         arrival time                          18.341    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.490ns  (logic 0.191ns (38.967%)  route 0.299ns (61.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.184ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.146    17.997 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.177    18.173    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X9Y29          LUT5 (Prop_lut5_I1_O)        0.045    18.218 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.122    18.341    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.824    18.220    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.883    
    SLICE_X9Y28          FDRE (Hold_fdre_C_CE)       -0.032    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.851    
                         arrival time                          18.341    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.490ns  (logic 0.191ns (38.967%)  route 0.299ns (61.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.184ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.146    17.997 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.177    18.173    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X9Y29          LUT5 (Prop_lut5_I1_O)        0.045    18.218 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.122    18.341    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.824    18.220    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.883    
    SLICE_X9Y28          FDRE (Hold_fdre_C_CE)       -0.032    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.851    
                         arrival time                          18.341    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.619ns  (logic 0.191ns (30.865%)  route 0.428ns (69.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 18.249 - 16.667 ) 
    Source Clock Delay      (SCD):    1.184ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.146    17.997 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.177    18.173    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X9Y29          LUT5 (Prop_lut5_I1_O)        0.045    18.218 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.251    18.469    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.853    18.249    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.912    
    SLICE_X7Y29          FDRE (Hold_fdre_C_CE)       -0.032    17.880    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.880    
                         arrival time                          18.469    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.619ns  (logic 0.191ns (30.865%)  route 0.428ns (69.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 18.249 - 16.667 ) 
    Source Clock Delay      (SCD):    1.184ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.146    17.997 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.177    18.173    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X9Y29          LUT5 (Prop_lut5_I1_O)        0.045    18.218 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.251    18.469    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.853    18.249    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.912    
    SLICE_X7Y29          FDRE (Hold_fdre_C_CE)       -0.032    17.880    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.880    
                         arrival time                          18.469    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.619ns  (logic 0.191ns (30.865%)  route 0.428ns (69.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 18.249 - 16.667 ) 
    Source Clock Delay      (SCD):    1.184ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.146    17.997 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.177    18.173    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X9Y29          LUT5 (Prop_lut5_I1_O)        0.045    18.218 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.251    18.469    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.853    18.249    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.912    
    SLICE_X7Y29          FDRE (Hold_fdre_C_CE)       -0.032    17.880    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.880    
                         arrival time                          18.469    
  -------------------------------------------------------------------
                         slack                                  0.590    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y5  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X11Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X11Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X11Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X11Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X4Y27    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X11Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X11Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X12Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X11Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X11Y30   Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        2.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 audio/pre_set_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/cnt1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 4.571ns (64.348%)  route 2.533ns (35.652%))
  Logic Levels:           14  (CARRY4=11 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.560     5.068    audio/Clk
    SLICE_X38Y36         FDCE                                         r  audio/pre_set_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  audio/pre_set_reg[15]/Q
                         net (fo=8, routed)           0.607     6.194    audio/pre_set[15]
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.318 r  audio/cnt2[5]_i_38/O
                         net (fo=1, routed)           0.000     6.318    audio/cnt2[5]_i_38_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.850 r  audio/cnt2_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.850    audio/cnt2_reg[5]_i_26_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  audio/cnt2_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.964    audio/cnt2_reg[5]_i_25_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  audio/cnt2_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.078    audio/cnt2_reg[5]_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  audio/cnt2_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.192    audio/cnt2_reg[5]_i_15_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.463 r  audio/cnt2_reg[5]_i_9/CO[0]
                         net (fo=5, routed)           0.617     8.079    audio/cnt2_reg[5]_i_9_n_3
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.943     9.022 f  audio/cnt2_reg[5]_i_3/CO[2]
                         net (fo=21, routed)          0.615     9.637    nolabel_line437/CO[0]
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.307     9.944 f  nolabel_line437/cnt2[5]_i_1/O
                         net (fo=26, routed)          0.693    10.638    audio/add_cnt2
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.326    10.964 r  audio/cnt1[0]_i_7/O
                         net (fo=1, routed)           0.000    10.964    audio/cnt1[0]_i_7_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.496 r  audio/cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.496    audio/cnt1_reg[0]_i_2_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.610 r  audio/cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.610    audio/cnt1_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.724 r  audio/cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.724    audio/cnt1_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.838 r  audio/cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    audio/cnt1_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.172 r  audio/cnt1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.172    audio/cnt1_reg[16]_i_1_n_6
    SLICE_X36Y44         FDCE                                         r  audio/cnt1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.445    14.775    audio/Clk
    SLICE_X36Y44         FDCE                                         r  audio/cnt1_reg[17]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.062    15.075    audio/cnt1_reg[17]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 audio_1/pre_set_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_1/cnt1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 4.117ns (58.193%)  route 2.958ns (41.807%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.553     5.061    audio_1/Clk
    SLICE_X40Y58         FDCE                                         r  audio_1/pre_set_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  audio_1/pre_set_reg[9]/Q
                         net (fo=6, routed)           0.709     6.225    audio_1/pre_set[9]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.732 r  audio_1/cnt2_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.732    audio_1/cnt2_reg[5]_i_27_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  audio_1/cnt2_reg[5]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    audio_1/cnt2_reg[5]_i_26__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  audio_1/cnt2_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.960    audio_1/cnt2_reg[5]_i_21_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.182 r  audio_1/cnt2_reg[5]_i_15__0/O[0]
                         net (fo=1, routed)           0.808     7.990    audio_1/cnt02[13]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.299     8.289 r  audio_1/cnt2[5]_i_14__0/O
                         net (fo=1, routed)           0.000     8.289    audio_1/cnt2[5]_i_14__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  audio_1/cnt2_reg[5]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     8.821    audio_1/cnt2_reg[5]_i_8__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.049 f  audio_1/cnt2_reg[5]_i_3__0/CO[2]
                         net (fo=21, routed)          0.604     9.653    audio_1/CO[0]
    SLICE_X37Y62         LUT5 (Prop_lut5_I2_O)        0.313     9.966 f  audio_1/cnt2[5]_i_1__0/O
                         net (fo=26, routed)          0.838    10.804    audio_1/add_cnt2
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    10.928 r  audio_1/cnt1[0]_i_7__0/O
                         net (fo=1, routed)           0.000    10.928    audio_1/cnt1[0]_i_7__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.460 r  audio_1/cnt1_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.460    audio_1/cnt1_reg[0]_i_2__0_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  audio_1/cnt1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.574    audio_1/cnt1_reg[4]_i_1__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  audio_1/cnt1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.688    audio_1/cnt1_reg[8]_i_1__0_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  audio_1/cnt1_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.802    audio_1/cnt1_reg[12]_i_1__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.136 r  audio_1/cnt1_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.136    audio_1/cnt1_reg[16]_i_1__0_n_6
    SLICE_X36Y64         FDCE                                         r  audio_1/cnt1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.430    14.759    audio_1/Clk
    SLICE_X36Y64         FDCE                                         r  audio_1/cnt1_reg[17]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X36Y64         FDCE (Setup_fdce_C_D)        0.062    15.042    audio_1/cnt1_reg[17]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 audio_1/pre_set_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_1/cnt0_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 3.993ns (56.717%)  route 3.047ns (43.283%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.553     5.061    audio_1/Clk
    SLICE_X40Y58         FDCE                                         r  audio_1/pre_set_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  audio_1/pre_set_reg[9]/Q
                         net (fo=6, routed)           0.709     6.225    audio_1/pre_set[9]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.732 r  audio_1/cnt2_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.732    audio_1/cnt2_reg[5]_i_27_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  audio_1/cnt2_reg[5]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    audio_1/cnt2_reg[5]_i_26__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  audio_1/cnt2_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.960    audio_1/cnt2_reg[5]_i_21_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.182 r  audio_1/cnt2_reg[5]_i_15__0/O[0]
                         net (fo=1, routed)           0.808     7.990    audio_1/cnt02[13]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.299     8.289 r  audio_1/cnt2[5]_i_14__0/O
                         net (fo=1, routed)           0.000     8.289    audio_1/cnt2[5]_i_14__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  audio_1/cnt2_reg[5]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     8.821    audio_1/cnt2_reg[5]_i_8__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.049 f  audio_1/cnt2_reg[5]_i_3__0/CO[2]
                         net (fo=21, routed)          1.531    10.580    audio_1/CO[0]
    SLICE_X37Y57         LUT2 (Prop_lut2_I1_O)        0.313    10.893 r  audio_1/cnt0[0]_i_7/O
                         net (fo=1, routed)           0.000    10.893    audio_1/cnt0[0]_i_7_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.425 r  audio_1/cnt0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.425    audio_1/cnt0_reg[0]_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  audio_1/cnt0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.539    audio_1/cnt0_reg[4]_i_1__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  audio_1/cnt0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.653    audio_1/cnt0_reg[8]_i_1__0_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.767 r  audio_1/cnt0_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.767    audio_1/cnt0_reg[12]_i_1__0_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.101 r  audio_1/cnt0_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.101    audio_1/cnt0_reg[16]_i_1__0_n_6
    SLICE_X37Y61         FDCE                                         r  audio_1/cnt0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.432    14.761    audio_1/Clk
    SLICE_X37Y61         FDCE                                         r  audio_1/cnt0_reg[17]/C
                         clock pessimism              0.257    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X37Y61         FDCE (Setup_fdce_C_D)        0.062    15.044    audio_1/cnt0_reg[17]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 audio/pre_set_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/cnt1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 4.460ns (63.782%)  route 2.533ns (36.218%))
  Logic Levels:           14  (CARRY4=11 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.560     5.068    audio/Clk
    SLICE_X38Y36         FDCE                                         r  audio/pre_set_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  audio/pre_set_reg[15]/Q
                         net (fo=8, routed)           0.607     6.194    audio/pre_set[15]
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.318 r  audio/cnt2[5]_i_38/O
                         net (fo=1, routed)           0.000     6.318    audio/cnt2[5]_i_38_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.850 r  audio/cnt2_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.850    audio/cnt2_reg[5]_i_26_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  audio/cnt2_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.964    audio/cnt2_reg[5]_i_25_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  audio/cnt2_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.078    audio/cnt2_reg[5]_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  audio/cnt2_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.192    audio/cnt2_reg[5]_i_15_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.463 r  audio/cnt2_reg[5]_i_9/CO[0]
                         net (fo=5, routed)           0.617     8.079    audio/cnt2_reg[5]_i_9_n_3
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.943     9.022 f  audio/cnt2_reg[5]_i_3/CO[2]
                         net (fo=21, routed)          0.615     9.637    nolabel_line437/CO[0]
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.307     9.944 f  nolabel_line437/cnt2[5]_i_1/O
                         net (fo=26, routed)          0.693    10.638    audio/add_cnt2
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.326    10.964 r  audio/cnt1[0]_i_7/O
                         net (fo=1, routed)           0.000    10.964    audio/cnt1[0]_i_7_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.496 r  audio/cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.496    audio/cnt1_reg[0]_i_2_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.610 r  audio/cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.610    audio/cnt1_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.724 r  audio/cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.724    audio/cnt1_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.838 r  audio/cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.838    audio/cnt1_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.061 r  audio/cnt1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.061    audio/cnt1_reg[16]_i_1_n_7
    SLICE_X36Y44         FDCE                                         r  audio/cnt1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.445    14.775    audio/Clk
    SLICE_X36Y44         FDCE                                         r  audio/cnt1_reg[16]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.062    15.075    audio/cnt1_reg[16]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 audio/pre_set_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/cnt1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 4.457ns (63.766%)  route 2.533ns (36.234%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.560     5.068    audio/Clk
    SLICE_X38Y36         FDCE                                         r  audio/pre_set_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  audio/pre_set_reg[15]/Q
                         net (fo=8, routed)           0.607     6.194    audio/pre_set[15]
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.318 r  audio/cnt2[5]_i_38/O
                         net (fo=1, routed)           0.000     6.318    audio/cnt2[5]_i_38_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.850 r  audio/cnt2_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.850    audio/cnt2_reg[5]_i_26_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  audio/cnt2_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.964    audio/cnt2_reg[5]_i_25_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  audio/cnt2_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.078    audio/cnt2_reg[5]_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  audio/cnt2_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.192    audio/cnt2_reg[5]_i_15_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.463 r  audio/cnt2_reg[5]_i_9/CO[0]
                         net (fo=5, routed)           0.617     8.079    audio/cnt2_reg[5]_i_9_n_3
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.943     9.022 f  audio/cnt2_reg[5]_i_3/CO[2]
                         net (fo=21, routed)          0.615     9.637    nolabel_line437/CO[0]
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.307     9.944 f  nolabel_line437/cnt2[5]_i_1/O
                         net (fo=26, routed)          0.693    10.638    audio/add_cnt2
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.326    10.964 r  audio/cnt1[0]_i_7/O
                         net (fo=1, routed)           0.000    10.964    audio/cnt1[0]_i_7_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.496 r  audio/cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.496    audio/cnt1_reg[0]_i_2_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.610 r  audio/cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.610    audio/cnt1_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.724 r  audio/cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.724    audio/cnt1_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.058 r  audio/cnt1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.058    audio/cnt1_reg[12]_i_1_n_6
    SLICE_X36Y43         FDCE                                         r  audio/cnt1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.445    14.775    audio/Clk
    SLICE_X36Y43         FDCE                                         r  audio/cnt1_reg[13]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X36Y43         FDCE (Setup_fdce_C_D)        0.062    15.075    audio/cnt1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -12.058    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 audio_1/pre_set_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_1/cnt1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 4.006ns (57.527%)  route 2.958ns (42.473%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.553     5.061    audio_1/Clk
    SLICE_X40Y58         FDCE                                         r  audio_1/pre_set_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  audio_1/pre_set_reg[9]/Q
                         net (fo=6, routed)           0.709     6.225    audio_1/pre_set[9]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.732 r  audio_1/cnt2_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.732    audio_1/cnt2_reg[5]_i_27_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  audio_1/cnt2_reg[5]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    audio_1/cnt2_reg[5]_i_26__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  audio_1/cnt2_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.960    audio_1/cnt2_reg[5]_i_21_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.182 r  audio_1/cnt2_reg[5]_i_15__0/O[0]
                         net (fo=1, routed)           0.808     7.990    audio_1/cnt02[13]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.299     8.289 r  audio_1/cnt2[5]_i_14__0/O
                         net (fo=1, routed)           0.000     8.289    audio_1/cnt2[5]_i_14__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  audio_1/cnt2_reg[5]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     8.821    audio_1/cnt2_reg[5]_i_8__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.049 f  audio_1/cnt2_reg[5]_i_3__0/CO[2]
                         net (fo=21, routed)          0.604     9.653    audio_1/CO[0]
    SLICE_X37Y62         LUT5 (Prop_lut5_I2_O)        0.313     9.966 f  audio_1/cnt2[5]_i_1__0/O
                         net (fo=26, routed)          0.838    10.804    audio_1/add_cnt2
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    10.928 r  audio_1/cnt1[0]_i_7__0/O
                         net (fo=1, routed)           0.000    10.928    audio_1/cnt1[0]_i_7__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.460 r  audio_1/cnt1_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.460    audio_1/cnt1_reg[0]_i_2__0_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  audio_1/cnt1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.574    audio_1/cnt1_reg[4]_i_1__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  audio_1/cnt1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.688    audio_1/cnt1_reg[8]_i_1__0_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  audio_1/cnt1_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.802    audio_1/cnt1_reg[12]_i_1__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.025 r  audio_1/cnt1_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.025    audio_1/cnt1_reg[16]_i_1__0_n_7
    SLICE_X36Y64         FDCE                                         r  audio_1/cnt1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.430    14.759    audio_1/Clk
    SLICE_X36Y64         FDCE                                         r  audio_1/cnt1_reg[16]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X36Y64         FDCE (Setup_fdce_C_D)        0.062    15.042    audio_1/cnt1_reg[16]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 audio_1/pre_set_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_1/cnt1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 4.003ns (57.509%)  route 2.958ns (42.491%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.553     5.061    audio_1/Clk
    SLICE_X40Y58         FDCE                                         r  audio_1/pre_set_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  audio_1/pre_set_reg[9]/Q
                         net (fo=6, routed)           0.709     6.225    audio_1/pre_set[9]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.732 r  audio_1/cnt2_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.732    audio_1/cnt2_reg[5]_i_27_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  audio_1/cnt2_reg[5]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    audio_1/cnt2_reg[5]_i_26__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  audio_1/cnt2_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.960    audio_1/cnt2_reg[5]_i_21_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.182 r  audio_1/cnt2_reg[5]_i_15__0/O[0]
                         net (fo=1, routed)           0.808     7.990    audio_1/cnt02[13]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.299     8.289 r  audio_1/cnt2[5]_i_14__0/O
                         net (fo=1, routed)           0.000     8.289    audio_1/cnt2[5]_i_14__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  audio_1/cnt2_reg[5]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     8.821    audio_1/cnt2_reg[5]_i_8__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.049 f  audio_1/cnt2_reg[5]_i_3__0/CO[2]
                         net (fo=21, routed)          0.604     9.653    audio_1/CO[0]
    SLICE_X37Y62         LUT5 (Prop_lut5_I2_O)        0.313     9.966 f  audio_1/cnt2[5]_i_1__0/O
                         net (fo=26, routed)          0.838    10.804    audio_1/add_cnt2
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    10.928 r  audio_1/cnt1[0]_i_7__0/O
                         net (fo=1, routed)           0.000    10.928    audio_1/cnt1[0]_i_7__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.460 r  audio_1/cnt1_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.460    audio_1/cnt1_reg[0]_i_2__0_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  audio_1/cnt1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.574    audio_1/cnt1_reg[4]_i_1__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  audio_1/cnt1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.688    audio_1/cnt1_reg[8]_i_1__0_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.022 r  audio_1/cnt1_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.022    audio_1/cnt1_reg[12]_i_1__0_n_6
    SLICE_X36Y63         FDCE                                         r  audio_1/cnt1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.430    14.759    audio_1/Clk
    SLICE_X36Y63         FDCE                                         r  audio_1/cnt1_reg[13]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X36Y63         FDCE (Setup_fdce_C_D)        0.062    15.042    audio_1/cnt1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 audio/pre_set_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/cnt1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 4.436ns (63.657%)  route 2.533ns (36.343%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.560     5.068    audio/Clk
    SLICE_X38Y36         FDCE                                         r  audio/pre_set_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  audio/pre_set_reg[15]/Q
                         net (fo=8, routed)           0.607     6.194    audio/pre_set[15]
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.318 r  audio/cnt2[5]_i_38/O
                         net (fo=1, routed)           0.000     6.318    audio/cnt2[5]_i_38_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.850 r  audio/cnt2_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.850    audio/cnt2_reg[5]_i_26_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  audio/cnt2_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.964    audio/cnt2_reg[5]_i_25_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  audio/cnt2_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.078    audio/cnt2_reg[5]_i_20_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.192 r  audio/cnt2_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.192    audio/cnt2_reg[5]_i_15_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.463 r  audio/cnt2_reg[5]_i_9/CO[0]
                         net (fo=5, routed)           0.617     8.079    audio/cnt2_reg[5]_i_9_n_3
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.943     9.022 f  audio/cnt2_reg[5]_i_3/CO[2]
                         net (fo=21, routed)          0.615     9.637    nolabel_line437/CO[0]
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.307     9.944 f  nolabel_line437/cnt2[5]_i_1/O
                         net (fo=26, routed)          0.693    10.638    audio/add_cnt2
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.326    10.964 r  audio/cnt1[0]_i_7/O
                         net (fo=1, routed)           0.000    10.964    audio/cnt1[0]_i_7_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.496 r  audio/cnt1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.496    audio/cnt1_reg[0]_i_2_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.610 r  audio/cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.610    audio/cnt1_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.724 r  audio/cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.724    audio/cnt1_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.037 r  audio/cnt1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.037    audio/cnt1_reg[12]_i_1_n_4
    SLICE_X36Y43         FDCE                                         r  audio/cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.445    14.775    audio/Clk
    SLICE_X36Y43         FDCE                                         r  audio/cnt1_reg[15]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X36Y43         FDCE (Setup_fdce_C_D)        0.062    15.075    audio/cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 audio_1/pre_set_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_1/cnt1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 3.982ns (57.380%)  route 2.958ns (42.620%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.553     5.061    audio_1/Clk
    SLICE_X40Y58         FDCE                                         r  audio_1/pre_set_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  audio_1/pre_set_reg[9]/Q
                         net (fo=6, routed)           0.709     6.225    audio_1/pre_set[9]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.732 r  audio_1/cnt2_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.732    audio_1/cnt2_reg[5]_i_27_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  audio_1/cnt2_reg[5]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    audio_1/cnt2_reg[5]_i_26__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  audio_1/cnt2_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.960    audio_1/cnt2_reg[5]_i_21_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.182 r  audio_1/cnt2_reg[5]_i_15__0/O[0]
                         net (fo=1, routed)           0.808     7.990    audio_1/cnt02[13]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.299     8.289 r  audio_1/cnt2[5]_i_14__0/O
                         net (fo=1, routed)           0.000     8.289    audio_1/cnt2[5]_i_14__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  audio_1/cnt2_reg[5]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     8.821    audio_1/cnt2_reg[5]_i_8__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.049 f  audio_1/cnt2_reg[5]_i_3__0/CO[2]
                         net (fo=21, routed)          0.604     9.653    audio_1/CO[0]
    SLICE_X37Y62         LUT5 (Prop_lut5_I2_O)        0.313     9.966 f  audio_1/cnt2[5]_i_1__0/O
                         net (fo=26, routed)          0.838    10.804    audio_1/add_cnt2
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    10.928 r  audio_1/cnt1[0]_i_7__0/O
                         net (fo=1, routed)           0.000    10.928    audio_1/cnt1[0]_i_7__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.460 r  audio_1/cnt1_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.460    audio_1/cnt1_reg[0]_i_2__0_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  audio_1/cnt1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.574    audio_1/cnt1_reg[4]_i_1__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  audio_1/cnt1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.688    audio_1/cnt1_reg[8]_i_1__0_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.001 r  audio_1/cnt1_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.001    audio_1/cnt1_reg[12]_i_1__0_n_4
    SLICE_X36Y63         FDCE                                         r  audio_1/cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.430    14.759    audio_1/Clk
    SLICE_X36Y63         FDCE                                         r  audio_1/cnt1_reg[15]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X36Y63         FDCE (Setup_fdce_C_D)        0.062    15.042    audio_1/cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 audio_1/pre_set_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_1/cnt0_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 3.882ns (56.024%)  route 3.047ns (43.976%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.553     5.061    audio_1/Clk
    SLICE_X40Y58         FDCE                                         r  audio_1/pre_set_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  audio_1/pre_set_reg[9]/Q
                         net (fo=6, routed)           0.709     6.225    audio_1/pre_set[9]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.732 r  audio_1/cnt2_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.732    audio_1/cnt2_reg[5]_i_27_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  audio_1/cnt2_reg[5]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    audio_1/cnt2_reg[5]_i_26__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  audio_1/cnt2_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.960    audio_1/cnt2_reg[5]_i_21_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.182 r  audio_1/cnt2_reg[5]_i_15__0/O[0]
                         net (fo=1, routed)           0.808     7.990    audio_1/cnt02[13]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.299     8.289 r  audio_1/cnt2[5]_i_14__0/O
                         net (fo=1, routed)           0.000     8.289    audio_1/cnt2[5]_i_14__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  audio_1/cnt2_reg[5]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     8.821    audio_1/cnt2_reg[5]_i_8__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.049 f  audio_1/cnt2_reg[5]_i_3__0/CO[2]
                         net (fo=21, routed)          1.531    10.580    audio_1/CO[0]
    SLICE_X37Y57         LUT2 (Prop_lut2_I1_O)        0.313    10.893 r  audio_1/cnt0[0]_i_7/O
                         net (fo=1, routed)           0.000    10.893    audio_1/cnt0[0]_i_7_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.425 r  audio_1/cnt0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.425    audio_1/cnt0_reg[0]_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  audio_1/cnt0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.539    audio_1/cnt0_reg[4]_i_1__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  audio_1/cnt0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.653    audio_1/cnt0_reg[8]_i_1__0_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.767 r  audio_1/cnt0_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.767    audio_1/cnt0_reg[12]_i_1__0_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.990 r  audio_1/cnt0_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    11.990    audio_1/cnt0_reg[16]_i_1__0_n_7
    SLICE_X37Y61         FDCE                                         r  audio_1/cnt0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.432    14.761    audio_1/Clk
    SLICE_X37Y61         FDCE                                         r  audio_1/cnt0_reg[16]/C
                         clock pessimism              0.257    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X37Y61         FDCE (Setup_fdce_C_D)        0.062    15.044    audio_1/cnt0_reg[16]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  3.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.655%)  route 0.254ns (64.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.564     1.432    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y49         FDRE                                         r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.254     1.828    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X32Y52         FDRE                                         r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.830     1.944    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y52         FDRE                                         r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica/C
                         clock pessimism             -0.245     1.699    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.072     1.771    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.554     1.422    color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y72         FDRE                                         r  color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.117     1.703    color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y72          FDRE                                         r  color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.820     1.934    color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y72          FDRE                                         r  color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.479     1.455    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.070     1.525    color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.164ns (31.870%)  route 0.351ns (68.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.564     1.432    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y49         FDRE                                         r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=2, routed)           0.351     1.947    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X33Y50         FDRE                                         r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.830     1.944    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y50         FDRE                                         r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.245     1.699    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.070     1.769    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.558     1.426    color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X57Y69         FDRE                                         r  color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.121     1.688    color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X57Y70         FDRE                                         r  color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.823     1.937    color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X57Y70         FDRE                                         r  color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.498     1.439    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.070     1.509    color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.557     1.425    color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y20         FDRE                                         r  color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141     1.566 r  color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.113     1.679    color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X51Y20         FDRE                                         r  color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.826     1.939    color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y20         FDRE                                         r  color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.514     1.425    
    SLICE_X51Y20         FDRE (Hold_fdre_C_D)         0.070     1.495    color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.559     1.427    color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y83         FDRE                                         r  color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.113     1.681    color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y83         FDRE                                         r  color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.826     1.940    color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y83         FDRE                                         r  color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.513     1.427    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.070     1.497    color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.553     1.421    color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y24         FDRE                                         r  color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116     1.678    color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X55Y24         FDRE                                         r  color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.821     1.934    color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y24         FDRE                                         r  color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.513     1.421    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.070     1.491    color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.565     1.433    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y98         FDRE                                         r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.115     1.689    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y98         FDRE                                         r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.834     1.948    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y98         FDRE                                         r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X48Y98         FDRE (Hold_fdre_C_D)         0.066     1.499    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.565     1.433    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y98         FDRE                                         r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125     1.699    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y98         FDRE                                         r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.834     1.948    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y98         FDRE                                         r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X48Y98         FDRE (Hold_fdre_C_D)         0.070     1.503    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.557     1.425    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y81          FDRE                                         r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128     1.694    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y81          FDRE                                         r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.824     1.938    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y81          FDRE                                         r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.513     1.425    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.070     1.495    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y39  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y39  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y38  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y38  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y25  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y25  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2   color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2   color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y75  HexA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y75  HexA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y77  HexA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y77  HexA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y77  HexA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y77  HexA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y78  HexA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y78  HexA/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y78  HexA/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y78  HexA/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y75  HexA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y75  HexA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y77  HexA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y77  HexA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y77  HexA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y77  HexA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y78  HexA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y78  HexA/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y78  HexA/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y78  HexA/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.079ns  (required time - arrival time)
  Source:                 vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[34].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.691ns  (logic 1.552ns (11.336%)  route 12.139ns (88.664%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 41.423 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.553     1.553    vga/clk_out1
    SLICE_X37Y56         FDCE                                         r  vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.456     2.009 f  vga/hc_reg[9]/Q
                         net (fo=93, routed)          2.659     4.668    vga/drawX[4]
    SLICE_X47Y80         LUT4 (Prop_lut4_I1_O)        0.150     4.818 r  vga/vga_to_hdmi_i_261/O
                         net (fo=1, routed)           1.124     5.942    vga/color_instance/red445_in
    SLICE_X47Y79         LUT6 (Prop_lut6_I5_O)        0.326     6.268 r  vga/vga_to_hdmi_i_229/O
                         net (fo=1, routed)           0.661     6.929    vga/vga_to_hdmi_i_229_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.053 r  vga/vga_to_hdmi_i_111/O
                         net (fo=25, routed)          1.324     8.377    vga/sel0[6]
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.501 r  vga/vga_to_hdmi_i_102/O
                         net (fo=43, routed)          4.697    13.198    vga/hc_reg[6]_4
    SLICE_X34Y90         LUT6 (Prop_lut6_I2_O)        0.124    13.322 r  vga/vga_to_hdmi_i_104_comp_1/O
                         net (fo=1, routed)           0.779    14.100    color_instance/player1_dead_reg_repN_1_alias
    SLICE_X35Y82         LUT6 (Prop_lut6_I5_O)        0.124    14.224 r  color_instance/vga_to_hdmi_i_93_comp_1/O
                         net (fo=1, routed)           0.564    14.789    vga/hdmi_tmds_clk_p_6
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.913 r  vga/vga_to_hdmi_i_22_comp/O
                         net (fo=1, routed)           0.331    15.244    vga_to_hdmi/inst/srldly_0/data_i[32]
    SLICE_X34Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[34].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.423    41.423    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[34].srl16_i_srlopt/C
                         clock pessimism              0.007    41.430    
                         clock uncertainty           -0.095    41.335    
    SLICE_X34Y79         FDRE (Setup_fdre_C_D)       -0.013    41.322    vga_to_hdmi/inst/srldly_0/srl[34].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.322    
                         arrival time                         -15.244    
  -------------------------------------------------------------------
                         slack                                 26.079    

Slack (MET) :             27.318ns  (required time - arrival time)
  Source:                 vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.423ns  (logic 1.695ns (13.644%)  route 10.728ns (86.356%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.553     1.553    vga/clk_out1
    SLICE_X37Y56         FDCE                                         r  vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  vga/hc_reg[7]/Q
                         net (fo=129, routed)         3.048     5.020    vga/drawX[2]
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.324     5.344 r  vga/vga_to_hdmi_i_237/O
                         net (fo=2, routed)           0.785     6.129    vga/color_instance/red851_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.332     6.461 r  vga/vga_to_hdmi_i_236/O
                         net (fo=1, routed)           0.573     7.034    vga/vga_to_hdmi_i_236_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  vga/vga_to_hdmi_i_115/O
                         net (fo=33, routed)          2.624     9.782    color_instance/sel0[11]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124     9.906 r  color_instance/vga_to_hdmi_i_215_comp/O
                         net (fo=2, routed)           1.188    11.094    vga/red240_in_repN_alias
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.218 f  vga/vga_to_hdmi_i_104_comp/O
                         net (fo=36, routed)          1.112    12.330    vga/player1_dead_reg
    SLICE_X31Y81         LUT6 (Prop_lut6_I2_O)        0.124    12.454 r  vga/vga_to_hdmi_i_26_comp/O
                         net (fo=24, routed)          1.207    13.662    vga/vga_to_hdmi_i_26_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.124    13.786 r  vga/vga_to_hdmi_i_12_comp_1/O
                         net (fo=1, routed)           0.190    13.976    vga_to_hdmi/inst/srldly_0/data_i[26]
    SLICE_X33Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.424    41.424    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/C
                         clock pessimism              0.007    41.431    
                         clock uncertainty           -0.095    41.336    
    SLICE_X33Y79         FDRE (Setup_fdre_C_D)       -0.043    41.293    vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.293    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                 27.318    

Slack (MET) :             27.479ns  (required time - arrival time)
  Source:                 vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.383ns  (logic 1.819ns (14.689%)  route 10.564ns (85.311%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 41.422 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.553     1.553    vga/clk_out1
    SLICE_X37Y56         FDCE                                         r  vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  vga/hc_reg[7]/Q
                         net (fo=129, routed)         3.048     5.020    vga/drawX[2]
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.324     5.344 r  vga/vga_to_hdmi_i_237/O
                         net (fo=2, routed)           0.785     6.129    vga/color_instance/red851_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.332     6.461 r  vga/vga_to_hdmi_i_236/O
                         net (fo=1, routed)           0.573     7.034    vga/vga_to_hdmi_i_236_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  vga/vga_to_hdmi_i_115/O
                         net (fo=33, routed)          2.624     9.782    color_instance/sel0[11]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124     9.906 r  color_instance/vga_to_hdmi_i_215_comp/O
                         net (fo=2, routed)           1.188    11.094    vga/red240_in_repN_alias
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.218 f  vga/vga_to_hdmi_i_104_comp/O
                         net (fo=36, routed)          0.427    11.645    color_instance/vga_to_hdmi_i_1_0
    SLICE_X30Y67         LUT2 (Prop_lut2_I1_O)        0.124    11.769 r  color_instance/vga_to_hdmi_i_42_comp_1/O
                         net (fo=1, routed)           0.976    12.745    color_instance/hc_reg[6]_18_repN
    SLICE_X32Y80         LUT6 (Prop_lut6_I4_O)        0.124    12.869 r  color_instance/vga_to_hdmi_i_42_comp_2/O
                         net (fo=1, routed)           0.943    13.812    vga/hdmi_tmds_clk_p_57
    SLICE_X34Y78         LUT6 (Prop_lut6_I4_O)        0.124    13.936 r  vga/vga_to_hdmi_i_5_comp_1/O
                         net (fo=1, routed)           0.000    13.936    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X34Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.422    41.422    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt/C
                         clock pessimism              0.007    41.429    
                         clock uncertainty           -0.095    41.334    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.081    41.415    vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.415    
                         arrival time                         -13.936    
  -------------------------------------------------------------------
                         slack                                 27.479    

Slack (MET) :             27.512ns  (required time - arrival time)
  Source:                 vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[27].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.258ns  (logic 1.695ns (13.828%)  route 10.563ns (86.172%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.553     1.553    vga/clk_out1
    SLICE_X37Y56         FDCE                                         r  vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  vga/hc_reg[7]/Q
                         net (fo=129, routed)         3.048     5.020    vga/drawX[2]
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.324     5.344 r  vga/vga_to_hdmi_i_237/O
                         net (fo=2, routed)           0.785     6.129    vga/color_instance/red851_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.332     6.461 r  vga/vga_to_hdmi_i_236/O
                         net (fo=1, routed)           0.573     7.034    vga/vga_to_hdmi_i_236_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  vga/vga_to_hdmi_i_115/O
                         net (fo=33, routed)          2.624     9.782    color_instance/sel0[11]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124     9.906 r  color_instance/vga_to_hdmi_i_215_comp/O
                         net (fo=2, routed)           1.188    11.094    vga/red240_in_repN_alias
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.218 f  vga/vga_to_hdmi_i_104_comp/O
                         net (fo=36, routed)          1.112    12.330    vga/player1_dead_reg
    SLICE_X31Y81         LUT6 (Prop_lut6_I2_O)        0.124    12.454 r  vga/vga_to_hdmi_i_26_comp/O
                         net (fo=24, routed)          0.902    13.356    vga/vga_to_hdmi_i_26_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.480 r  vga/vga_to_hdmi_i_13_comp/O
                         net (fo=1, routed)           0.331    13.811    vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X34Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[27].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.424    41.424    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[27].srl16_i_srlopt/C
                         clock pessimism              0.007    41.431    
                         clock uncertainty           -0.095    41.336    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)       -0.013    41.323    vga_to_hdmi/inst/srldly_0/srl[27].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.323    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                 27.512    

Slack (MET) :             27.576ns  (required time - arrival time)
  Source:                 vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[16].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.235ns  (logic 1.695ns (13.854%)  route 10.540ns (86.146%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 41.423 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.553     1.553    vga/clk_out1
    SLICE_X37Y56         FDCE                                         r  vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  vga/hc_reg[7]/Q
                         net (fo=129, routed)         3.048     5.020    vga/drawX[2]
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.324     5.344 r  vga/vga_to_hdmi_i_237/O
                         net (fo=2, routed)           0.785     6.129    vga/color_instance/red851_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.332     6.461 r  vga/vga_to_hdmi_i_236/O
                         net (fo=1, routed)           0.573     7.034    vga/vga_to_hdmi_i_236_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  vga/vga_to_hdmi_i_115/O
                         net (fo=33, routed)          2.624     9.782    color_instance/sel0[11]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124     9.906 r  color_instance/vga_to_hdmi_i_215_comp/O
                         net (fo=2, routed)           1.188    11.094    vga/red240_in_repN_alias
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.218 f  vga/vga_to_hdmi_i_104_comp/O
                         net (fo=36, routed)          1.112    12.330    vga/player1_dead_reg
    SLICE_X31Y81         LUT6 (Prop_lut6_I2_O)        0.124    12.454 r  vga/vga_to_hdmi_i_26_comp/O
                         net (fo=24, routed)          1.210    13.664    vga/vga_to_hdmi_i_26_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.788 r  vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.000    13.788    vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X32Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[16].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.423    41.423    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X32Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[16].srl16_i_srlopt/C
                         clock pessimism              0.007    41.430    
                         clock uncertainty           -0.095    41.335    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.029    41.364    vga_to_hdmi/inst/srldly_0/srl[16].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.364    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                 27.576    

Slack (MET) :             27.580ns  (required time - arrival time)
  Source:                 vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[24].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.211ns  (logic 2.270ns (18.590%)  route 9.941ns (81.410%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 41.423 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.566     1.566    vga/clk_out1
    SLICE_X37Y47         FDCE                                         r  vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  vga/hc_reg[5]/Q
                         net (fo=90, routed)          1.916     3.939    vga/draw_x[5]
    SLICE_X53Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.063 r  vga/nolabel_line513_i_51/O
                         net (fo=1, routed)           0.000     4.063    vga/nolabel_line513_i_51_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.703 f  vga/nolabel_line513_i_25/O[3]
                         net (fo=1, routed)           1.091     5.794    color_instance/nolabel_line514_i_1_4[1]
    SLICE_X52Y63         LUT5 (Prop_lut5_I2_O)        0.306     6.100 r  color_instance/nolabel_line513_i_15/O
                         net (fo=2, routed)           1.094     7.193    bomb2/nolabel_line514_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.317 r  bomb2/nolabel_line514_i_1/O
                         net (fo=67, routed)          2.412     9.729    color_instance/show_bomb2_explosion
    SLICE_X47Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.853 r  color_instance/vga_to_hdmi_i_253_comp/O
                         net (fo=1, routed)           0.797    10.651    nolabel_line437/red2
    SLICE_X44Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.775 r  nolabel_line437/vga_to_hdmi_i_222_comp/O
                         net (fo=25, routed)          0.956    11.731    color_instance/sel0[2]
    SLICE_X39Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.855 f  color_instance/vga_to_hdmi_i_172/O
                         net (fo=1, routed)           0.737    12.592    nolabel_line437/vga_to_hdmi_i_16
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  nolabel_line437/vga_to_hdmi_i_74_comp/O
                         net (fo=1, routed)           0.937    13.653    vga/hdmi_tmds_clk_p_23
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.777 r  vga/vga_to_hdmi_i_16_comp/O
                         net (fo=1, routed)           0.000    13.777    vga_to_hdmi/inst/srldly_0/data_i[22]
    SLICE_X35Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[24].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.423    41.423    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X35Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[24].srl16_i_srlopt/C
                         clock pessimism              0.000    41.423    
                         clock uncertainty           -0.095    41.328    
    SLICE_X35Y80         FDRE (Setup_fdre_C_D)        0.029    41.357    vga_to_hdmi/inst/srldly_0/srl[24].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.357    
                         arrival time                         -13.777    
  -------------------------------------------------------------------
                         slack                                 27.580    

Slack (MET) :             27.591ns  (required time - arrival time)
  Source:                 vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[20].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.221ns  (logic 1.695ns (13.869%)  route 10.526ns (86.131%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.553     1.553    vga/clk_out1
    SLICE_X37Y56         FDCE                                         r  vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  vga/hc_reg[7]/Q
                         net (fo=129, routed)         3.048     5.020    vga/drawX[2]
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.324     5.344 r  vga/vga_to_hdmi_i_237/O
                         net (fo=2, routed)           0.785     6.129    vga/color_instance/red851_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.332     6.461 r  vga/vga_to_hdmi_i_236/O
                         net (fo=1, routed)           0.573     7.034    vga/vga_to_hdmi_i_236_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  vga/vga_to_hdmi_i_115/O
                         net (fo=33, routed)          2.624     9.782    color_instance/sel0[11]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124     9.906 r  color_instance/vga_to_hdmi_i_215_comp/O
                         net (fo=2, routed)           1.188    11.094    vga/red240_in_repN_alias
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.218 r  vga/vga_to_hdmi_i_104_comp/O
                         net (fo=36, routed)          1.143    12.361    vga/player1_dead_reg
    SLICE_X29Y82         LUT3 (Prop_lut3_I0_O)        0.124    12.485 r  vga/vga_to_hdmi_i_28/O
                         net (fo=17, routed)          1.165    13.650    vga/vga_to_hdmi_i_28_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I2_O)        0.124    13.774 r  vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.000    13.774    vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X35Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.424    41.424    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X35Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i_srlopt/C
                         clock pessimism              0.007    41.431    
                         clock uncertainty           -0.095    41.336    
    SLICE_X35Y81         FDRE (Setup_fdre_C_D)        0.029    41.365    vga_to_hdmi/inst/srldly_0/srl[20].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                 27.591    

Slack (MET) :             27.617ns  (required time - arrival time)
  Source:                 vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[17].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.196ns  (logic 1.695ns (13.898%)  route 10.501ns (86.102%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 41.423 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.553     1.553    vga/clk_out1
    SLICE_X37Y56         FDCE                                         r  vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  vga/hc_reg[7]/Q
                         net (fo=129, routed)         3.048     5.020    vga/drawX[2]
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.324     5.344 r  vga/vga_to_hdmi_i_237/O
                         net (fo=2, routed)           0.785     6.129    vga/color_instance/red851_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.332     6.461 r  vga/vga_to_hdmi_i_236/O
                         net (fo=1, routed)           0.573     7.034    vga/vga_to_hdmi_i_236_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  vga/vga_to_hdmi_i_115/O
                         net (fo=33, routed)          2.624     9.782    color_instance/sel0[11]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124     9.906 r  color_instance/vga_to_hdmi_i_215_comp/O
                         net (fo=2, routed)           1.188    11.094    vga/red240_in_repN_alias
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.218 r  vga/vga_to_hdmi_i_104_comp/O
                         net (fo=36, routed)          1.143    12.361    vga/player1_dead_reg
    SLICE_X29Y82         LUT3 (Prop_lut3_I0_O)        0.124    12.485 r  vga/vga_to_hdmi_i_28/O
                         net (fo=17, routed)          1.140    13.625    vga/vga_to_hdmi_i_28_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124    13.749 r  vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.000    13.749    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X31Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[17].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.423    41.423    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X31Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[17].srl16_i_srlopt/C
                         clock pessimism              0.007    41.430    
                         clock uncertainty           -0.095    41.335    
    SLICE_X31Y78         FDRE (Setup_fdre_C_D)        0.031    41.366    vga_to_hdmi/inst/srldly_0/srl[17].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.366    
                         arrival time                         -13.749    
  -------------------------------------------------------------------
                         slack                                 27.617    

Slack (MET) :             27.669ns  (required time - arrival time)
  Source:                 vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.147ns  (logic 1.695ns (13.955%)  route 10.452ns (86.045%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.553     1.553    vga/clk_out1
    SLICE_X37Y56         FDCE                                         r  vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  vga/hc_reg[7]/Q
                         net (fo=129, routed)         3.048     5.020    vga/drawX[2]
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.324     5.344 r  vga/vga_to_hdmi_i_237/O
                         net (fo=2, routed)           0.785     6.129    vga/color_instance/red851_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.332     6.461 r  vga/vga_to_hdmi_i_236/O
                         net (fo=1, routed)           0.573     7.034    vga/vga_to_hdmi_i_236_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  vga/vga_to_hdmi_i_115/O
                         net (fo=33, routed)          2.624     9.782    color_instance/sel0[11]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124     9.906 r  color_instance/vga_to_hdmi_i_215_comp/O
                         net (fo=2, routed)           1.188    11.094    vga/red240_in_repN_alias
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.218 f  vga/vga_to_hdmi_i_104_comp/O
                         net (fo=36, routed)          1.112    12.330    vga/player1_dead_reg
    SLICE_X31Y81         LUT6 (Prop_lut6_I2_O)        0.124    12.454 r  vga/vga_to_hdmi_i_26_comp/O
                         net (fo=24, routed)          1.121    13.576    vga/vga_to_hdmi_i_26_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.700 r  vga/vga_to_hdmi_i_9_comp_1/O
                         net (fo=1, routed)           0.000    13.700    vga_to_hdmi/inst/srldly_0/data_i[29]
    SLICE_X32Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.424    41.424    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X32Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/C
                         clock pessimism              0.007    41.431    
                         clock uncertainty           -0.095    41.336    
    SLICE_X32Y80         FDRE (Setup_fdre_C_D)        0.032    41.368    vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.368    
                         arrival time                         -13.700    
  -------------------------------------------------------------------
                         slack                                 27.669    

Slack (MET) :             27.687ns  (required time - arrival time)
  Source:                 vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[33].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.125ns  (logic 1.695ns (13.979%)  route 10.430ns (86.021%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.553     1.553    vga/clk_out1
    SLICE_X37Y56         FDCE                                         r  vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  vga/hc_reg[7]/Q
                         net (fo=129, routed)         3.048     5.020    vga/drawX[2]
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.324     5.344 r  vga/vga_to_hdmi_i_237/O
                         net (fo=2, routed)           0.785     6.129    vga/color_instance/red851_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.332     6.461 r  vga/vga_to_hdmi_i_236/O
                         net (fo=1, routed)           0.573     7.034    vga/vga_to_hdmi_i_236_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  vga/vga_to_hdmi_i_115/O
                         net (fo=33, routed)          2.624     9.782    color_instance/sel0[11]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124     9.906 r  color_instance/vga_to_hdmi_i_215_comp/O
                         net (fo=2, routed)           1.188    11.094    vga/red240_in_repN_alias
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.218 f  vga/vga_to_hdmi_i_104_comp/O
                         net (fo=36, routed)          1.112    12.330    vga/player1_dead_reg
    SLICE_X31Y81         LUT6 (Prop_lut6_I2_O)        0.124    12.454 r  vga/vga_to_hdmi_i_26_comp/O
                         net (fo=24, routed)          1.100    13.554    vga/vga_to_hdmi_i_26_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.678 r  vga/vga_to_hdmi_i_23/O
                         net (fo=1, routed)           0.000    13.678    vga_to_hdmi/inst/srldly_0/data_i[31]
    SLICE_X31Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[33].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.424    41.424    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X31Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[33].srl16_i_srlopt/C
                         clock pessimism              0.007    41.431    
                         clock uncertainty           -0.095    41.336    
    SLICE_X31Y79         FDRE (Setup_fdre_C_D)        0.029    41.365    vga_to_hdmi/inst/srldly_0/srl[33].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                 27.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.938%)  route 0.173ns (55.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.553     0.553    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X32Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.173     0.866    vga_to_hdmi/inst/srldly_0/srlopt_n_20
    SLICE_X34Y80         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.818     0.818    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y80         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism             -0.234     0.585    
    SLICE_X34Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.768    vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.532%)  route 0.176ns (55.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.553     0.553    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X32Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.176     0.869    vga_to_hdmi/inst/srldly_0/srlopt_n_22
    SLICE_X34Y77         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.815     0.815    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y77         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism             -0.234     0.582    
    SLICE_X34Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.765    vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[35].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.552     0.552    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X29Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[35].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  vga_to_hdmi/inst/srldly_0/srl[35].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.113     0.806    vga_to_hdmi/inst/srldly_0/srlopt_n_23
    SLICE_X30Y78         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.817     0.817    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y78         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism             -0.234     0.584    
    SLICE_X30Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.692    vga_to_hdmi/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[26].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.554     0.554    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[26].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  vga_to_hdmi/inst/srldly_0/srl[26].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.113     0.808    vga_to_hdmi/inst/srldly_0/srlopt_n_2
    SLICE_X34Y80         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.818     0.818    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y80         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism             -0.234     0.585    
    SLICE_X34Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.679    vga_to_hdmi/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[24].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.552     0.552    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X35Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[24].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  vga_to_hdmi/inst/srldly_0/srl[24].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.116     0.809    vga_to_hdmi/inst/srldly_0/srlopt_n_19
    SLICE_X34Y80         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.818     0.818    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y80         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism             -0.254     0.565    
    SLICE_X34Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.667    vga_to_hdmi/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.129%)  route 0.118ns (47.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.552     0.552    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.118     0.797    vga_to_hdmi/inst/srldly_0/srlopt_n_18
    SLICE_X34Y80         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.818     0.818    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y80         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism             -0.234     0.585    
    SLICE_X34Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.649    vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[36].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.551     0.551    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X32Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.169     0.860    vga_to_hdmi/inst/srldly_0/srlopt_n_10
    SLICE_X34Y77         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.815     0.815    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y77         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism             -0.234     0.582    
    SLICE_X34Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.699    vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.564     0.564    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X15Y39         FDRE                                         r  vga_to_hdmi/inst/encb/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga_to_hdmi/inst/encb/n1d_reg[2]/Q
                         net (fo=4, routed)           0.113     0.818    vga_to_hdmi/inst/encb/n1d[2]
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.863 r  vga_to_hdmi/inst/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.863    vga_to_hdmi/inst/encb/q_m_1
    SLICE_X14Y39         FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.834     0.834    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X14Y39         FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.121     0.698    vga_to_hdmi/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[32].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.809%)  route 0.167ns (54.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.552     0.552    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[32].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  vga_to_hdmi/inst/srldly_0/srl[32].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.167     0.860    vga_to_hdmi/inst/srldly_0/srlopt_n_11
    SLICE_X34Y77         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.815     0.815    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y77         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism             -0.234     0.582    
    SLICE_X34Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.684    vga_to_hdmi/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[16].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.366%)  route 0.157ns (52.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.551     0.551    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X32Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[16].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  vga_to_hdmi/inst/srldly_0/srl[16].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.157     0.848    vga_to_hdmi/inst/srldly_0/srlopt_n_6
    SLICE_X30Y76         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.814     0.814    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y76         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism             -0.253     0.562    
    SLICE_X30Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.664    vga_to_hdmi/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y37      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y76     vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.871ns  (logic 2.860ns (26.308%)  route 8.011ns (73.692%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  vga/hc_reg[2]/Q
                         net (fo=85, routed)          2.260     4.292    vga/draw_x[2]
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.295     4.587 r  vga/nolabel_line487_i_167/O
                         net (fo=1, routed)           0.000     4.587    vga/nolabel_line487_i_167_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.985 r  vga/nolabel_line487_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.985    vga/nolabel_line487_i_72_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.224 r  vga/nolabel_line487_i_66/O[2]
                         net (fo=4, routed)           1.018     6.243    vga_n_227
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.302     6.545 r  nolabel_line487_i_201/O
                         net (fo=1, routed)           0.000     6.545    nolabel_line487_i_201_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.002 f  nolabel_line487_i_80/CO[1]
                         net (fo=3, routed)           0.970     7.972    color_instance/nolabel_line487_i_37_1[0]
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.329     8.301 r  color_instance/nolabel_line487_i_47/O
                         net (fo=12, routed)          1.035     9.336    color_instance/nolabel_line487_i_47_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.460 r  color_instance/nolabel_line487_i_21/O
                         net (fo=1, routed)           0.000     9.460    color_instance/nolabel_line487_i_21_n_0
    SLICE_X43Y89         MUXF7 (Prop_muxf7_I0_O)      0.238     9.698 r  color_instance/nolabel_line487_i_4/O
                         net (fo=5, routed)           2.727    12.425    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y28         RAMB36E1                                     r  color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.655    14.984    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.984    
                         clock uncertainty           -0.193    14.791    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.740    14.051    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.898ns  (logic 2.483ns (22.784%)  route 8.415ns (77.216%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.566     1.566    vga/clk_out1
    SLICE_X37Y47         FDCE                                         r  vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  vga/hc_reg[5]/Q
                         net (fo=90, routed)          1.467     3.490    vga/draw_x[5]
    SLICE_X37Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.614 r  vga/addra_player2_reg[13]_i_44/O
                         net (fo=1, routed)           0.000     3.614    vga/addra_player2_reg[13]_i_44_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.164 r  vga/addra_player2_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.164    vga/addra_player2_reg[13]_i_32_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.498 r  vga/addra_player2_reg[13]_i_31/O[1]
                         net (fo=1, routed)           0.652     5.150    color_instance/player2_addr/addra_player2_reg[13]_i_12_3[1]
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.303     5.453 f  color_instance/player2_addr/addra_player2_reg[13]_i_18/O
                         net (fo=1, routed)           0.642     6.094    color_instance/player2_addr/addra_player2_reg[13]_i_18_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.218 f  color_instance/player2_addr/addra_player2_reg[13]_i_12/O
                         net (fo=5, routed)           0.976     7.194    bomb1/show_player2
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.318 f  bomb1/nolabel_line509_i_1/O
                         net (fo=67, routed)          1.134     8.452    bomb1/show_player2_bombed
    SLICE_X29Y86         LUT2 (Prop_lut2_I1_O)        0.118     8.570 r  bomb1/nolabel_line508_i_1/O
                         net (fo=84, routed)          2.395    10.965    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y117         LUT3 (Prop_lut3_I1_O)        0.350    11.315 r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=3, routed)           1.150    12.464    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X0Y55         RAMB18E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.655    14.984    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y55         RAMB18E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    14.984    
                         clock uncertainty           -0.193    14.791    
    RAMB18_X0Y55         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.647    14.144    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 2.483ns (22.884%)  route 8.367ns (77.116%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.566     1.566    vga/clk_out1
    SLICE_X37Y47         FDCE                                         r  vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  vga/hc_reg[5]/Q
                         net (fo=90, routed)          1.467     3.490    vga/draw_x[5]
    SLICE_X37Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.614 r  vga/addra_player2_reg[13]_i_44/O
                         net (fo=1, routed)           0.000     3.614    vga/addra_player2_reg[13]_i_44_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.164 r  vga/addra_player2_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.164    vga/addra_player2_reg[13]_i_32_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.498 r  vga/addra_player2_reg[13]_i_31/O[1]
                         net (fo=1, routed)           0.652     5.150    color_instance/player2_addr/addra_player2_reg[13]_i_12_3[1]
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.303     5.453 f  color_instance/player2_addr/addra_player2_reg[13]_i_18/O
                         net (fo=1, routed)           0.642     6.094    color_instance/player2_addr/addra_player2_reg[13]_i_18_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.218 f  color_instance/player2_addr/addra_player2_reg[13]_i_12/O
                         net (fo=5, routed)           0.976     7.194    bomb1/show_player2
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.318 f  bomb1/nolabel_line509_i_1/O
                         net (fo=67, routed)          1.134     8.452    bomb1/show_player2_bombed
    SLICE_X29Y86         LUT2 (Prop_lut2_I1_O)        0.118     8.570 r  bomb1/nolabel_line508_i_1/O
                         net (fo=84, routed)          2.395    10.965    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y117         LUT3 (Prop_lut3_I1_O)        0.350    11.315 r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=3, routed)           1.102    12.417    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y26         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.651    14.980    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.980    
                         clock uncertainty           -0.193    14.787    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    14.140    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.744ns  (logic 2.860ns (26.618%)  route 7.884ns (73.382%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  vga/hc_reg[2]/Q
                         net (fo=85, routed)          2.260     4.292    vga/draw_x[2]
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.295     4.587 r  vga/nolabel_line487_i_167/O
                         net (fo=1, routed)           0.000     4.587    vga/nolabel_line487_i_167_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.985 r  vga/nolabel_line487_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.985    vga/nolabel_line487_i_72_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.224 r  vga/nolabel_line487_i_66/O[2]
                         net (fo=4, routed)           1.018     6.243    vga_n_227
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.302     6.545 r  nolabel_line487_i_201/O
                         net (fo=1, routed)           0.000     6.545    nolabel_line487_i_201_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.002 f  nolabel_line487_i_80/CO[1]
                         net (fo=3, routed)           0.970     7.972    color_instance/nolabel_line487_i_37_1[0]
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.329     8.301 r  color_instance/nolabel_line487_i_47/O
                         net (fo=12, routed)          1.052     9.353    color_instance/nolabel_line487_i_47_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.477 r  color_instance/nolabel_line487_i_19/O
                         net (fo=1, routed)           0.000     9.477    color_instance/nolabel_line487_i_19_n_0
    SLICE_X43Y88         MUXF7 (Prop_muxf7_I0_O)      0.238     9.715 r  color_instance/nolabel_line487_i_3/O
                         net (fo=5, routed)           2.584    12.298    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y28         RAMB36E1                                     r  color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.655    14.984    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.984    
                         clock uncertainty           -0.193    14.791    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.740    14.051    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                         -12.298    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.739ns  (logic 2.834ns (26.390%)  route 7.905ns (73.610%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  vga/hc_reg[2]/Q
                         net (fo=85, routed)          2.260     4.292    vga/draw_x[2]
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.295     4.587 r  vga/nolabel_line487_i_167/O
                         net (fo=1, routed)           0.000     4.587    vga/nolabel_line487_i_167_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.985 r  vga/nolabel_line487_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.985    vga/nolabel_line487_i_72_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.224 r  vga/nolabel_line487_i_66/O[2]
                         net (fo=4, routed)           1.018     6.243    vga_n_227
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.302     6.545 r  nolabel_line487_i_201/O
                         net (fo=1, routed)           0.000     6.545    nolabel_line487_i_201_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.002 f  nolabel_line487_i_80/CO[1]
                         net (fo=3, routed)           0.970     7.972    color_instance/nolabel_line487_i_37_1[0]
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.329     8.301 r  color_instance/nolabel_line487_i_47/O
                         net (fo=12, routed)          0.951     9.252    color_instance/nolabel_line487_i_47_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.376 r  color_instance/nolabel_line487_i_35/O
                         net (fo=1, routed)           0.000     9.376    color_instance/nolabel_line487_i_35_n_0
    SLICE_X44Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     9.588 r  color_instance/nolabel_line487_i_11/O
                         net (fo=5, routed)           2.705    12.293    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y28         RAMB36E1                                     r  color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.655    14.984    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.984    
                         clock uncertainty           -0.193    14.791    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.741    14.050    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.712ns  (logic 2.834ns (26.457%)  route 7.878ns (73.543%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  vga/hc_reg[2]/Q
                         net (fo=85, routed)          2.260     4.292    vga/draw_x[2]
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.295     4.587 r  vga/nolabel_line487_i_167/O
                         net (fo=1, routed)           0.000     4.587    vga/nolabel_line487_i_167_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.985 r  vga/nolabel_line487_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.985    vga/nolabel_line487_i_72_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.224 r  vga/nolabel_line487_i_66/O[2]
                         net (fo=4, routed)           1.018     6.243    vga_n_227
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.302     6.545 r  nolabel_line487_i_201/O
                         net (fo=1, routed)           0.000     6.545    nolabel_line487_i_201_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.002 f  nolabel_line487_i_80/CO[1]
                         net (fo=3, routed)           0.970     7.972    color_instance/nolabel_line487_i_37_1[0]
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.329     8.301 r  color_instance/nolabel_line487_i_47/O
                         net (fo=12, routed)          0.846     9.147    color_instance/nolabel_line487_i_47_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.271 r  color_instance/nolabel_line487_i_17/O
                         net (fo=1, routed)           0.000     9.271    color_instance/nolabel_line487_i_17_n_0
    SLICE_X43Y88         MUXF7 (Prop_muxf7_I0_O)      0.212     9.483 r  color_instance/nolabel_line487_i_2/O
                         net (fo=6, routed)           2.782    12.266    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y28         RAMB36E1                                     r  color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.655    14.984    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.984    
                         clock uncertainty           -0.193    14.791    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    14.050    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.702ns  (logic 2.855ns (26.677%)  route 7.847ns (73.323%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     2.072 f  vga/hc_reg[1]/Q
                         net (fo=86, routed)          1.911     3.983    vga/draw_x[1]
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.107 r  vga/nolabel_line488_i_157/O
                         net (fo=1, routed)           0.000     4.107    vga/nolabel_line488_i_157_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.657 r  vga/nolabel_line488_i_69/CO[3]
                         net (fo=1, routed)           0.000     4.657    vga/nolabel_line488_i_69_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.896 r  vga/nolabel_line488_i_63/O[2]
                         net (fo=4, routed)           0.872     5.767    vga_n_87
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.302     6.069 r  nolabel_line488_i_186/O
                         net (fo=1, routed)           0.000     6.069    nolabel_line488_i_186_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.526 f  nolabel_line488_i_77/CO[1]
                         net (fo=3, routed)           1.262     7.789    color_instance/nolabel_line488_i_34_1[0]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.329     8.118 r  color_instance/nolabel_line488_i_44/O
                         net (fo=11, routed)          1.221     9.338    color_instance/nolabel_line488_i_44_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.462 r  color_instance/nolabel_line488_i_28/O
                         net (fo=1, routed)           0.000     9.462    color_instance/nolabel_line488_i_28_n_0
    SLICE_X33Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.674 r  color_instance/nolabel_line488_i_8/O
                         net (fo=4, routed)           2.582    12.256    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y40         RAMB18E1                                     r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.651    14.981    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    14.981    
                         clock uncertainty           -0.193    14.787    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    14.046    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.525ns  (logic 2.881ns (27.374%)  route 7.644ns (72.626%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     2.072 f  vga/hc_reg[1]/Q
                         net (fo=86, routed)          1.911     3.983    vga/draw_x[1]
    SLICE_X32Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.107 r  vga/nolabel_line488_i_157/O
                         net (fo=1, routed)           0.000     4.107    vga/nolabel_line488_i_157_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.657 r  vga/nolabel_line488_i_69/CO[3]
                         net (fo=1, routed)           0.000     4.657    vga/nolabel_line488_i_69_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.896 r  vga/nolabel_line488_i_63/O[2]
                         net (fo=4, routed)           0.872     5.767    vga_n_87
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.302     6.069 r  nolabel_line488_i_186/O
                         net (fo=1, routed)           0.000     6.069    nolabel_line488_i_186_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.526 f  nolabel_line488_i_77/CO[1]
                         net (fo=3, routed)           1.262     7.789    color_instance/nolabel_line488_i_34_1[0]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.329     8.118 r  color_instance/nolabel_line488_i_44/O
                         net (fo=11, routed)          1.217     9.335    color_instance/nolabel_line488_i_44_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.459 r  color_instance/nolabel_line488_i_32/O
                         net (fo=1, routed)           0.000     9.459    color_instance/nolabel_line488_i_32_n_0
    SLICE_X33Y72         MUXF7 (Prop_muxf7_I0_O)      0.238     9.697 r  color_instance/nolabel_line488_i_10/O
                         net (fo=4, routed)           2.382    12.079    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y19         RAMB36E1                                     r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.477    14.806    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.806    
                         clock uncertainty           -0.193    14.613    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.740    13.873    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.688ns  (logic 2.834ns (26.517%)  route 7.854ns (73.483%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  vga/hc_reg[2]/Q
                         net (fo=85, routed)          2.260     4.292    vga/draw_x[2]
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.295     4.587 r  vga/nolabel_line487_i_167/O
                         net (fo=1, routed)           0.000     4.587    vga/nolabel_line487_i_167_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.985 r  vga/nolabel_line487_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.985    vga/nolabel_line487_i_72_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.224 r  vga/nolabel_line487_i_66/O[2]
                         net (fo=4, routed)           1.018     6.243    vga_n_227
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.302     6.545 r  nolabel_line487_i_201/O
                         net (fo=1, routed)           0.000     6.545    nolabel_line487_i_201_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.002 f  nolabel_line487_i_80/CO[1]
                         net (fo=3, routed)           0.970     7.972    color_instance/nolabel_line487_i_37_1[0]
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.329     8.301 r  color_instance/nolabel_line487_i_47/O
                         net (fo=12, routed)          0.767     9.069    color_instance/nolabel_line487_i_47_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.193 r  color_instance/nolabel_line487_i_25/O
                         net (fo=1, routed)           0.000     9.193    color_instance/nolabel_line487_i_25_n_0
    SLICE_X43Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     9.405 r  color_instance/nolabel_line487_i_6/O
                         net (fo=5, routed)           2.837    12.242    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y28         RAMB36E1                                     r  color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.655    14.984    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.984    
                         clock uncertainty           -0.193    14.791    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.741    14.050    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.668ns  (logic 2.834ns (26.565%)  route 7.834ns (73.435%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  vga/hc_reg[2]/Q
                         net (fo=85, routed)          2.260     4.292    vga/draw_x[2]
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.295     4.587 r  vga/nolabel_line487_i_167/O
                         net (fo=1, routed)           0.000     4.587    vga/nolabel_line487_i_167_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.985 r  vga/nolabel_line487_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.985    vga/nolabel_line487_i_72_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.224 r  vga/nolabel_line487_i_66/O[2]
                         net (fo=4, routed)           1.018     6.243    vga_n_227
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.302     6.545 r  nolabel_line487_i_201/O
                         net (fo=1, routed)           0.000     6.545    nolabel_line487_i_201_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.002 f  nolabel_line487_i_80/CO[1]
                         net (fo=3, routed)           0.970     7.972    color_instance/nolabel_line487_i_37_1[0]
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.329     8.301 r  color_instance/nolabel_line487_i_47/O
                         net (fo=12, routed)          0.787     9.088    color_instance/nolabel_line487_i_47_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  color_instance/nolabel_line487_i_23/O
                         net (fo=1, routed)           0.000     9.212    color_instance/nolabel_line487_i_23_n_0
    SLICE_X43Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     9.424 r  color_instance/nolabel_line487_i_5/O
                         net (fo=5, routed)           2.798    12.222    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y28         RAMB36E1                                     r  color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.655    14.984    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.984    
                         clock uncertainty           -0.193    14.791    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    14.050    color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                  1.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.485ns (11.794%)  route 3.627ns (88.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.435     1.435    vga/clk_out1
    SLICE_X39Y55         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.367     1.802 r  vga/hc_reg[3]/Q
                         net (fo=84, routed)          2.887     4.689    vga/draw_x[3]
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.118     4.807 r  vga/nolabel_line465_i_9/O
                         net (fo=4, routed)           0.740     5.547    color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y10         RAMB18E1                                     r  color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.600     5.108    color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.108    
                         clock uncertainty            0.193     5.301    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.196     5.497    color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           5.547    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.518ns (11.979%)  route 3.806ns (88.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.437     1.437    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.418     1.855 r  vga/hc_reg[1]/Q
                         net (fo=86, routed)          2.487     4.341    vga/draw_x[1]
    SLICE_X49Y87         LUT4 (Prop_lut4_I3_O)        0.100     4.441 r  vga/nolabel_line463_i_12/O
                         net (fo=4, routed)           1.320     5.761    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y39         RAMB18E1                                     r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.601     5.109    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.109    
                         clock uncertainty            0.193     5.302    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.360     5.662    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.662    
                         arrival time                           5.761    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.518ns (11.975%)  route 3.808ns (88.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.437     1.437    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.418     1.855 r  vga/hc_reg[1]/Q
                         net (fo=86, routed)          2.487     4.341    vga/draw_x[1]
    SLICE_X49Y87         LUT4 (Prop_lut4_I3_O)        0.100     4.441 r  vga/nolabel_line463_i_12/O
                         net (fo=4, routed)           1.321     5.763    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y38         RAMB18E1                                     r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.601     5.109    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y38         RAMB18E1                                     r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.109    
                         clock uncertainty            0.193     5.302    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.360     5.662    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.662    
                         arrival time                           5.763    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.467ns (10.598%)  route 3.939ns (89.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.446     1.446    vga/clk_out1
    SLICE_X37Y47         FDCE                                         r  vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.367     1.813 r  vga/hc_reg[5]/Q
                         net (fo=90, routed)          2.742     4.556    vga/draw_x[5]
    SLICE_X52Y87         LUT4 (Prop_lut4_I3_O)        0.100     4.656 r  vga/nolabel_line463_i_8/O
                         net (fo=4, routed)           1.197     5.853    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y39         RAMB18E1                                     r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.601     5.109    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y39         RAMB18E1                                     r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.109    
                         clock uncertainty            0.193     5.302    
    RAMB18_X1Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.360     5.662    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.662    
                         arrival time                           5.853    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.467ns (10.599%)  route 3.939ns (89.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.446     1.446    vga/clk_out1
    SLICE_X37Y47         FDCE                                         r  vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.367     1.813 r  vga/hc_reg[5]/Q
                         net (fo=90, routed)          2.967     4.780    vga/draw_x[5]
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.100     4.880 r  vga/nolabel_line465_i_7/O
                         net (fo=4, routed)           0.972     5.852    color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y11         RAMB18E1                                     r  color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.600     5.108    color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X2Y11         RAMB18E1                                     r  color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.108    
                         clock uncertainty            0.193     5.301    
    RAMB18_X2Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     5.661    color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.661    
                         arrival time                           5.852    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.485ns (11.339%)  route 3.792ns (88.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.435     1.435    vga/clk_out1
    SLICE_X39Y55         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.367     1.802 r  vga/hc_reg[3]/Q
                         net (fo=84, routed)          2.600     4.402    vga/draw_x[3]
    SLICE_X52Y26         LUT4 (Prop_lut4_I3_O)        0.118     4.520 r  vga/nolabel_line464_i_9/O
                         net (fo=4, routed)           1.192     5.712    color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y6          RAMB18E1                                     r  color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.603     5.111    color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.111    
                         clock uncertainty            0.193     5.304    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.196     5.500    color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.500    
                         arrival time                           5.712    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.623ns (14.039%)  route 3.815ns (85.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.437     1.437    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.385     1.822 r  vga/hc_reg[2]/Q
                         net (fo=85, routed)          3.034     4.855    vga/draw_x[2]
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.238     5.093 r  vga/nolabel_line465_i_10/O
                         net (fo=4, routed)           0.781     5.874    color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y10         RAMB18E1                                     r  color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.600     5.108    color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.108    
                         clock uncertainty            0.193     5.301    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.360     5.661    color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.661    
                         arrival time                           5.874    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.623ns (14.034%)  route 3.816ns (85.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.437     1.437    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.385     1.822 r  vga/hc_reg[2]/Q
                         net (fo=85, routed)          3.034     4.855    vga/draw_x[2]
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.238     5.093 r  vga/nolabel_line465_i_10/O
                         net (fo=4, routed)           0.783     5.876    color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y11         RAMB18E1                                     r  color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.600     5.108    color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X2Y11         RAMB18E1                                     r  color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.108    
                         clock uncertainty            0.193     5.301    
    RAMB18_X2Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.360     5.661    color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.661    
                         arrival time                           5.876    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.600ns (14.012%)  route 3.682ns (85.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.110ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.435     1.435    vga/clk_out1
    SLICE_X39Y55         FDCE                                         r  vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.337     1.772 r  vga/hc_reg[4]/Q
                         net (fo=83, routed)          2.458     4.230    vga/draw_x[4]
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.263     4.493 r  vga/nolabel_line464_i_8/O
                         net (fo=4, routed)           1.224     5.717    color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y6          RAMB18E1                                     r  color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.602     5.110    color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.110    
                         clock uncertainty            0.193     5.303    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.192     5.495    color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.495    
                         arrival time                           5.717    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.467ns (10.478%)  route 3.990ns (89.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.435     1.435    vga/clk_out1
    SLICE_X39Y55         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.367     1.802 r  vga/hc_reg[3]/Q
                         net (fo=84, routed)          2.680     4.482    vga/draw_x[3]
    SLICE_X50Y85         LUT4 (Prop_lut4_I3_O)        0.100     4.582 r  vga/nolabel_line463_i_10/O
                         net (fo=4, routed)           1.310     5.892    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y38         RAMB18E1                                     r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.601     5.109    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y38         RAMB18E1                                     r  color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.109    
                         clock uncertainty            0.193     5.302    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.360     5.662    color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.662    
                         arrival time                           5.892    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_out1_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack       -1.150ns,  Total Violation      -19.925ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.150ns  (required time - arrival time)
  Source:                 color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.283ns  (logic 1.324ns (18.180%)  route 5.959ns (81.820%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    5.055ns = ( 35.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.547    35.055    color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X57Y69         FDRE                                         r  color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    35.511 f  color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica/Q
                         net (fo=15, routed)          0.778    36.289    color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]_repN
    SLICE_X55Y71         LUT4 (Prop_lut4_I3_O)        0.124    36.413 r  color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=2, routed)           1.108    37.521    color_instance/douta[13]
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.124    37.645 f  color_instance/vga_to_hdmi_i_302/O
                         net (fo=2, routed)           0.166    37.811    color_instance/vga_to_hdmi_i_302_n_0
    SLICE_X53Y72         LUT5 (Prop_lut5_I0_O)        0.124    37.935 f  color_instance/vga_to_hdmi_i_289/O
                         net (fo=1, routed)           0.450    38.385    color_instance/vga_to_hdmi_i_289_n_0
    SLICE_X49Y71         LUT5 (Prop_lut5_I0_O)        0.124    38.509 f  color_instance/vga_to_hdmi_i_256/O
                         net (fo=1, routed)           1.033    39.542    nolabel_line437/red213_in
    SLICE_X31Y74         LUT6 (Prop_lut6_I3_O)        0.124    39.666 r  nolabel_line437/vga_to_hdmi_i_107_comp_4/O
                         net (fo=1, routed)           1.027    40.692    vga/player2_dead_reg_4_repN_1_alias
    SLICE_X31Y81         LUT6 (Prop_lut6_I1_O)        0.124    40.816 r  vga/vga_to_hdmi_i_26_comp/O
                         net (fo=24, routed)          1.207    42.024    vga/vga_to_hdmi_i_26_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.124    42.148 r  vga/vga_to_hdmi_i_12_comp_1/O
                         net (fo=1, routed)           0.190    42.338    vga_to_hdmi/inst/srldly_0/data_i[26]
    SLICE_X33Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.424    41.424    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt/C
                         clock pessimism              0.000    41.424    
                         clock uncertainty           -0.193    41.231    
    SLICE_X33Y79         FDRE (Setup_fdre_C_D)       -0.043    41.188    vga_to_hdmi/inst/srldly_0/srl[28].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.188    
                         arrival time                         -42.338    
  -------------------------------------------------------------------
                         slack                                 -1.150    

Slack (VIOLATED) :        -1.117ns  (required time - arrival time)
  Source:                 color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[34].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.279ns  (logic 1.324ns (18.189%)  route 5.955ns (81.811%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 41.423 - 40.000 ) 
    Source Clock Delay      (SCD):    5.054ns = ( 35.054 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.546    35.054    color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y70         FDRE                                         r  color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.456    35.510 r  color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/Q
                         net (fo=17, routed)          0.835    36.345    color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]_repN
    SLICE_X48Y66         LUT4 (Prop_lut4_I2_O)        0.124    36.469 f  color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=2, routed)           0.953    37.422    color_instance/bbstub_douta[23]_0[11]
    SLICE_X49Y69         LUT5 (Prop_lut5_I3_O)        0.124    37.546 r  color_instance/vga_to_hdmi_i_300_comp/O
                         net (fo=1, routed)           0.149    37.695    color_instance/vga_to_hdmi_i_300_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I4_O)        0.124    37.819 r  color_instance/vga_to_hdmi_i_286_comp/O
                         net (fo=2, routed)           0.762    38.582    color_instance/vga_to_hdmi_i_286_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I0_O)        0.124    38.706 r  color_instance/vga_to_hdmi_i_255/O
                         net (fo=5, routed)           1.208    39.914    nolabel_line437/red25_in
    SLICE_X30Y80         LUT6 (Prop_lut6_I5_O)        0.124    40.038 r  nolabel_line437/vga_to_hdmi_i_107_replica_comp_1/O
                         net (fo=17, routed)          0.920    40.958    nolabel_line437/player2_dead_reg_4_repN_3
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124    41.082 r  nolabel_line437/vga_to_hdmi_i_92/O
                         net (fo=1, routed)           0.796    41.878    vga/hdmi_tmds_clk_p_5
    SLICE_X34Y78         LUT6 (Prop_lut6_I1_O)        0.124    42.002 r  vga/vga_to_hdmi_i_22_comp/O
                         net (fo=1, routed)           0.331    42.333    vga_to_hdmi/inst/srldly_0/data_i[32]
    SLICE_X34Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[34].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.423    41.423    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[34].srl16_i_srlopt/C
                         clock pessimism              0.000    41.423    
                         clock uncertainty           -0.193    41.230    
    SLICE_X34Y79         FDRE (Setup_fdre_C_D)       -0.013    41.217    vga_to_hdmi/inst/srldly_0/srl[34].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.217    
                         arrival time                         -42.333    
  -------------------------------------------------------------------
                         slack                                 -1.117    

Slack (VIOLATED) :        -1.081ns  (required time - arrival time)
  Source:                 color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.282ns  (logic 1.711ns (23.498%)  route 5.571ns (76.502%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    5.062ns = ( 35.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.554    35.062    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X29Y54         FDRE                                         r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456    35.518 r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/Q
                         net (fo=37, routed)          1.099    36.617    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]_repN
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124    36.741 f  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    36.741    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X30Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    36.955 f  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=2, routed)           0.965    37.920    color_instance/player1_rgb[12]
    SLICE_X31Y54         LUT6 (Prop_lut6_I5_O)        0.297    38.217 r  color_instance/vga_to_hdmi_i_247_comp/O
                         net (fo=3, routed)           0.682    38.899    color_instance/vga_to_hdmi_i_247_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.124    39.023 r  color_instance/vga_to_hdmi_i_215/O
                         net (fo=2, routed)           0.709    39.732    vga/red240_in
    SLICE_X31Y69         LUT4 (Prop_lut4_I3_O)        0.124    39.856 r  vga/vga_to_hdmi_i_113/O
                         net (fo=25, routed)          0.484    40.340    color_instance/sel0[10]
    SLICE_X31Y70         LUT6 (Prop_lut6_I0_O)        0.124    40.464 r  color_instance/vga_to_hdmi_i_55/O
                         net (fo=1, routed)           0.595    41.059    vga/hdmi_tmds_clk_p_46
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124    41.183 r  vga/vga_to_hdmi_i_28_comp_13/O
                         net (fo=1, routed)           1.036    42.219    vga/vga_to_hdmi_i_28_n_0_repN_13
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124    42.343 r  vga/vga_to_hdmi_i_9_comp_1/O
                         net (fo=1, routed)           0.000    42.343    vga_to_hdmi/inst/srldly_0/data_i[29]
    SLICE_X32Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.424    41.424    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X32Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/C
                         clock pessimism              0.000    41.424    
                         clock uncertainty           -0.193    41.231    
    SLICE_X32Y80         FDRE (Setup_fdre_C_D)        0.032    41.263    vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.263    
                         arrival time                         -42.343    
  -------------------------------------------------------------------
                         slack                                 -1.081    

Slack (VIOLATED) :        -0.985ns  (required time - arrival time)
  Source:                 color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.235ns  (logic 1.448ns (20.014%)  route 5.787ns (79.986%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 41.422 - 40.000 ) 
    Source Clock Delay      (SCD):    5.060ns = ( 35.060 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.552    35.060    color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y64         FDRE                                         r  color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    35.516 r  color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=18, routed)          0.838    36.353    color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y66          LUT4 (Prop_lut4_I2_O)        0.124    36.477 r  color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=2, routed)           1.118    37.595    color_instance/player1_bombed_rgb[11]
    SLICE_X15Y66         LUT6 (Prop_lut6_I2_O)        0.124    37.719 f  color_instance/vga_to_hdmi_i_278/O
                         net (fo=1, routed)           0.154    37.873    color_instance/vga_to_hdmi_i_278_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.124    37.997 f  color_instance/vga_to_hdmi_i_250/O
                         net (fo=2, routed)           0.444    38.442    color_instance/vga_to_hdmi_i_250_n_0
    SLICE_X28Y66         LUT5 (Prop_lut5_I0_O)        0.124    38.566 f  color_instance/vga_to_hdmi_i_216/O
                         net (fo=3, routed)           0.887    39.453    vga/red236_in
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.124    39.577 f  vga/vga_to_hdmi_i_104_comp/O
                         net (fo=36, routed)          0.427    40.004    color_instance/vga_to_hdmi_i_1_0
    SLICE_X30Y67         LUT2 (Prop_lut2_I1_O)        0.124    40.128 r  color_instance/vga_to_hdmi_i_42_comp_1/O
                         net (fo=1, routed)           0.976    41.104    color_instance/hc_reg[6]_18_repN
    SLICE_X32Y80         LUT6 (Prop_lut6_I4_O)        0.124    41.228 r  color_instance/vga_to_hdmi_i_42_comp_2/O
                         net (fo=1, routed)           0.943    42.171    vga/hdmi_tmds_clk_p_57
    SLICE_X34Y78         LUT6 (Prop_lut6_I4_O)        0.124    42.295 r  vga/vga_to_hdmi_i_5_comp_1/O
                         net (fo=1, routed)           0.000    42.295    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X34Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.422    41.422    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt/C
                         clock pessimism              0.000    41.422    
                         clock uncertainty           -0.193    41.229    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.081    41.310    vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.310    
                         arrival time                         -42.295    
  -------------------------------------------------------------------
                         slack                                 -0.985    

Slack (VIOLATED) :        -0.981ns  (required time - arrival time)
  Source:                 color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[27].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.137ns  (logic 1.587ns (22.236%)  route 5.550ns (77.764%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    5.062ns = ( 35.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.554    35.062    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X29Y54         FDRE                                         r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456    35.518 r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/Q
                         net (fo=37, routed)          1.099    36.617    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]_repN
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124    36.741 f  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    36.741    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X30Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    36.955 f  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=2, routed)           0.965    37.920    color_instance/player1_rgb[12]
    SLICE_X31Y54         LUT6 (Prop_lut6_I5_O)        0.297    38.217 r  color_instance/vga_to_hdmi_i_247_comp/O
                         net (fo=3, routed)           0.682    38.899    color_instance/vga_to_hdmi_i_247_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.124    39.023 r  color_instance/vga_to_hdmi_i_215/O
                         net (fo=2, routed)           0.709    39.732    vga/red240_in
    SLICE_X31Y69         LUT4 (Prop_lut4_I3_O)        0.124    39.856 r  vga/vga_to_hdmi_i_113/O
                         net (fo=25, routed)          0.927    40.783    vga/sel0[4]
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.124    40.907 r  vga/vga_to_hdmi_i_28_comp_17/O
                         net (fo=1, routed)           0.836    41.744    vga/vga_to_hdmi_i_28_n_0_repN_9
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124    41.868 r  vga/vga_to_hdmi_i_13_comp/O
                         net (fo=1, routed)           0.331    42.199    vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X34Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[27].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.424    41.424    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[27].srl16_i_srlopt/C
                         clock pessimism              0.000    41.424    
                         clock uncertainty           -0.193    41.231    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)       -0.013    41.218    vga_to_hdmi/inst/srldly_0/srl[27].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.218    
                         arrival time                         -42.199    
  -------------------------------------------------------------------
                         slack                                 -0.981    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[24].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.109ns  (logic 1.711ns (24.067%)  route 5.398ns (75.933%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -3.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 41.423 - 40.000 ) 
    Source Clock Delay      (SCD):    5.062ns = ( 35.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.554    35.062    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X29Y54         FDRE                                         r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456    35.518 r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/Q
                         net (fo=37, routed)          1.099    36.617    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]_repN
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124    36.741 f  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    36.741    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X30Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    36.955 f  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=2, routed)           0.965    37.920    color_instance/player1_rgb[12]
    SLICE_X31Y54         LUT6 (Prop_lut6_I5_O)        0.297    38.217 r  color_instance/vga_to_hdmi_i_247_comp/O
                         net (fo=3, routed)           0.682    38.899    color_instance/vga_to_hdmi_i_247_n_0
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.124    39.023 r  color_instance/vga_to_hdmi_i_215/O
                         net (fo=2, routed)           0.709    39.732    vga/red240_in
    SLICE_X31Y69         LUT4 (Prop_lut4_I3_O)        0.124    39.856 r  vga/vga_to_hdmi_i_113/O
                         net (fo=25, routed)          0.539    40.395    color_instance/sel0[10]
    SLICE_X34Y69         LUT6 (Prop_lut6_I0_O)        0.124    40.519 r  color_instance/vga_to_hdmi_i_76/O
                         net (fo=1, routed)           0.404    40.923    vga/hdmi_tmds_clk_p_25
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124    41.047 r  vga/vga_to_hdmi_i_28_comp_7/O
                         net (fo=1, routed)           1.001    42.047    vga/vga_to_hdmi_i_28_n_0_repN_7
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124    42.171 r  vga/vga_to_hdmi_i_16_comp/O
                         net (fo=1, routed)           0.000    42.171    vga_to_hdmi/inst/srldly_0/data_i[22]
    SLICE_X35Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[24].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.423    41.423    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X35Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[24].srl16_i_srlopt/C
                         clock pessimism              0.000    41.423    
                         clock uncertainty           -0.193    41.230    
    SLICE_X35Y80         FDRE (Setup_fdre_C_D)        0.029    41.259    vga_to_hdmi/inst/srldly_0/srl[24].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.259    
                         arrival time                         -42.171    
  -------------------------------------------------------------------
                         slack                                 -0.913    

Slack (VIOLATED) :        -0.892ns  (required time - arrival time)
  Source:                 color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[16].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.095ns  (logic 1.324ns (18.660%)  route 5.771ns (81.340%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 41.423 - 40.000 ) 
    Source Clock Delay      (SCD):    5.055ns = ( 35.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.547    35.055    color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X57Y69         FDRE                                         r  color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    35.511 f  color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_replica/Q
                         net (fo=15, routed)          0.778    36.289    color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]_repN
    SLICE_X55Y71         LUT4 (Prop_lut4_I3_O)        0.124    36.413 r  color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=2, routed)           1.108    37.521    color_instance/douta[13]
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.124    37.645 f  color_instance/vga_to_hdmi_i_302/O
                         net (fo=2, routed)           0.166    37.811    color_instance/vga_to_hdmi_i_302_n_0
    SLICE_X53Y72         LUT5 (Prop_lut5_I0_O)        0.124    37.935 f  color_instance/vga_to_hdmi_i_289/O
                         net (fo=1, routed)           0.450    38.385    color_instance/vga_to_hdmi_i_289_n_0
    SLICE_X49Y71         LUT5 (Prop_lut5_I0_O)        0.124    38.509 f  color_instance/vga_to_hdmi_i_256/O
                         net (fo=1, routed)           1.033    39.542    nolabel_line437/red213_in
    SLICE_X31Y74         LUT6 (Prop_lut6_I3_O)        0.124    39.666 r  nolabel_line437/vga_to_hdmi_i_107_comp_4/O
                         net (fo=1, routed)           1.027    40.692    vga/player2_dead_reg_4_repN_1_alias
    SLICE_X31Y81         LUT6 (Prop_lut6_I1_O)        0.124    40.816 r  vga/vga_to_hdmi_i_26_comp/O
                         net (fo=24, routed)          1.210    42.026    vga/vga_to_hdmi_i_26_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124    42.150 r  vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.000    42.150    vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X32Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[16].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.423    41.423    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X32Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[16].srl16_i_srlopt/C
                         clock pessimism              0.000    41.423    
                         clock uncertainty           -0.193    41.230    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.029    41.259    vga_to_hdmi/inst/srldly_0/srl[16].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.259    
                         arrival time                         -42.150    
  -------------------------------------------------------------------
                         slack                                 -0.892    

Slack (VIOLATED) :        -0.873ns  (required time - arrival time)
  Source:                 color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[20].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.073ns  (logic 1.324ns (18.719%)  route 5.749ns (81.281%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    5.060ns = ( 35.060 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.552    35.060    color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y64         FDRE                                         r  color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    35.516 r  color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=18, routed)          0.838    36.353    color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y66          LUT4 (Prop_lut4_I2_O)        0.124    36.477 f  color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=2, routed)           1.118    37.595    color_instance/player1_bombed_rgb[11]
    SLICE_X15Y66         LUT6 (Prop_lut6_I2_O)        0.124    37.719 r  color_instance/vga_to_hdmi_i_278/O
                         net (fo=1, routed)           0.154    37.873    color_instance/vga_to_hdmi_i_278_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.124    37.997 r  color_instance/vga_to_hdmi_i_250/O
                         net (fo=2, routed)           0.444    38.442    color_instance/vga_to_hdmi_i_250_n_0
    SLICE_X28Y66         LUT5 (Prop_lut5_I0_O)        0.124    38.566 r  color_instance/vga_to_hdmi_i_216/O
                         net (fo=3, routed)           0.887    39.453    vga/red236_in
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.124    39.577 r  vga/vga_to_hdmi_i_104_comp/O
                         net (fo=36, routed)          1.143    40.720    vga/player1_dead_reg
    SLICE_X29Y82         LUT3 (Prop_lut3_I0_O)        0.124    40.844 r  vga/vga_to_hdmi_i_28/O
                         net (fo=17, routed)          1.165    42.009    vga/vga_to_hdmi_i_28_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I2_O)        0.124    42.133 r  vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.000    42.133    vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X35Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.424    41.424    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X35Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i_srlopt/C
                         clock pessimism              0.000    41.424    
                         clock uncertainty           -0.193    41.231    
    SLICE_X35Y81         FDRE (Setup_fdre_C_D)        0.029    41.260    vga_to_hdmi/inst/srldly_0/srl[20].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.260    
                         arrival time                         -42.133    
  -------------------------------------------------------------------
                         slack                                 -0.873    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.076ns  (logic 1.324ns (18.710%)  route 5.752ns (81.290%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 41.423 - 40.000 ) 
    Source Clock Delay      (SCD):    5.054ns = ( 35.054 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.546    35.054    color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y70         FDRE                                         r  color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.456    35.510 r  color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_replica/Q
                         net (fo=17, routed)          0.835    36.345    color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]_repN
    SLICE_X48Y66         LUT4 (Prop_lut4_I2_O)        0.124    36.469 f  color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=2, routed)           0.953    37.422    color_instance/bbstub_douta[23]_0[11]
    SLICE_X49Y69         LUT5 (Prop_lut5_I3_O)        0.124    37.546 r  color_instance/vga_to_hdmi_i_300_comp/O
                         net (fo=1, routed)           0.149    37.695    color_instance/vga_to_hdmi_i_300_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I4_O)        0.124    37.819 r  color_instance/vga_to_hdmi_i_286_comp/O
                         net (fo=2, routed)           0.762    38.582    color_instance/vga_to_hdmi_i_286_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I0_O)        0.124    38.706 r  color_instance/vga_to_hdmi_i_255/O
                         net (fo=5, routed)           1.208    39.914    nolabel_line437/red25_in
    SLICE_X30Y80         LUT6 (Prop_lut6_I5_O)        0.124    40.038 r  nolabel_line437/vga_to_hdmi_i_107_replica_comp_1/O
                         net (fo=17, routed)          0.883    40.921    nolabel_line437/player2_dead_reg_4_repN_3
    SLICE_X32Y78         LUT5 (Prop_lut5_I0_O)        0.124    41.045 r  nolabel_line437/vga_to_hdmi_i_80/O
                         net (fo=1, routed)           0.961    42.006    vga/hdmi_tmds_clk_p_17
    SLICE_X35Y80         LUT6 (Prop_lut6_I1_O)        0.124    42.130 r  vga/vga_to_hdmi_i_18/O
                         net (fo=1, routed)           0.000    42.130    vga_to_hdmi/inst/srldly_0/data_i[36]
    SLICE_X35Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.423    41.423    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X35Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/C
                         clock pessimism              0.000    41.423    
                         clock uncertainty           -0.193    41.230    
    SLICE_X35Y80         FDRE (Setup_fdre_C_D)        0.031    41.261    vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.261    
                         arrival time                         -42.130    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.847ns  (required time - arrival time)
  Source:                 color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[17].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.048ns  (logic 1.324ns (18.786%)  route 5.724ns (81.214%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 41.423 - 40.000 ) 
    Source Clock Delay      (SCD):    5.060ns = ( 35.060 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.552    35.060    color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y64         FDRE                                         r  color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    35.516 r  color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=18, routed)          0.838    36.353    color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y66          LUT4 (Prop_lut4_I2_O)        0.124    36.477 f  color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=2, routed)           1.118    37.595    color_instance/player1_bombed_rgb[11]
    SLICE_X15Y66         LUT6 (Prop_lut6_I2_O)        0.124    37.719 r  color_instance/vga_to_hdmi_i_278/O
                         net (fo=1, routed)           0.154    37.873    color_instance/vga_to_hdmi_i_278_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.124    37.997 r  color_instance/vga_to_hdmi_i_250/O
                         net (fo=2, routed)           0.444    38.442    color_instance/vga_to_hdmi_i_250_n_0
    SLICE_X28Y66         LUT5 (Prop_lut5_I0_O)        0.124    38.566 r  color_instance/vga_to_hdmi_i_216/O
                         net (fo=3, routed)           0.887    39.453    vga/red236_in
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.124    39.577 r  vga/vga_to_hdmi_i_104_comp/O
                         net (fo=36, routed)          1.143    40.720    vga/player1_dead_reg
    SLICE_X29Y82         LUT3 (Prop_lut3_I0_O)        0.124    40.844 r  vga/vga_to_hdmi_i_28/O
                         net (fo=17, routed)          1.140    41.984    vga/vga_to_hdmi_i_28_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124    42.108 r  vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.000    42.108    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X31Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[17].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.423    41.423    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X31Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[17].srl16_i_srlopt/C
                         clock pessimism              0.000    41.423    
                         clock uncertainty           -0.193    41.230    
    SLICE_X31Y78         FDRE (Setup_fdre_C_D)        0.031    41.261    vga_to_hdmi/inst/srldly_0/srl[17].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         41.261    
                         arrival time                         -42.108    
  -------------------------------------------------------------------
                         slack                                 -0.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 nolabel_line437/vga_to_hdmi_i_121_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.299ns (31.048%)  route 0.664ns (68.952%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.552     1.420    nolabel_line437/clka
    SLICE_X14Y73         FDRE                                         r  nolabel_line437/vga_to_hdmi_i_121_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.164     1.584 r  nolabel_line437/vga_to_hdmi_i_121_psbram/Q
                         net (fo=2, routed)           0.324     1.908    nolabel_line437/vga_to_hdmi_i_27_1[21]
    SLICE_X28Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.953 r  nolabel_line437/vga_to_hdmi_i_121/O
                         net (fo=1, routed)           0.172     2.125    nolabel_line437/vga_to_hdmi_i_121_n_0
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.045     2.170 r  nolabel_line437/vga_to_hdmi_i_35/O
                         net (fo=1, routed)           0.169     2.338    vga/hdmi_tmds_clk_p_62
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.045     2.383 r  vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.000     2.383    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X33Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.819     0.819    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.193     1.013    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.092     1.105    vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 color_instance/vga_to_hdmi_i_124_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[20].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.276ns (27.924%)  route 0.712ns (72.076%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.550     1.418    color_instance/Clk
    SLICE_X47Y73         FDRE                                         r  color_instance/vga_to_hdmi_i_124_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  color_instance/vga_to_hdmi_i_124_psbram/Q
                         net (fo=2, routed)           0.302     1.862    color_instance/exploding_bomb2_rgb[20]
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.907 f  color_instance/vga_to_hdmi_i_124/O
                         net (fo=1, routed)           0.160     2.066    nolabel_line437/vga_to_hdmi_i_4
    SLICE_X35Y74         LUT5 (Prop_lut5_I1_O)        0.045     2.111 r  nolabel_line437/vga_to_hdmi_i_38/O
                         net (fo=1, routed)           0.250     2.362    vga/hdmi_tmds_clk_p_59
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.045     2.407 r  vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.000     2.407    vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X35Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.819     0.819    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X35Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i_srlopt/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.193     1.013    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.091     1.104    vga_to_hdmi/inst/srldly_0/srl[20].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.276ns (27.829%)  route 0.716ns (72.171%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.557     1.425    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y81          FDRE                                         r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.566 f  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=18, routed)          0.184     1.750    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.395     2.190    color_instance/tree_rgb[15]
    SLICE_X32Y80         LUT6 (Prop_lut6_I3_O)        0.045     2.235 r  color_instance/vga_to_hdmi_i_54_comp_1/O
                         net (fo=1, routed)           0.137     2.372    vga/hdmi_tmds_clk_p_45
    SLICE_X32Y80         LUT6 (Prop_lut6_I3_O)        0.045     2.417 r  vga/vga_to_hdmi_i_9_comp_1/O
                         net (fo=1, routed)           0.000     2.417    vga_to_hdmi/inst/srldly_0/data_i[29]
    SLICE_X32Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.819     0.819    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X32Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.193     1.013    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.092     1.105    vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.276ns (26.354%)  route 0.771ns (73.646%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.557     1.425    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y81          FDRE                                         r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.566 f  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=18, routed)          0.180     1.746    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.045     1.791 r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=1, routed)           0.477     2.268    color_instance/tree_rgb[14]
    SLICE_X31Y83         LUT6 (Prop_lut6_I2_O)        0.045     2.313 r  color_instance/vga_to_hdmi_i_57/O
                         net (fo=1, routed)           0.114     2.428    vga/hdmi_tmds_clk_p_42
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.045     2.473 r  vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.000     2.473    vga_to_hdmi/inst/srldly_0/data_i[28]
    SLICE_X30Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.820     0.820    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.193     1.014    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.121     1.135    vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[25].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.276ns (26.613%)  route 0.761ns (73.387%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.557     1.425    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y81          FDRE                                         r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=18, routed)          0.209     1.775    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y80          LUT4 (Prop_lut4_I2_O)        0.045     1.820 r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.352     2.173    color_instance/tree_rgb[9]
    SLICE_X30Y79         LUT6 (Prop_lut6_I2_O)        0.045     2.218 r  color_instance/vga_to_hdmi_i_72/O
                         net (fo=1, routed)           0.200     2.417    vga/hdmi_tmds_clk_p_27
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.045     2.462 r  vga/vga_to_hdmi_i_15/O
                         net (fo=1, routed)           0.000     2.462    vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X33Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[25].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.819     0.819    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[25].srl16_i_srlopt/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.193     1.013    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.091     1.104    vga_to_hdmi/inst/srldly_0/srl[25].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 color_instance/vga_to_hdmi_i_251_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.254ns (23.616%)  route 0.822ns (76.384%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.560     1.428    color_instance/Clk
    SLICE_X14Y65         FDRE                                         r  color_instance/vga_to_hdmi_i_251_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  color_instance/vga_to_hdmi_i_251_psbram/Q
                         net (fo=2, routed)           0.477     2.070    color_instance/player1_bombed_rgb[19]
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.045     2.115 r  color_instance/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.344     2.459    vga/hdmi_tmds_clk_p_58
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.045     2.504 r  vga/vga_to_hdmi_i_5_comp_1/O
                         net (fo=1, routed)           0.000     2.504    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X34Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.817     0.817    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.193     1.010    
    SLICE_X34Y78         FDRE (Hold_fdre_C_D)         0.121     1.131    vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 color_instance/vga_to_hdmi_i_135_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[18].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.299ns (28.277%)  route 0.758ns (71.723%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.557     1.425    color_instance/Clk
    SLICE_X46Y83         FDRE                                         r  color_instance/vga_to_hdmi_i_135_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.164     1.589 r  color_instance/vga_to_hdmi_i_135_psbram/Q
                         net (fo=2, routed)           0.480     2.069    color_instance/player2_bombed_rgb[18]
    SLICE_X29Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.114 f  color_instance/vga_to_hdmi_i_135/O
                         net (fo=1, routed)           0.169     2.283    color_instance/vga_to_hdmi_i_135_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     2.328 r  color_instance/vga_to_hdmi_i_45/O
                         net (fo=1, routed)           0.110     2.438    vga/hdmi_tmds_clk_p_54
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.045     2.483 r  vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.000     2.483    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X33Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[18].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.818     0.818    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[18].srl16_i_srlopt/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.193     1.012    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.092     1.104    vga_to_hdmi/inst/srldly_0/srl[18].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.276ns (26.015%)  route 0.785ns (73.985%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.557     1.425    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y81          FDRE                                         r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.566 f  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=18, routed)          0.207     1.773    color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X9Y81          LUT4 (Prop_lut4_I3_O)        0.045     1.818 r  color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.434     2.253    color_instance/tree_rgb[5]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.298 r  color_instance/vga_to_hdmi_i_84/O
                         net (fo=1, routed)           0.144     2.441    vga/hdmi_tmds_clk_p_15
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.045     2.486 r  vga/vga_to_hdmi_i_19/O
                         net (fo=1, routed)           0.000     2.486    vga_to_hdmi/inst/srldly_0/data_i[35]
    SLICE_X31Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.820     0.820    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X31Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.193     1.014    
    SLICE_X31Y81         FDRE (Hold_fdre_C_D)         0.092     1.106    vga_to_hdmi/inst/srldly_0/srl[37].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 color_instance/vga_to_hdmi_i_116_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.231ns (21.580%)  route 0.839ns (78.420%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.552     1.420    color_instance/Clk
    SLICE_X45Y71         FDRE                                         r  color_instance/vga_to_hdmi_i_116_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  color_instance/vga_to_hdmi_i_116_psbram/Q
                         net (fo=2, routed)           0.590     2.151    nolabel_line437/douta[4]_alias_3_alias
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.045     2.196 r  nolabel_line437/vga_to_hdmi_i_32_comp/O
                         net (fo=1, routed)           0.249     2.446    vga/hdmi_tmds_clk_p_65
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.045     2.491 r  vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.000     2.491    vga_to_hdmi/inst/srldly_0/data_i[20]
    SLICE_X31Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.819     0.819    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X31Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.193     1.013    
    SLICE_X31Y80         FDRE (Hold_fdre_C_D)         0.092     1.105    vga_to_hdmi/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 color_instance/vga_to_hdmi_i_112_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.299ns (27.222%)  route 0.799ns (72.778%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.557     1.425    color_instance/Clk
    SLICE_X46Y83         FDRE                                         r  color_instance/vga_to_hdmi_i_112_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.164     1.589 r  color_instance/vga_to_hdmi_i_112_psbram/Q
                         net (fo=2, routed)           0.429     2.019    color_instance/player2_bombed_rgb[23]
    SLICE_X30Y83         LUT6 (Prop_lut6_I2_O)        0.045     2.064 f  color_instance/vga_to_hdmi_i_112/O
                         net (fo=1, routed)           0.143     2.206    color_instance/vga_to_hdmi_i_112_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I4_O)        0.045     2.251 r  color_instance/vga_to_hdmi_i_29/O
                         net (fo=1, routed)           0.227     2.479    vga/hdmi_tmds_clk_p_69
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.045     2.524 r  vga/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.000     2.524    vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X30Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.820     0.820    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.193     1.014    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.120     1.134    vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  1.390    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.062ns  (logic 0.248ns (6.106%)  route 3.814ns (93.894%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.874     1.874    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124     1.998 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.420     3.418    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X0Y23          LUT3 (Prop_lut3_I2_O)        0.124     3.542 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.519     4.062    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X0Y23          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504     3.035    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y23          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.991ns  (logic 0.372ns (9.321%)  route 3.619ns (90.679%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.261     2.261    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124     2.385 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.811     3.197    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.124     3.321 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.546     3.867    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124     3.991 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     3.991    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X1Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     3.039    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.620ns  (logic 0.154ns (4.254%)  route 3.466ns (95.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.819     2.819    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.154     2.973 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[5]_i_1/O
                         net (fo=1, routed)           0.647     3.620    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1[0]
    SLICE_X4Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.506     3.037    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 0.248ns (6.897%)  route 3.348ns (93.103%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.819     2.819    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124     2.943 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.529     3.472    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     3.596 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     3.596    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X2Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     3.038    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.593ns  (logic 0.248ns (6.902%)  route 3.345ns (93.098%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.819     2.819    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124     2.943 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.526     3.469    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     3.593 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     3.593    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X2Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     3.038    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 0.248ns (7.178%)  route 3.207ns (92.822%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.874     1.874    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124     1.998 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.333     3.331    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.455 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     3.455    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X2Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     3.039    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X2Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.444ns  (logic 0.248ns (7.200%)  route 3.196ns (92.800%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.874     1.874    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124     1.998 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.322     3.320    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.124     3.444 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     3.444    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X2Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     3.039    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X2Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.368ns  (logic 0.248ns (7.363%)  route 3.120ns (92.637%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.874     1.874    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124     1.998 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.246     3.244    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.124     3.368 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000     3.368    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X1Y23          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504     3.035    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y23          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 0.124ns (3.687%)  route 3.239ns (96.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.578     2.578    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.124     2.702 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.661     3.363    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X5Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.506     3.037    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 0.124ns (3.687%)  route 3.239ns (96.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.578     2.578    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.124     2.702 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.661     3.363    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X5Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.506     3.037    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.000ns (0.000%)  route 0.393ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.393     0.393    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X11Y22         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.593    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X11Y22         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.045ns (7.030%)  route 0.595ns (92.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.595     0.595    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X9Y30          LUT5 (Prop_lut5_I4_O)        0.045     0.640 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000     0.640    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X9Y30          FDPE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.596    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y30          FDPE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.000ns (0.000%)  route 0.641ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.641     0.641    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X4Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.848     1.618    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.000ns (0.000%)  route 0.641ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.641     0.641    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X4Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.848     1.618    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.000ns (0.000%)  route 0.641ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.641     0.641    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X4Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.848     1.618    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.000ns (0.000%)  route 0.673ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.673     0.673    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X1Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.850     1.620    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.045ns (6.490%)  route 0.648ns (93.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.520     0.520    Final_mb/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X12Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.565 r  Final_mb/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           0.128     0.693    Final_mb/mdm_1/U0/MDM_Core_I1/Ext_JTAG_TDI
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.595    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.000ns (0.000%)  route 0.721ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.721     0.721    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X4Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.856     1.626    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.000ns (0.000%)  route 0.721ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.721     0.721    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X4Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.856     1.626    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.000ns (0.000%)  route 0.721ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.721     0.721    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X4Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.856     1.626    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.620ns  (logic 1.555ns (20.406%)  route 6.065ns (79.594%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.823    23.339    Final_mb/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.148    23.487 f  Final_mb/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.765    24.252    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Config_Reg_En
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.328    24.580 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.420    25.000    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    25.124 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.633    26.757    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    26.881 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.529    27.410    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124    27.534 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    27.534    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X2Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     3.038    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.617ns  (logic 1.555ns (20.414%)  route 6.062ns (79.586%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.823    23.339    Final_mb/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.148    23.487 f  Final_mb/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.765    24.252    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Config_Reg_En
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.328    24.580 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.420    25.000    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    25.124 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.633    26.757    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    26.881 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.526    27.407    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124    27.531 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.531    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X2Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     3.038    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.303ns  (logic 1.431ns (22.704%)  route 4.872ns (77.296%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.823    23.339    Final_mb/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.148    23.487 r  Final_mb/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.765    24.252    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Config_Reg_En
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.328    24.580 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.420    25.000    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    25.124 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.969    26.092    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    26.216 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.216    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X1Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     3.039    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.913ns  (logic 1.065ns (21.676%)  route 3.848ns (78.325%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT3 (Prop_lut3_I1_O)        0.150    22.542 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.709    23.251    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.332    23.583 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.243    24.827    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X6Y14          SRLC16E                                      r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.512     3.043    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X6Y14          SRLC16E                                      r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.849ns  (logic 1.065ns (21.965%)  route 3.784ns (78.035%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT3 (Prop_lut3_I1_O)        0.150    22.542 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.709    23.251    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.332    23.583 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.179    24.762    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X8Y16          SRLC16E                                      r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.974    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X8Y16          SRLC16E                                      r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.828ns  (logic 1.191ns (24.668%)  route 3.637ns (75.332%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124    22.516 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805    23.321    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.152    23.473 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.936    24.409    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.332    24.741 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000    24.741    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X1Y23          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504     3.035    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y23          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 1.065ns (22.321%)  route 3.706ns (77.679%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT3 (Prop_lut3_I1_O)        0.150    22.542 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.709    23.251    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.332    23.583 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.101    24.685    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X6Y12          SRLC16E                                      r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.513     3.044    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X6Y12          SRLC16E                                      r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.764ns  (logic 1.065ns (22.353%)  route 3.699ns (77.647%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.942    21.314    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    21.438 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954    22.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT3 (Prop_lut3_I1_O)        0.150    22.542 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.709    23.251    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.332    23.583 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.094    24.678    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X6Y18          SRLC16E                                      r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     3.038    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X6Y18          SRLC16E                                      r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.092ns (22.992%)  route 3.658ns (77.008%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.136    21.508    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I2_O)        0.124    21.632 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.845    22.477    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X4Y27          LUT4 (Prop_lut4_I3_O)        0.149    22.626 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.186    23.812    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.360    24.172 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.491    24.663    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X2Y30          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     3.039    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y30          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.092ns (22.992%)  route 3.658ns (77.008%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.913    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.459    20.372 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.136    21.508    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I2_O)        0.124    21.632 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.845    22.477    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X4Y27          LUT4 (Prop_lut4_I3_O)        0.149    22.626 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.186    23.812    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.360    24.172 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.491    24.663    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X2Y30          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     3.039    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y30          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.211    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.352 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.065     1.417    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.045     1.462 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.462    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X2Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.853     1.623    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.191ns (50.987%)  route 0.184ns (49.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.184ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.146    17.997 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.184    18.180    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X9Y30          LUT5 (Prop_lut5_I2_O)        0.045    18.225 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.225    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X9Y30          FDPE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.596    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y30          FDPE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.071ns (4.520%)  route 1.500ns (95.480%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.780    18.073    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.045    18.118 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.119    18.237    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X9Y30          FDPE                                         f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.596    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y30          FDPE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.191ns (36.398%)  route 0.334ns (63.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.184ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.146    17.997 f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.127    18.124    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.045    18.169 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.207    18.375    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.595    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.191ns (36.398%)  route 0.334ns (63.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.184ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.146    17.997 f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.127    18.124    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.045    18.169 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.207    18.375    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.595    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.191ns (36.398%)  route 0.334ns (63.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.184ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.146    17.997 f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.127    18.124    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.045    18.169 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.207    18.375    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.595    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.191ns (36.398%)  route 0.334ns (63.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.184ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.146    17.997 f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.127    18.124    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.045    18.169 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.207    18.375    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.595    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.191ns (33.665%)  route 0.376ns (66.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 18.289 - 16.667 ) 
    Source Clock Delay      (SCD):    1.209ns = ( 17.876 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.583    17.876    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X7Y28          FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.146    18.022 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.204    18.225    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.045    18.270 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.173    18.443    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/D
    SLICE_X6Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742    17.408    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.437 f  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.852    18.289    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.191ns (30.155%)  route 0.442ns (69.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.184ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.146    17.997 f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.260    18.257    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.045    18.302 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.182    18.484    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X9Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.595    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.191ns (30.155%)  route 0.442ns (69.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.184ns = ( 17.851 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558    17.851    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.146    17.997 f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.260    18.257    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.045    18.302 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.182    18.484    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X9Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.595    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Final_mb_clk_wiz_1_0
  To Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.879ns  (logic 1.691ns (58.745%)  route 1.188ns (41.255%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562     1.562    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X14Y15         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.478     2.040 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.188     3.228    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[6]
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.296     3.524 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     3.524    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.056 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.056    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.170 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     4.170    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.441 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     4.441    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X11Y22         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437     2.968    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X11Y22         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.853ns  (logic 0.456ns (24.613%)  route 1.397ns (75.387%))
  Logic Levels:           0  
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.620     1.620    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X3Y26          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     2.076 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=425, routed)         1.397     3.473    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X3Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     3.039    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.842ns  (logic 0.580ns (31.489%)  route 1.262ns (68.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.627     1.627    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X0Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=63, routed)          1.262     3.345    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_11
    SLICE_X4Y24          LUT5 (Prop_lut5_I2_O)        0.124     3.469 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     3.469    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X4Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.500     3.031    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.677ns  (logic 0.456ns (27.187%)  route 1.221ns (72.813%))
  Logic Levels:           0  
  Clock Path Skew:        1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.629     1.629    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X0Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     2.085 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          1.221     3.307    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X3Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     3.038    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X3Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.300ns  (logic 0.518ns (39.834%)  route 0.782ns (60.166%))
  Logic Levels:           0  
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.627     1.627    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X2Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/Q
                         net (fo=2, routed)           0.782     2.928    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Raw
    SLICE_X2Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     3.039    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X2Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.233ns  (logic 0.456ns (36.985%)  route 0.777ns (63.015%))
  Logic Levels:           0  
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.630     1.630    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     2.086 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/Q
                         net (fo=1, routed)           0.777     2.863    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[30]
    SLICE_X3Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.514     3.045    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.149ns  (logic 0.419ns (36.467%)  route 0.730ns (63.533%))
  Logic Levels:           0  
  Clock Path Skew:        1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.622     1.622    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.419     2.041 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.730     2.771    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr
    SLICE_X3Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     3.039    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.142ns  (logic 0.518ns (45.354%)  route 0.624ns (54.646%))
  Logic Levels:           0  
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.627     1.627    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X2Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     2.145 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/Q
                         net (fo=2, routed)           0.624     2.770    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[1]
    SLICE_X3Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.040    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.456ns (40.374%)  route 0.673ns (59.626%))
  Logic Levels:           0  
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.630     1.630    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     2.086 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.673     2.760    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[23]
    SLICE_X3Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.514     3.045    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.100ns  (logic 0.456ns (41.466%)  route 0.644ns (58.534%))
  Logic Levels:           0  
  Clock Path Skew:        1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.623     1.623    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     2.079 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.644     2.723    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[7]
    SLICE_X4Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.440     1.440    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.531 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.506     3.037    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.583     0.583    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y26          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     0.724 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/Q
                         net (fo=1, routed)           0.102     0.826    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X2Y26          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.851     1.621    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X2Y26          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.862%)  route 0.119ns (48.138%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.584     0.584    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.128     0.712 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/Q
                         net (fo=1, routed)           0.119     0.830    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1
    SLICE_X3Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.856     1.626    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.647%)  route 0.112ns (44.353%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.584     0.584    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     0.725 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.112     0.837    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[2]
    SLICE_X3Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.855     1.625    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.586     0.586    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.113     0.840    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[9]
    SLICE_X4Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.856     1.626    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.849%)  route 0.111ns (44.151%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.589     0.589    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/Q
                         net (fo=1, routed)           0.111     0.841    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[19]
    SLICE_X3Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.861     1.631    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.051%)  route 0.111ns (43.949%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.590     0.590    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y12          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.111     0.841    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[22]
    SLICE_X3Y12          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.862     1.632    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y12          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.647%)  route 0.112ns (44.353%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.589     0.589    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.112     0.842    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[18]
    SLICE_X3Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.861     1.631    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.586     0.586    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.116     0.842    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[10]
    SLICE_X4Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.856     1.626    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.586     0.586    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.116     0.842    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[8]
    SLICE_X4Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.854     1.624    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.586     0.586    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.116     0.843    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[15]
    SLICE_X3Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.742     0.742    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.771 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.857     1.627    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.560ns  (logic 0.124ns (4.843%)  route 2.436ns (95.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.570     1.570    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y29         LUT1 (Prop_lut1_I0_O)        0.124     1.694 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.867     2.560    Final_mb/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X11Y30         FDCE                                         f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440    19.564    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.560ns  (logic 0.124ns (4.843%)  route 2.436ns (95.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.570     1.570    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y29         LUT1 (Prop_lut1_I0_O)        0.124     1.694 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.867     2.560    Final_mb/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X11Y30         FDCE                                         f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440    19.564    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.560ns  (logic 0.124ns (4.843%)  route 2.436ns (95.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.570     1.570    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y29         LUT1 (Prop_lut1_I0_O)        0.124     1.694 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.867     2.560    Final_mb/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X11Y30         FDCE                                         f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440    19.564    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.560ns  (logic 0.124ns (4.843%)  route 2.436ns (95.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.570     1.570    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y29         LUT1 (Prop_lut1_I0_O)        0.124     1.694 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.867     2.560    Final_mb/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X11Y30         FDCE                                         f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440    19.564    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X11Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.423ns  (logic 0.124ns (5.118%)  route 2.299ns (94.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.570     1.570    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y29         LUT1 (Prop_lut1_I0_O)        0.124     1.694 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.729     2.423    Final_mb/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X12Y30         FDCE                                         f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439     2.897    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.423ns  (logic 0.124ns (5.118%)  route 2.299ns (94.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.570     1.570    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y29         LUT1 (Prop_lut1_I0_O)        0.124     1.694 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.729     2.423    Final_mb/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X12Y30         FDCE                                         f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439     2.897    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.423ns  (logic 0.124ns (5.118%)  route 2.299ns (94.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.570     1.570    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y29         LUT1 (Prop_lut1_I0_O)        0.124     1.694 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.729     2.423    Final_mb/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X12Y30         FDCE                                         f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439     2.897    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.423ns  (logic 0.124ns (5.118%)  route 2.299ns (94.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.570     1.570    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y29         LUT1 (Prop_lut1_I0_O)        0.124     1.694 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.729     2.423    Final_mb/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X12Y30         FDCE                                         f  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439     2.897    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.139ns  (logic 0.124ns (5.797%)  route 2.015ns (94.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.460     1.460    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124     1.584 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.555     2.139    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439     2.897    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.139ns  (logic 0.124ns (5.797%)  route 2.015ns (94.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.460     1.460    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124     1.584 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.555     2.139    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439     2.897    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.045ns (5.621%)  route 0.756ns (94.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.633     0.633    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X9Y29          LUT5 (Prop_lut5_I0_O)        0.045     0.678 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.122     0.801    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.824    18.220    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.045ns (5.621%)  route 0.756ns (94.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.633     0.633    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X9Y29          LUT5 (Prop_lut5_I0_O)        0.045     0.678 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.122     0.801    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.824    18.220    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.045ns (5.621%)  route 0.756ns (94.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.633     0.633    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X9Y29          LUT5 (Prop_lut5_I0_O)        0.045     0.678 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.122     0.801    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.824    18.220    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.045ns (5.568%)  route 0.763ns (94.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.647     0.647    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.692 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.116     0.808    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X10Y28         FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.824     1.553    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y28         FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.042ns (4.870%)  route 0.821ns (95.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.633     0.633    Final_mb/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X9Y29          LUT5 (Prop_lut5_I0_O)        0.042     0.675 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.187     0.863    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.555    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.042ns (4.870%)  route 0.821ns (95.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.633     0.633    Final_mb/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X9Y29          LUT5 (Prop_lut5_I0_O)        0.042     0.675 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.187     0.863    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.555    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.042ns (4.870%)  route 0.821ns (95.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.633     0.633    Final_mb/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X9Y29          LUT5 (Prop_lut5_I0_O)        0.042     0.675 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.187     0.863    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.555    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.042ns (4.870%)  route 0.821ns (95.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.633     0.633    Final_mb/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X9Y29          LUT5 (Prop_lut5_I0_O)        0.042     0.675 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.187     0.863    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.555    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.045ns (5.056%)  route 0.845ns (94.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.647     0.647    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.692 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.198     0.890    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.825     1.554    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.045ns (5.056%)  route 0.845ns (94.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.647     0.647    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.692 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.198     0.890    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.825     1.554    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.030ns  (logic 0.890ns (17.693%)  route 4.140ns (82.307%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.393    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.820     4.731    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124     4.855 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954     5.809    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124     5.933 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805     6.738    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.862 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.562     8.424    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X0Y14          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.514     2.972    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y14          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.873ns  (logic 0.890ns (18.262%)  route 3.983ns (81.738%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.393    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.820     4.731    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124     4.855 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954     5.809    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124     5.933 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805     6.738    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.862 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.405     8.267    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X3Y16          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512     2.970    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y16          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.770ns  (logic 0.890ns (18.660%)  route 3.880ns (81.340%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.393    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.820     4.731    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124     4.855 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954     5.809    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124     5.933 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805     6.738    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.862 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.301     8.163    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.513     2.971    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.770ns  (logic 0.890ns (18.660%)  route 3.880ns (81.340%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.393    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.820     4.731    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124     4.855 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954     5.809    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124     5.933 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805     6.738    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.862 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.301     8.163    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.513     2.971    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.770ns  (logic 0.890ns (18.660%)  route 3.880ns (81.340%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.393    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.820     4.731    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124     4.855 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954     5.809    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124     5.933 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805     6.738    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.862 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.301     8.163    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.513     2.971    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 0.890ns (18.863%)  route 3.828ns (81.138%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.393    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.820     4.731    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124     4.855 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954     5.809    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124     5.933 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805     6.738    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.862 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.250     8.112    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X0Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.514     2.972    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.580ns  (logic 0.890ns (19.431%)  route 3.690ns (80.569%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.393    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.820     4.731    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124     4.855 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954     5.809    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124     5.933 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805     6.738    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.862 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.112     7.974    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X2Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.513     2.971    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.446ns  (logic 0.890ns (20.020%)  route 3.556ns (79.980%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.393    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.820     4.731    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124     4.855 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954     5.809    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124     5.933 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.805     6.738    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.124     6.862 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.977     7.839    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X0Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.513     2.971    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.376ns  (logic 0.916ns (20.932%)  route 3.460ns (79.068%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.393    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.820     4.731    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124     4.855 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954     5.809    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124     5.933 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.800     6.733    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.150     6.883 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.886     7.769    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508     2.966    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.376ns  (logic 0.916ns (20.932%)  route 3.460ns (79.068%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.393    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.820     4.731    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124     4.855 f  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.954     5.809    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X3Y27          LUT4 (Prop_lut4_I1_O)        0.124     5.933 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.800     6.733    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.150     6.883 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.886     7.769    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508     2.966    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.225    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.389 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.112     1.501    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.555    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.148ns (52.007%)  route 0.137ns (47.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.224    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.148     1.372 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.137     1.509    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.825     1.554    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.281%)  route 0.122ns (42.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.224    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.388 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.122     1.511    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.825     1.554    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.225    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.389 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.123     1.512    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.555    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.225    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.389 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.124     1.514    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.555    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.225    Final_mb/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y29         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.389 r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.124     1.514    Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.555    Final_mb/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y30         FDCE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.921%)  route 0.147ns (51.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.225    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.366 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.147     1.514    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X10Y28         FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.824     1.553    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y28         FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.516%)  route 0.141ns (52.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.259    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y14          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.128     1.387 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.141     1.529    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X0Y14          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.590    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y14          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.151%)  route 0.129ns (47.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.259    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y14          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.400 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.129     1.530    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X0Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.589    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.912%)  route 0.189ns (56.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.224    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y28          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.148     1.372 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.189     1.561    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.825     1.554    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y29          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Final_mb_clk_wiz_1_0
  To Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.118ns  (logic 0.580ns (27.391%)  route 1.538ns (72.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.631     1.631    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     2.087 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.823     2.911    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.124     3.035 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.714     3.749    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X0Y14          FDCE                                         f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.514     2.972    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y14          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.921ns  (logic 0.606ns (31.554%)  route 1.315ns (68.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.626     1.626    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     2.082 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.615     2.698    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.150     2.848 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.699     3.547    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X2Y15          FDCE                                         f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.513     2.971    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.278ns  (logic 0.456ns (35.685%)  route 0.822ns (64.315%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.630     1.630    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y16          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     2.086 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.822     2.908    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X0Y15          FDCE                                         f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.513     2.971    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.985%)  route 0.558ns (55.015%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.629     1.629    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     2.085 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.558     2.643    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X3Y16          FDCE                                         f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512     2.970    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y16          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.937ns  (logic 0.456ns (48.683%)  route 0.481ns (51.317%))
  Logic Levels:           0  
  Clock Path Skew:        1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.624     1.624    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     2.080 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.481     2.561    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X1Y20          FDCE                                         f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508     2.966    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.937ns  (logic 0.456ns (48.683%)  route 0.481ns (51.317%))
  Logic Levels:           0  
  Clock Path Skew:        1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.624     1.624    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     2.080 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.481     2.561    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X1Y20          FDCE                                         f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508     2.966    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.665%)  route 0.175ns (55.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.585     0.585    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.726 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.175     0.900    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X1Y20          FDCE                                         f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.855     1.584    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.665%)  route 0.175ns (55.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.585     0.585    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.726 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.175     0.900    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X1Y20          FDCE                                         f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.855     1.584    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.164%)  route 0.186ns (56.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.589     0.589    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.730 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.186     0.915    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X3Y16          FDCE                                         f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.588    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y16          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.051%)  route 0.422ns (74.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.590     0.590    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y16          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.731 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.422     1.152    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X0Y15          FDCE                                         f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.589    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.189ns (31.369%)  route 0.414ns (68.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.587     0.587    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.728 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=6, routed)           0.168     0.896    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.048     0.944 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.245     1.189    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X2Y15          FDCE                                         f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.589    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.686%)  route 0.441ns (70.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.588     0.588    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.729 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.179     0.907    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.952 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.262     1.214    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X0Y14          FDCE                                         f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.590    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y14          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Final_mb_clk_wiz_1_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.337ns  (logic 1.440ns (15.428%)  route 7.896ns (84.572%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=251, routed)         7.896     9.213    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.124     9.337 r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     9.337    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X4Y26          FDRE                                         r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.502     1.502    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y26          FDRE                                         r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            Final_mb/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.084ns  (logic 1.494ns (24.550%)  route 4.590ns (75.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           4.590     6.084    Final_mb/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X35Y2          FDRE                                         r  Final_mb/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.445     1.445    Final_mb/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y2          FDRE                                         r  Final_mb/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            Final_mb/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.381ns  (logic 1.438ns (42.530%)  route 1.943ns (57.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.943     3.381    Final_mb/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X30Y2          FDRE                                         r  Final_mb/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.446     1.446    Final_mb/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  Final_mb/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            Final_mb/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.206ns (18.746%)  route 0.894ns (81.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.894     1.101    Final_mb/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X30Y2          FDRE                                         r  Final_mb/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.833     0.833    Final_mb/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  Final_mb/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            Final_mb/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.261ns (11.534%)  route 2.004ns (88.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.004     2.266    Final_mb/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X35Y2          FDRE                                         r  Final_mb/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.832     0.832    Final_mb/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y2          FDRE                                         r  Final_mb/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.088ns  (logic 0.439ns (10.728%)  route 3.649ns (89.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=251, routed)         3.649     4.043    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.045     4.088 r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.088    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X4Y26          FDRE                                         r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.849     0.849    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y26          FDRE                                         r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_Final_mb_clk_wiz_1_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.950ns  (logic 3.054ns (61.697%)  route 1.896ns (38.303%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.631     3.403    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X6Y12          SRLC16E                                      r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.628     5.031 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.999     6.030    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_6
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.552 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.552    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.666 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.666    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.959 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.431     7.390    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.373     7.763 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.466     8.229    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.353 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.353    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X0Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.511     1.511    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X0Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.898ns  (logic 2.930ns (59.823%)  route 1.968ns (40.177%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.631     3.403    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X6Y12          SRLC16E                                      r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.628     5.031 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.999     6.030    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_6
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.552 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.552    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.666 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.666    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.959 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.431     7.390    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.373     7.763 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.538     8.301    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X0Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.508     1.508    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X0Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.719ns  (logic 2.930ns (62.084%)  route 1.789ns (37.916%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.631     3.403    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X6Y12          SRLC16E                                      r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.628     5.031 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.999     6.030    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_6
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.552 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.552    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.666 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.666    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.959 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.431     7.390    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.373     7.763 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.360     8.123    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X0Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.509     1.509    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X0Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.556ns  (logic 2.557ns (71.902%)  route 0.999ns (28.098%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -1.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.631     3.403    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X6Y12          SRLC16E                                      r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.628     5.031 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.999     6.030    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_6
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.552 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.552    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.666 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.666    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.959 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.959    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X3Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.511     1.511    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X3Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.690ns  (logic 0.744ns (27.659%)  route 1.946ns (72.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.338    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y11          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     3.757 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           1.082     4.839    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.325     5.164 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.864     6.028    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Y[0]
    SLICE_X6Y15          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.511     1.511    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Clk
    SLICE_X6Y15          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.578ns  (logic 0.608ns (23.582%)  route 1.970ns (76.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.635     3.407    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y11          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     3.863 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           1.109     4.973    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X3Y11          LUT5 (Prop_lut5_I1_O)        0.152     5.125 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.861     5.985    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Y[0]
    SLICE_X8Y11          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.447     1.447    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Clk
    SLICE_X8Y11          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.474ns  (logic 0.804ns (32.496%)  route 1.670ns (67.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.632     3.404    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y11          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.478     3.882 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           1.034     4.916    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y13          LUT5 (Prop_lut5_I1_O)        0.326     5.242 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.636     5.878    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Y[0]
    SLICE_X10Y17         SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.443     1.443    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Clk
    SLICE_X10Y17         SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.446ns  (logic 0.610ns (24.939%)  route 1.836ns (75.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.632     3.404    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y11          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     3.860 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           1.133     4.994    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X5Y15          LUT5 (Prop_lut5_I1_O)        0.154     5.148 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.703     5.850    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Y[0]
    SLICE_X8Y13          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.445     1.445    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Clk
    SLICE_X8Y13          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.414ns  (logic 0.606ns (25.107%)  route 1.808ns (74.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.635     3.407    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y11          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     3.863 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           1.096     4.959    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.150     5.109 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.711     5.821    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Y[0]
    SLICE_X8Y11          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.447     1.447    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Clk
    SLICE_X8Y11          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.405ns  (logic 0.608ns (25.280%)  route 1.797ns (74.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.676     1.676    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.772 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.632     3.404    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y11          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     3.860 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           0.948     4.808    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.152     4.960 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.849     5.809    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Y[0]
    SLICE_X8Y11          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.447     1.447    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Clk
    SLICE_X8Y11          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.982%)  route 0.172ns (55.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.583     1.251    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y23          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.392 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.172     1.565    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X0Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.854     0.854    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X0Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.936%)  route 0.164ns (50.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.583     1.251    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X2Y26          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.415 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.164     1.580    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X1Y26          FDCE                                         f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.851     0.851    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y26          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.607%)  route 0.244ns (63.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.592     1.260    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y12          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.401 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.244     1.646    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X0Y16          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.859     0.859    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X0Y16          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.839%)  route 0.247ns (54.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.259    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y11          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164     1.423 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.137     1.561    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.606 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.110     1.715    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Y[0]
    SLICE_X6Y10          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.862     0.862    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Clk
    SLICE_X6Y10          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.742%)  route 0.248ns (54.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.259    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y11          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164     1.423 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.135     1.559    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.604 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.113     1.716    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Y[0]
    SLICE_X6Y10          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.862     0.862    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Clk
    SLICE_X6Y10          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.226ns (42.195%)  route 0.310ns (57.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.261    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y11          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.128     1.389 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.138     1.528    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.098     1.626 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.171     1.797    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Y[0]
    SLICE_X2Y10          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.864     0.864    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Clk
    SLICE_X2Y10          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.184ns (30.419%)  route 0.421ns (69.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.232    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X11Y11         FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           0.219     1.593    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X11Y11         LUT5 (Prop_lut5_I1_O)        0.043     1.636 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.202     1.837    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Y[0]
    SLICE_X10Y11         SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.834     0.834    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Clk
    SLICE_X10Y11         SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.497%)  route 0.424ns (69.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.232    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y11          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.373 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.252     1.626    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.671 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.171     1.842    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Y[0]
    SLICE_X8Y11          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.834     0.834    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Clk
    SLICE_X8Y11          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.458%)  route 0.425ns (69.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.232    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y11          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.373 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.308     1.682    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.727 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.116     1.843    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Y[0]
    SLICE_X8Y11          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.834     0.834    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Clk
    SLICE_X8Y11          SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.464%)  route 0.445ns (70.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.643     0.643    Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.669 r  Final_mb/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.232    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y11          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.373 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.277     1.651    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.696 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.168     1.864    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Y[0]
    SLICE_X10Y11         SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.834     0.834    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Clk
    SLICE_X10Y11         SRL16E                                       r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_Final_mb_clk_wiz_1_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.431ns  (logic 0.580ns (40.544%)  route 0.851ns (59.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.618     3.310    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     3.766 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.851     4.616    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.124     4.740 r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.740    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X4Y26          FDRE                                         r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.502     1.502    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y26          FDRE                                         r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.702ns  (logic 1.014ns (27.394%)  route 2.688ns (72.606%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626     3.318    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     3.836 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.932     4.768    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.892 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.591     5.483    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X6Y20          LUT5 (Prop_lut5_I1_O)        0.124     5.607 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.698     6.305    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.429 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.466     6.895    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     7.019    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X0Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.511     1.511    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X0Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.649ns  (logic 0.890ns (24.388%)  route 2.759ns (75.612%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626     3.318    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     3.836 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.932     4.768    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.892 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.591     5.483    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X6Y20          LUT5 (Prop_lut5_I1_O)        0.124     5.607 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.698     6.305    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.429 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.538     6.967    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X0Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.508     1.508    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X0Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.471ns  (logic 0.890ns (25.641%)  route 2.581ns (74.359%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626     3.318    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     3.836 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.932     4.768    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.892 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.591     5.483    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X6Y20          LUT5 (Prop_lut5_I1_O)        0.124     5.607 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.698     6.305    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.429 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.360     6.789    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X0Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.509     1.509    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X0Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.062ns  (logic 0.890ns (29.068%)  route 2.172ns (70.932%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626     3.318    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     3.836 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.932     4.768    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.892 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.591     5.483    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X6Y20          LUT5 (Prop_lut5_I1_O)        0.124     5.607 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.649     6.256    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X3Y24          LUT3 (Prop_lut3_I2_O)        0.124     6.380 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     6.380    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X3Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.502     1.502    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X3Y24          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.253ns  (logic 0.608ns (26.987%)  route 1.645ns (73.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.631     3.323    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     3.779 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.103     4.882    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.152     5.034 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85/O
                         net (fo=1, routed)           0.542     5.576    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0
    SLICE_X0Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.511     1.511    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X0Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.209ns  (logic 0.580ns (26.252%)  route 1.629ns (73.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.631     3.323    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     3.779 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.103     4.882    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     5.006 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.527     5.532    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X0Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.509     1.509    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X0Y18          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.069ns  (logic 1.443ns (69.750%)  route 0.626ns (30.250%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -1.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.631     3.323    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     3.779 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.626     4.405    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.985 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.985    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.099 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.099    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.392 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.392    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X3Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.511     1.511    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X3Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.949ns  (logic 0.580ns (29.756%)  route 1.369ns (70.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.631     3.323    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     3.779 f  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.744     4.523    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     4.647 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.625     5.272    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X0Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.508     1.508    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X0Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.196ns  (logic 0.456ns (38.128%)  route 0.740ns (61.872%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625     3.317    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.456     3.773 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.740     4.513    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X0Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.508     1.508    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X0Y20          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.233%)  route 0.314ns (62.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.209    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.350 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.314     1.664    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.045     1.709 r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.709    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X4Y26          FDRE                                         r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.849     0.849    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y26          FDRE                                         r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.217    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.358 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.109     1.467    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X1Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.861     0.861    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X1Y13          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.906%)  route 0.147ns (51.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.216    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y16          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.357 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.147     1.504    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X1Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.858     0.858    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X1Y17          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.134%)  route 0.152ns (51.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.586     1.212    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y20          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.353 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.152     1.505    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X0Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.854     0.854    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X0Y21          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.217    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.358 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.110     1.468    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X2Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.513 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.513    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.859     0.859    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X2Y16          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.286%)  route 0.164ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.217    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y14          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.358 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.164     1.522    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X1Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.860     0.860    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X1Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.184%)  route 0.192ns (50.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.217    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.358 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.192     1.550    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X2Y16          LUT4 (Prop_lut4_I0_O)        0.045     1.595 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.595    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.859     0.859    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X2Y16          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.337%)  route 0.214ns (56.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.217    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.381 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.214     1.595    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X1Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.856     0.856    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X1Y19          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.100%)  route 0.209ns (52.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.209    Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y27          FDRE                                         r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.350 r  Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.209     1.559    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X3Y26          LUT2 (Prop_lut2_I1_O)        0.045     1.604 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.604    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X3Y26          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.851     0.851    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X3Y26          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.987%)  route 0.329ns (70.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.217    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X0Y15          FDCE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.358 r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.329     1.687    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X1Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.860     0.860    Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X1Y15          FDRE                                         r  Final_mb/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Final_mb_clk_wiz_1_0
  To Clock:  clk_out1_Final_mb_clk_wiz_1_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.635     1.635    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y6           RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.979 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     2.979    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X6Y6           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.517     1.517    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y6           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.635     1.635    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y6           RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     2.978 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     2.978    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X6Y6           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.517     1.517    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y6           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.635     1.635    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y6           RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.971 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     2.971    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X6Y6           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.517     1.517    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y6           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.635     1.635    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X6Y5           RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.971 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     2.971    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X6Y5           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.517     1.517    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y5           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.317ns  (logic 1.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.635     1.635    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y6           RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.952 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     2.952    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X6Y6           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.517     1.517    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y6           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 1.314ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.635     1.635    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y6           RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     2.949 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     2.949    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X6Y6           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.517     1.517    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y6           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 1.314ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.635     1.635    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X6Y5           RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     2.949 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     2.949    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X6Y5           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.517     1.517    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y5           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.309ns  (logic 1.309ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.635     1.635    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y6           RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     2.944 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000     2.944    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X6Y6           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.517     1.517    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y6           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.569     1.569    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.913 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     2.913    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X10Y4          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.451     1.451    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y4          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.569     1.569    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     2.912 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     2.912    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X10Y4          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.451     1.451    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y4          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.706%)  route 0.143ns (50.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.567     0.567    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X9Y0           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.143     0.850    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X9Y0           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.837     0.837    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X9Y0           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.695%)  route 0.143ns (50.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.594     0.594    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X5Y1           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.143     0.877    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X5Y1           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.865     0.865    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X5Y1           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.038%)  route 0.179ns (55.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.567     0.567    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X9Y1           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.179     0.887    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X9Y1           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.837     0.837    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X9Y1           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.596     0.596    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X2Y1           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     0.760 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.181     0.941    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X2Y1           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.867     0.867    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X2Y1           FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.566     0.566    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.952 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.952    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X10Y4          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.836     0.836    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y4          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.566     0.566    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X10Y3          RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.952 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     0.952    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X10Y3          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.836     0.836    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y3          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.566     0.566    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     0.954 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     0.954    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X10Y4          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.836     0.836    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y4          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.566     0.566    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.956 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     0.956    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X10Y4          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.836     0.836    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y4          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.566     0.566    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X10Y3          RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.956 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     0.956    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X10Y3          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.836     0.836    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y3          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.566     0.566    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     0.960 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     0.960    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X10Y4          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.836     0.836    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y4          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bomb2/Bomb_Y_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.983ns  (logic 5.203ns (32.551%)  route 10.780ns (67.449%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         LDCE                         0.000     0.000 r  bomb2/Bomb_Y_reg[6]/G
    SLICE_X47Y63         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  bomb2/Bomb_Y_reg[6]/Q
                         net (fo=70, routed)          3.607     4.166    vga/addra_bomb_wave_reg[11]_i_26__0_1[2]
    SLICE_X46Y73         LUT4 (Prop_lut4_I1_O)        0.124     4.290 r  vga/addra_bomb_wave_reg[11]_i_120__0/O
                         net (fo=1, routed)           0.000     4.290    vga/addra_bomb_wave_reg[11]_i_120__0_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.823 r  vga/addra_bomb_wave_reg[11]_i_56__0/CO[3]
                         net (fo=1, routed)           0.000     4.823    vga/addra_bomb_wave_reg[11]_i_56__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.980 r  vga/addra_bomb_wave_reg[11]_i_25__0/CO[1]
                         net (fo=3, routed)           1.244     6.224    vga/vc_reg[8]_6[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I1_O)        0.332     6.556 r  vga/addra_bomb_wave_reg[11]_i_31__0/O
                         net (fo=1, routed)           0.421     6.977    vga/addra_bomb_wave_reg[11]_i_31__0_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  vga/addra_bomb_wave_reg[11]_i_10__0/O
                         net (fo=16, routed)          1.207     8.308    bomb2/show_bomb2_left
    SLICE_X48Y76         LUT4 (Prop_lut4_I1_O)        0.150     8.458 r  bomb2/nolabel_line517_i_1/O
                         net (fo=39, routed)          1.160     9.618    bomb2/addra_bomb_wave_reg[11]_i_9__0_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.326     9.944 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           3.142    13.085    hex_segB_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         2.898    15.983 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.983    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomb2/Bomb_Y_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.643ns  (logic 5.206ns (33.281%)  route 10.437ns (66.719%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         LDCE                         0.000     0.000 r  bomb2/Bomb_Y_reg[6]/G
    SLICE_X47Y63         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  bomb2/Bomb_Y_reg[6]/Q
                         net (fo=70, routed)          3.607     4.166    vga/addra_bomb_wave_reg[11]_i_26__0_1[2]
    SLICE_X46Y73         LUT4 (Prop_lut4_I1_O)        0.124     4.290 r  vga/addra_bomb_wave_reg[11]_i_120__0/O
                         net (fo=1, routed)           0.000     4.290    vga/addra_bomb_wave_reg[11]_i_120__0_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.823 r  vga/addra_bomb_wave_reg[11]_i_56__0/CO[3]
                         net (fo=1, routed)           0.000     4.823    vga/addra_bomb_wave_reg[11]_i_56__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.980 r  vga/addra_bomb_wave_reg[11]_i_25__0/CO[1]
                         net (fo=3, routed)           1.244     6.224    vga/vc_reg[8]_6[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I1_O)        0.332     6.556 r  vga/addra_bomb_wave_reg[11]_i_31__0/O
                         net (fo=1, routed)           0.421     6.977    vga/addra_bomb_wave_reg[11]_i_31__0_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  vga/addra_bomb_wave_reg[11]_i_10__0/O
                         net (fo=16, routed)          1.207     8.308    bomb2/show_bomb2_left
    SLICE_X48Y76         LUT4 (Prop_lut4_I1_O)        0.150     8.458 r  bomb2/nolabel_line517_i_1/O
                         net (fo=39, routed)          1.160     9.618    bomb2/addra_bomb_wave_reg[11]_i_9__0_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.326     9.944 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.798    12.742    hex_segB_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         2.901    15.643 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.643    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomb2/Bomb_Y_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.157ns  (logic 5.223ns (34.463%)  route 9.933ns (65.537%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         LDCE                         0.000     0.000 r  bomb2/Bomb_Y_reg[6]/G
    SLICE_X47Y63         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  bomb2/Bomb_Y_reg[6]/Q
                         net (fo=70, routed)          3.607     4.166    vga/addra_bomb_wave_reg[11]_i_26__0_1[2]
    SLICE_X46Y73         LUT4 (Prop_lut4_I1_O)        0.124     4.290 r  vga/addra_bomb_wave_reg[11]_i_120__0/O
                         net (fo=1, routed)           0.000     4.290    vga/addra_bomb_wave_reg[11]_i_120__0_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.823 r  vga/addra_bomb_wave_reg[11]_i_56__0/CO[3]
                         net (fo=1, routed)           0.000     4.823    vga/addra_bomb_wave_reg[11]_i_56__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.980 r  vga/addra_bomb_wave_reg[11]_i_25__0/CO[1]
                         net (fo=3, routed)           1.244     6.224    vga/vc_reg[8]_6[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I1_O)        0.332     6.556 r  vga/addra_bomb_wave_reg[11]_i_31__0/O
                         net (fo=1, routed)           0.421     6.977    vga/addra_bomb_wave_reg[11]_i_31__0_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  vga/addra_bomb_wave_reg[11]_i_10__0/O
                         net (fo=16, routed)          1.207     8.308    bomb2/show_bomb2_left
    SLICE_X48Y76         LUT4 (Prop_lut4_I1_O)        0.150     8.458 r  bomb2/nolabel_line517_i_1/O
                         net (fo=39, routed)          1.160     9.618    bomb2/addra_bomb_wave_reg[11]_i_9__0_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.326     9.944 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.294    12.238    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    15.157 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.157    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line437/player1_dead_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            player1/PlayerY_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.054ns  (logic 3.944ns (26.200%)  route 11.110ns (73.800%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT2=1 LUT4=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE                         0.000     0.000 r  nolabel_line437/player1_dead_reg/C
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line437/player1_dead_reg/Q
                         net (fo=79, routed)          2.573     3.029    nolabel_line437/player1_dead
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     3.153 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     3.988    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.112 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     4.951    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     5.101 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863     5.964    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326     6.290 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000     6.290    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.840 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.840    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.174 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196     8.370    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329     8.699 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808     9.506    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.093 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.093    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    11.259    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    11.616 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    12.435    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    12.761 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    13.869    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          1.061    15.054    player1/PlayerX[9]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  player1/PlayerY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line437/player1_dead_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            player1/PlayerY_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.054ns  (logic 3.944ns (26.200%)  route 11.110ns (73.800%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT2=1 LUT4=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE                         0.000     0.000 r  nolabel_line437/player1_dead_reg/C
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line437/player1_dead_reg/Q
                         net (fo=79, routed)          2.573     3.029    nolabel_line437/player1_dead
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     3.153 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     3.988    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.112 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     4.951    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     5.101 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863     5.964    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326     6.290 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000     6.290    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.840 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.840    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.174 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196     8.370    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329     8.699 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808     9.506    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.093 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.093    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    11.259    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    11.616 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    12.435    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    12.761 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    13.869    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          1.061    15.054    player1/PlayerX[9]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  player1/PlayerY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line437/player1_dead_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            player1/PlayerY_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.054ns  (logic 3.944ns (26.200%)  route 11.110ns (73.800%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT2=1 LUT4=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE                         0.000     0.000 r  nolabel_line437/player1_dead_reg/C
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line437/player1_dead_reg/Q
                         net (fo=79, routed)          2.573     3.029    nolabel_line437/player1_dead
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     3.153 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     3.988    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.112 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     4.951    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     5.101 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863     5.964    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326     6.290 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000     6.290    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.840 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.840    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.174 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196     8.370    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329     8.699 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808     9.506    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.093 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.093    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    11.259    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    11.616 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    12.435    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    12.761 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    13.869    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          1.061    15.054    player1/PlayerX[9]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  player1/PlayerY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomb2/Bomb_Y_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.995ns  (logic 5.220ns (34.810%)  route 9.775ns (65.190%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         LDCE                         0.000     0.000 r  bomb2/Bomb_Y_reg[6]/G
    SLICE_X47Y63         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  bomb2/Bomb_Y_reg[6]/Q
                         net (fo=70, routed)          3.607     4.166    vga/addra_bomb_wave_reg[11]_i_26__0_1[2]
    SLICE_X46Y73         LUT4 (Prop_lut4_I1_O)        0.124     4.290 r  vga/addra_bomb_wave_reg[11]_i_120__0/O
                         net (fo=1, routed)           0.000     4.290    vga/addra_bomb_wave_reg[11]_i_120__0_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.823 r  vga/addra_bomb_wave_reg[11]_i_56__0/CO[3]
                         net (fo=1, routed)           0.000     4.823    vga/addra_bomb_wave_reg[11]_i_56__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.980 r  vga/addra_bomb_wave_reg[11]_i_25__0/CO[1]
                         net (fo=3, routed)           1.244     6.224    vga/vc_reg[8]_6[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I1_O)        0.332     6.556 r  vga/addra_bomb_wave_reg[11]_i_31__0/O
                         net (fo=1, routed)           0.421     6.977    vga/addra_bomb_wave_reg[11]_i_31__0_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.101 r  vga/addra_bomb_wave_reg[11]_i_10__0/O
                         net (fo=16, routed)          1.207     8.308    bomb2/show_bomb2_left
    SLICE_X48Y76         LUT4 (Prop_lut4_I1_O)        0.150     8.458 r  bomb2/nolabel_line517_i_1/O
                         net (fo=39, routed)          1.160     9.618    bomb2/addra_bomb_wave_reg[11]_i_9__0_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.326     9.944 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.136    12.080    hex_segB_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         2.915    14.995 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.995    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line437/player1_dead_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            player1/PlayerY_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.864ns  (logic 3.944ns (26.533%)  route 10.920ns (73.467%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT2=1 LUT4=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE                         0.000     0.000 r  nolabel_line437/player1_dead_reg/C
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line437/player1_dead_reg/Q
                         net (fo=79, routed)          2.573     3.029    nolabel_line437/player1_dead
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     3.153 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     3.988    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.112 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     4.951    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     5.101 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863     5.964    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326     6.290 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000     6.290    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.840 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.840    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.174 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196     8.370    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329     8.699 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808     9.506    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.093 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.093    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    11.259    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    11.616 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    12.435    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    12.761 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    13.869    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          0.872    14.864    player1/PlayerX[9]_i_1_n_0
    SLICE_X40Y55         FDCE                                         r  player1/PlayerY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line437/player1_dead_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            player1/PlayerY_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.864ns  (logic 3.944ns (26.533%)  route 10.920ns (73.467%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT2=1 LUT4=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE                         0.000     0.000 r  nolabel_line437/player1_dead_reg/C
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line437/player1_dead_reg/Q
                         net (fo=79, routed)          2.573     3.029    nolabel_line437/player1_dead
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     3.153 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     3.988    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.112 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     4.951    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     5.101 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863     5.964    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326     6.290 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000     6.290    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.840 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.840    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.174 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196     8.370    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329     8.699 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808     9.506    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.093 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.093    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    11.259    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    11.616 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    12.435    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    12.761 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    13.869    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          0.872    14.864    player1/PlayerX[9]_i_1_n_0
    SLICE_X40Y55         FDCE                                         r  player1/PlayerY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line437/player1_dead_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            player1/PlayerX_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.617ns  (logic 3.944ns (26.983%)  route 10.673ns (73.017%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT2=1 LUT4=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE                         0.000     0.000 r  nolabel_line437/player1_dead_reg/C
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line437/player1_dead_reg/Q
                         net (fo=79, routed)          2.573     3.029    nolabel_line437/player1_dead
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     3.153 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     3.988    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.112 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     4.951    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     5.101 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863     5.964    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326     6.290 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000     6.290    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.840 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.840    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.174 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196     8.370    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329     8.699 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808     9.506    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.093 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.093    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    11.259    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    11.616 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    12.435    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    12.761 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    13.869    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          0.624    14.617    player1/PlayerX[9]_i_1_n_0
    SLICE_X38Y57         FDCE                                         r  player1/PlayerX_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bomb1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bomb1/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE                         0.000     0.000 r  bomb1/FSM_onehot_state_reg[4]/C
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bomb1/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.123     0.264    bomb1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X46Y61         FDRE                                         r  bomb1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomb2/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bomb2/FSM_onehot_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE                         0.000     0.000 r  bomb2/FSM_onehot_state_reg[7]/C
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bomb2/FSM_onehot_state_reg[7]/Q
                         net (fo=2, routed)           0.119     0.267    bomb2/FSM_onehot_state_reg_n_0_[7]
    SLICE_X54Y67         FDRE                                         r  bomb2/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomb1/FSM_onehot_state_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bomb1/FSM_onehot_state_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.835%)  route 0.145ns (53.165%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  bomb1/FSM_onehot_state_reg[13]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bomb1/FSM_onehot_state_reg[13]/Q
                         net (fo=4, routed)           0.145     0.273    bomb1/FSM_onehot_state_reg_n_0_[13]
    SLICE_X47Y60         FDRE                                         r  bomb1/FSM_onehot_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomb2/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bomb2/FSM_onehot_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE                         0.000     0.000 r  bomb2/FSM_onehot_state_reg[6]/C
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bomb2/FSM_onehot_state_reg[6]/Q
                         net (fo=2, routed)           0.112     0.276    bomb2/FSM_onehot_state_reg_n_0_[6]
    SLICE_X54Y67         FDRE                                         r  bomb2/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomb1/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bomb1/bomb_exp_ctr_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE                         0.000     0.000 r  bomb1/FSM_onehot_state_reg[11]/C
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bomb1/FSM_onehot_state_reg[11]/Q
                         net (fo=5, routed)           0.112     0.276    bomb1/FSM_onehot_state_reg_n_0_[11]
    SLICE_X45Y60         LDCE                                         r  bomb1/bomb_exp_ctr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomb1/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bomb1/FSM_onehot_state_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE                         0.000     0.000 r  bomb1/FSM_onehot_state_reg[12]/C
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bomb1/FSM_onehot_state_reg[12]/Q
                         net (fo=4, routed)           0.124     0.288    bomb1/FSM_onehot_state_reg_n_0_[12]
    SLICE_X47Y60         FDRE                                         r  bomb1/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomb2/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bomb2/bomb_exp_ctr_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.665%)  route 0.155ns (52.335%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE                         0.000     0.000 r  bomb2/FSM_onehot_state_reg[11]/C
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bomb2/FSM_onehot_state_reg[11]/Q
                         net (fo=5, routed)           0.155     0.296    bomb2/FSM_onehot_state_reg_n_0_[11]
    SLICE_X48Y67         LDCE                                         r  bomb2/bomb_exp_ctr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomb2/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bomb2/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE                         0.000     0.000 r  bomb2/FSM_onehot_state_reg[2]/C
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bomb2/FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.143     0.307    bomb2/FSM_onehot_state_reg_n_0_[2]
    SLICE_X54Y67         FDRE                                         r  bomb2/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bomb2/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bomb2/FSM_onehot_state_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.453%)  route 0.169ns (54.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE                         0.000     0.000 r  bomb2/FSM_onehot_state_reg[10]/C
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bomb2/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.169     0.310    bomb2/FSM_onehot_state_reg_n_0_[10]
    SLICE_X51Y67         FDRE                                         r  bomb2/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 new_CLK_bomb/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            new_CLK_bomb/ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE                         0.000     0.000 r  new_CLK_bomb/ctr_reg[0]/C
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  new_CLK_bomb/ctr_reg[0]/Q
                         net (fo=8, routed)           0.127     0.291    new_CLK_bomb/ctr_reg_n_0_[0]
    SLICE_X11Y42         LUT5 (Prop_lut5_I1_O)        0.045     0.336 r  new_CLK_bomb/ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.336    new_CLK_bomb/ctr[4]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  new_CLK_bomb/ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio/pre_set_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftsound
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.764ns  (logic 5.110ns (47.475%)  route 5.654ns (52.525%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.560     5.068    audio/Clk
    SLICE_X38Y36         FDCE                                         r  audio/pre_set_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  audio/pre_set_reg[15]/Q
                         net (fo=8, routed)           1.416     7.002    audio/pre_set[15]
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.126 r  audio/leftsound_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     7.126    audio/leftsound_OBUF_inst_i_10_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.524 r  audio/leftsound_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.524    audio/leftsound_OBUF_inst_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.795 r  audio/leftsound_OBUF_inst_i_1/CO[0]
                         net (fo=1, routed)           4.238    12.033    leftsound_OBUF
    B13                  OBUF (Prop_obuf_I_O)         3.799    15.832 r  leftsound_OBUF_inst/O
                         net (fo=0)                   0.000    15.832    leftsound
    B13                                                               r  leftsound (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_1/cnt0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightsound
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.818ns  (logic 5.277ns (53.745%)  route 4.541ns (46.255%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.552     5.060    audio_1/Clk
    SLICE_X37Y57         FDCE                                         r  audio_1/cnt0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDCE (Prop_fdce_C_Q)         0.456     5.516 r  audio_1/cnt0_reg[2]/Q
                         net (fo=4, routed)           0.950     6.466    audio_1/cnt0_reg[2]
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.590 r  audio_1/rightsound_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     6.590    audio_1/rightsound_OBUF_inst_i_19_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.123 r  audio_1/rightsound_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.123    audio_1/rightsound_OBUF_inst_i_4_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  audio_1/rightsound_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.240    audio_1/rightsound_OBUF_inst_i_2_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.494 r  audio_1/rightsound_OBUF_inst_i_1/CO[0]
                         net (fo=1, routed)           3.591    11.085    rightsound_OBUF
    B14                  OBUF (Prop_obuf_I_O)         3.793    14.878 r  rightsound_OBUF_inst/O
                         net (fo=0)                   0.000    14.878    rightsound
    B14                                                               r  rightsound (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.546ns  (logic 3.664ns (42.869%)  route 4.882ns (57.131%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.541     5.049    HexB/Clk
    SLICE_X52Y73         FDRE                                         r  HexB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  HexB/counter_reg[16]/Q
                         net (fo=7, routed)           0.964     6.531    bomb2/p_0_in[1]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.655 r  bomb2/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.776     7.432    bomb2/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.556 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           3.142    10.697    hex_segB_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         2.898    13.595 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.595    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 3.667ns (44.689%)  route 4.539ns (55.311%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.541     5.049    HexB/Clk
    SLICE_X52Y73         FDRE                                         r  HexB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  HexB/counter_reg[16]/Q
                         net (fo=7, routed)           0.964     6.531    bomb2/p_0_in[1]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.655 r  bomb2/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.776     7.432    bomb2/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.556 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.798    10.354    hex_segB_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         2.901    13.255 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.255    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.874ns  (logic 3.549ns (45.077%)  route 4.324ns (54.923%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.546     5.054    HexA/Clk
    SLICE_X56Y79         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  HexA/counter_reg[16]/Q
                         net (fo=12, routed)          1.799     7.371    HexA/p_0_in[1]
    SLICE_X58Y75         LUT3 (Prop_lut3_I0_O)        0.124     7.495 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.525    10.020    hex_gridA_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         2.907    12.928 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.928    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 3.542ns (45.105%)  route 4.311ns (54.895%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.546     5.054    HexA/Clk
    SLICE_X56Y79         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  HexA/counter_reg[16]/Q
                         net (fo=12, routed)          1.649     7.221    HexA/p_0_in[1]
    SLICE_X60Y76         LUT3 (Prop_lut3_I2_O)        0.124     7.345 r  HexA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.663    10.007    hex_gridA_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    12.908 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.908    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 3.772ns (48.164%)  route 4.059ns (51.836%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.546     5.054    HexA/Clk
    SLICE_X56Y79         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  HexA/counter_reg[16]/Q
                         net (fo=12, routed)          1.799     7.371    nolabel_line437/p_0_in[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I2_O)        0.152     7.523 r  nolabel_line437/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.260     9.783    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.102    12.885 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.885    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.720ns  (logic 3.684ns (47.728%)  route 4.035ns (52.272%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.541     5.049    HexB/Clk
    SLICE_X52Y73         FDRE                                         r  HexB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  HexB/counter_reg[16]/Q
                         net (fo=7, routed)           0.964     6.531    bomb2/p_0_in[1]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.655 r  bomb2/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.776     7.432    bomb2/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.556 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.294     9.850    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    12.769 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.769    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.558ns  (logic 3.681ns (48.701%)  route 3.877ns (51.299%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.541     5.049    HexB/Clk
    SLICE_X52Y73         FDRE                                         r  HexB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.518     5.567 r  HexB/counter_reg[16]/Q
                         net (fo=7, routed)           0.964     6.531    bomb2/p_0_in[1]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.655 r  bomb2/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.776     7.432    bomb2/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.556 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.136     9.692    hex_segB_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         2.915    12.606 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.606    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 3.782ns (50.505%)  route 3.707ns (49.495%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.546     5.054    HexA/Clk
    SLICE_X56Y79         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  HexA/counter_reg[16]/Q
                         net (fo=12, routed)          1.649     7.221    HexA/p_0_in[1]
    SLICE_X60Y76         LUT5 (Prop_lut5_I3_O)        0.146     7.367 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.058     9.425    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.118    12.543 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.543    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.384ns (62.928%)  route 0.816ns (37.072%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.556     1.424    HexA/Clk
    SLICE_X56Y78         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  HexA/counter_reg[15]/Q
                         net (fo=12, routed)          0.397     1.985    HexA/p_0_in[0]
    SLICE_X60Y79         LUT3 (Prop_lut3_I1_O)        0.045     2.030 r  HexA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.449    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     3.624 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.624    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.382ns (62.153%)  route 0.842ns (37.847%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.557     1.425    HexA/Clk
    SLICE_X56Y79         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.164     1.589 r  HexA/counter_reg[16]/Q
                         net (fo=12, routed)          0.297     1.887    nolabel_line437/p_0_in[1]
    SLICE_X58Y77         LUT5 (Prop_lut5_I2_O)        0.045     1.932 r  nolabel_line437/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.544     2.476    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.173     3.649 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.649    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.394ns (62.548%)  route 0.835ns (37.452%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.554     1.422    HexB/Clk
    SLICE_X52Y72         FDRE                                         r  HexB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.164     1.586 f  HexB/counter_reg[15]/Q
                         net (fo=6, routed)           0.347     1.933    HexB/p_0_in[0]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.978 r  HexB/hex_gridB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.466    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     3.651 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.651    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.386ns (61.612%)  route 0.863ns (38.388%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.554     1.422    HexB/Clk
    SLICE_X52Y72         FDRE                                         r  HexB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  HexB/counter_reg[15]/Q
                         net (fo=6, routed)           0.347     1.933    HexB/p_0_in[0]
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.045     1.978 r  HexB/hex_gridB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.517     2.495    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.177     3.671 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.671    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.390ns (61.767%)  route 0.861ns (38.233%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.556     1.424    HexA/Clk
    SLICE_X56Y78         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  HexA/counter_reg[15]/Q
                         net (fo=12, routed)          0.432     2.020    nolabel_line437/p_0_in[0]
    SLICE_X58Y77         LUT5 (Prop_lut5_I4_O)        0.045     2.065 r  nolabel_line437/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.429     2.494    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.181     3.675 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.675    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.388ns (61.424%)  route 0.871ns (38.576%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.552     1.420    HexB/Clk
    SLICE_X52Y73         FDRE                                         r  HexB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.164     1.584 r  HexB/counter_reg[16]/Q
                         net (fo=7, routed)           0.296     1.881    bomb2/p_0_in[1]
    SLICE_X53Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.926 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.575     2.501    hex_segB_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         1.179     3.679 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.679    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.381ns (61.072%)  route 0.880ns (38.928%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.557     1.425    HexA/Clk
    SLICE_X56Y79         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.164     1.589 r  HexA/counter_reg[16]/Q
                         net (fo=12, routed)          0.287     1.876    nolabel_line437/p_0_in[1]
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.045     1.921 r  nolabel_line437/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.594     2.514    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.172     3.686 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.686    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.453ns (64.155%)  route 0.812ns (35.845%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.556     1.424    HexA/Clk
    SLICE_X56Y78         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.164     1.588 f  HexA/counter_reg[15]/Q
                         net (fo=12, routed)          0.397     1.985    HexA/p_0_in[0]
    SLICE_X60Y79         LUT3 (Prop_lut3_I1_O)        0.043     2.028 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.443    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.246     3.690 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.690    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.389ns (61.318%)  route 0.876ns (38.682%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.557     1.425    HexA/Clk
    SLICE_X56Y79         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.164     1.589 r  HexA/counter_reg[16]/Q
                         net (fo=12, routed)          0.286     1.875    nolabel_line437/p_0_in[1]
    SLICE_X58Y78         LUT5 (Prop_lut5_I2_O)        0.045     1.920 r  nolabel_line437/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.510    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         1.180     3.690 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.690    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.391ns (59.636%)  route 0.942ns (40.364%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.552     1.420    HexB/Clk
    SLICE_X52Y73         FDRE                                         r  HexB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.164     1.584 r  HexB/counter_reg[16]/Q
                         net (fo=7, routed)           0.296     1.881    bomb2/p_0_in[1]
    SLICE_X53Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.926 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.645     2.571    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     3.753 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.753    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Final_mb_clk_wiz_1_0
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/PlayerY_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.953ns  (logic 4.422ns (24.631%)  route 13.531ns (75.369%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=5 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562     1.562    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y16         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=8, routed)           1.931     3.950    player1/gpio_usb_keycode_0_tri_o[3]
    SLICE_X47Y20         LUT5 (Prop_lut5_I3_O)        0.152     4.102 r  player1/PlayerX[9]_i_23/O
                         net (fo=1, routed)           0.941     5.043    player1/p_1_in12_in
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.326     5.369 r  player1/PlayerX[9]_i_10/O
                         net (fo=17, routed)          2.123     7.491    nolabel_line437/Player_Y_next113_out
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.615 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     8.450    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     9.413    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     9.563 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863    10.426    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326    10.752 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000    10.752    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.302 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.302    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.636 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196    12.832    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329    13.161 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808    13.968    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    14.555 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.555    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.712 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    15.721    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    16.078 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    16.897    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    17.223 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    18.331    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.455 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          1.061    19.516    player1/PlayerX[9]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  player1/PlayerY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/PlayerY_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.953ns  (logic 4.422ns (24.631%)  route 13.531ns (75.369%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=5 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562     1.562    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y16         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=8, routed)           1.931     3.950    player1/gpio_usb_keycode_0_tri_o[3]
    SLICE_X47Y20         LUT5 (Prop_lut5_I3_O)        0.152     4.102 r  player1/PlayerX[9]_i_23/O
                         net (fo=1, routed)           0.941     5.043    player1/p_1_in12_in
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.326     5.369 r  player1/PlayerX[9]_i_10/O
                         net (fo=17, routed)          2.123     7.491    nolabel_line437/Player_Y_next113_out
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.615 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     8.450    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     9.413    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     9.563 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863    10.426    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326    10.752 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000    10.752    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.302 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.302    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.636 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196    12.832    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329    13.161 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808    13.968    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    14.555 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.555    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.712 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    15.721    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    16.078 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    16.897    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    17.223 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    18.331    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.455 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          1.061    19.516    player1/PlayerX[9]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  player1/PlayerY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/PlayerY_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.953ns  (logic 4.422ns (24.631%)  route 13.531ns (75.369%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=5 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562     1.562    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y16         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=8, routed)           1.931     3.950    player1/gpio_usb_keycode_0_tri_o[3]
    SLICE_X47Y20         LUT5 (Prop_lut5_I3_O)        0.152     4.102 r  player1/PlayerX[9]_i_23/O
                         net (fo=1, routed)           0.941     5.043    player1/p_1_in12_in
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.326     5.369 r  player1/PlayerX[9]_i_10/O
                         net (fo=17, routed)          2.123     7.491    nolabel_line437/Player_Y_next113_out
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.615 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     8.450    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     9.413    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     9.563 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863    10.426    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326    10.752 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000    10.752    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.302 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.302    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.636 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196    12.832    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329    13.161 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808    13.968    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    14.555 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.555    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.712 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    15.721    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    16.078 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    16.897    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    17.223 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    18.331    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.455 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          1.061    19.516    player1/PlayerX[9]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  player1/PlayerY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/PlayerY_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.764ns  (logic 4.422ns (24.893%)  route 13.342ns (75.107%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=5 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562     1.562    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y16         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=8, routed)           1.931     3.950    player1/gpio_usb_keycode_0_tri_o[3]
    SLICE_X47Y20         LUT5 (Prop_lut5_I3_O)        0.152     4.102 r  player1/PlayerX[9]_i_23/O
                         net (fo=1, routed)           0.941     5.043    player1/p_1_in12_in
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.326     5.369 r  player1/PlayerX[9]_i_10/O
                         net (fo=17, routed)          2.123     7.491    nolabel_line437/Player_Y_next113_out
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.615 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     8.450    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     9.413    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     9.563 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863    10.426    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326    10.752 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000    10.752    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.302 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.302    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.636 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196    12.832    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329    13.161 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808    13.968    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    14.555 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.555    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.712 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    15.721    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    16.078 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    16.897    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    17.223 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    18.331    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.455 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          0.872    19.326    player1/PlayerX[9]_i_1_n_0
    SLICE_X40Y55         FDCE                                         r  player1/PlayerY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/PlayerY_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.764ns  (logic 4.422ns (24.893%)  route 13.342ns (75.107%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=5 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562     1.562    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y16         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=8, routed)           1.931     3.950    player1/gpio_usb_keycode_0_tri_o[3]
    SLICE_X47Y20         LUT5 (Prop_lut5_I3_O)        0.152     4.102 r  player1/PlayerX[9]_i_23/O
                         net (fo=1, routed)           0.941     5.043    player1/p_1_in12_in
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.326     5.369 r  player1/PlayerX[9]_i_10/O
                         net (fo=17, routed)          2.123     7.491    nolabel_line437/Player_Y_next113_out
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.615 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     8.450    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     9.413    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     9.563 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863    10.426    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326    10.752 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000    10.752    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.302 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.302    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.636 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196    12.832    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329    13.161 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808    13.968    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    14.555 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.555    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.712 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    15.721    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    16.078 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    16.897    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    17.223 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    18.331    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.455 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          0.872    19.326    player1/PlayerX[9]_i_1_n_0
    SLICE_X40Y55         FDCE                                         r  player1/PlayerY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/PlayerX_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.516ns  (logic 4.422ns (25.245%)  route 13.094ns (74.755%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=5 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562     1.562    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y16         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=8, routed)           1.931     3.950    player1/gpio_usb_keycode_0_tri_o[3]
    SLICE_X47Y20         LUT5 (Prop_lut5_I3_O)        0.152     4.102 r  player1/PlayerX[9]_i_23/O
                         net (fo=1, routed)           0.941     5.043    player1/p_1_in12_in
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.326     5.369 r  player1/PlayerX[9]_i_10/O
                         net (fo=17, routed)          2.123     7.491    nolabel_line437/Player_Y_next113_out
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.615 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     8.450    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     9.413    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     9.563 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863    10.426    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326    10.752 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000    10.752    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.302 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.302    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.636 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196    12.832    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329    13.161 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808    13.968    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    14.555 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.555    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.712 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    15.721    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    16.078 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    16.897    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    17.223 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    18.331    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.455 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          0.624    19.079    player1/PlayerX[9]_i_1_n_0
    SLICE_X38Y57         FDCE                                         r  player1/PlayerX_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/PlayerX_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.516ns  (logic 4.422ns (25.245%)  route 13.094ns (74.755%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=5 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562     1.562    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y16         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=8, routed)           1.931     3.950    player1/gpio_usb_keycode_0_tri_o[3]
    SLICE_X47Y20         LUT5 (Prop_lut5_I3_O)        0.152     4.102 r  player1/PlayerX[9]_i_23/O
                         net (fo=1, routed)           0.941     5.043    player1/p_1_in12_in
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.326     5.369 r  player1/PlayerX[9]_i_10/O
                         net (fo=17, routed)          2.123     7.491    nolabel_line437/Player_Y_next113_out
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.615 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     8.450    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     9.413    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     9.563 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863    10.426    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326    10.752 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000    10.752    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.302 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.302    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.636 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196    12.832    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329    13.161 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808    13.968    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    14.555 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.555    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.712 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    15.721    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    16.078 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    16.897    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    17.223 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    18.331    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.455 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          0.624    19.079    player1/PlayerX[9]_i_1_n_0
    SLICE_X38Y57         FDCE                                         r  player1/PlayerX_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/PlayerY_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.483ns  (logic 4.422ns (25.293%)  route 13.061ns (74.707%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=5 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562     1.562    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y16         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=8, routed)           1.931     3.950    player1/gpio_usb_keycode_0_tri_o[3]
    SLICE_X47Y20         LUT5 (Prop_lut5_I3_O)        0.152     4.102 r  player1/PlayerX[9]_i_23/O
                         net (fo=1, routed)           0.941     5.043    player1/p_1_in12_in
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.326     5.369 r  player1/PlayerX[9]_i_10/O
                         net (fo=17, routed)          2.123     7.491    nolabel_line437/Player_Y_next113_out
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.615 r  nolabel_line437/PlayerY[9]_i_4/O
                         net (fo=7, routed)           0.834     8.450    player1/PlayerY_reg[5]_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.574 r  player1/PlayerY[5]_i_1/O
                         net (fo=9, routed)           0.839     9.413    player1/Player_Y_next[5]
    SLICE_X44Y54         LUT2 (Prop_lut2_I1_O)        0.150     9.563 r  player1/PlayerX[9]_i_40__0/O
                         net (fo=2, routed)           0.863    10.426    player1/PlayerX[9]_i_40__0_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.326    10.752 r  player1/PlayerX[9]_i_44/O
                         net (fo=1, routed)           0.000    10.752    player1/PlayerX[9]_i_44_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.302 r  player1/PlayerX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.302    player1/PlayerX_reg[9]_i_18_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.636 r  player1/PlayerX_reg[9]_i_17/O[1]
                         net (fo=12, routed)          1.196    12.832    player1/PlayerX_reg[9]_i_17_n_6
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.329    13.161 r  player1/PlayerX[9]_i_59/O
                         net (fo=1, routed)           0.808    13.968    player1/PlayerX[9]_i_59_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    14.555 r  player1/PlayerX_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.555    player1/PlayerX_reg[9]_i_46_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.712 r  player1/PlayerX_reg[9]_i_19/CO[1]
                         net (fo=4, routed)           1.008    15.721    player1/PlayerX_reg[9]_i_19_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.357    16.078 r  player1/PlayerX[9]_i_15__0/O
                         net (fo=2, routed)           0.819    16.897    player1/PlayerX[9]_i_15__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.326    17.223 f  player1/PlayerX[9]_i_3__0/O
                         net (fo=1, routed)           1.108    18.331    player1/PlayerX[9]_i_3__0_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.455 r  player1/PlayerX[9]_i_1/O
                         net (fo=10, routed)          0.591    19.046    player1/PlayerX[9]_i_1_n_0
    SLICE_X40Y57         FDCE                                         r  player1/PlayerY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/PlayerY_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.483ns  (logic 3.659ns (20.929%)  route 13.824ns (79.071%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562     1.562    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y16         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=8, routed)           1.756     3.774    player2/gpio_usb_keycode_0_tri_o[3]
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.898 f  player2/PlayerX[6]_i_7/O
                         net (fo=1, routed)           0.818     4.716    player2/PlayerX[6]_i_7_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I3_O)        0.124     4.840 r  player2/PlayerX[6]_i_5/O
                         net (fo=9, routed)           3.191     8.032    nolabel_line437/Player_Y_next1_1
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.124     8.156 r  nolabel_line437/PlayerY[9]_i_4__0/O
                         net (fo=3, routed)           0.686     8.842    player2/PlayerY_reg[6]_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.966 r  player2/PlayerY[6]_i_1__0/O
                         net (fo=11, routed)          0.888     9.853    player2/Player_Y_next[6]
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.977 r  player2/PlayerX[9]_i_39__0/O
                         net (fo=1, routed)           0.638    10.615    player2/PlayerX[9]_i_39__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.141 r  player2/PlayerX_reg[9]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    11.141    player2/PlayerX_reg[9]_i_19__0_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.475 f  player2/PlayerX_reg[9]_i_20/O[1]
                         net (fo=12, routed)          1.519    12.994    player2/PlayerX_reg[9]_i_20_n_6
    SLICE_X30Y62         LUT4 (Prop_lut4_I3_O)        0.327    13.321 r  player2/PlayerX[9]_i_61/O
                         net (fo=2, routed)           0.593    13.914    player2/PlayerX[9]_i_61_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I1_O)        0.328    14.242 r  player2/PlayerX[9]_i_34__0/O
                         net (fo=1, routed)           0.000    14.242    player2/PlayerX[9]_i_34__0_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.733 r  player2/PlayerX_reg[9]_i_17__0/CO[1]
                         net (fo=5, routed)           0.976    15.709    player2/PlayerX_reg[9]_i_17__0_n_2
    SLICE_X31Y64         LUT5 (Prop_lut5_I0_O)        0.329    16.038 r  player2/PlayerX[9]_i_11__0/O
                         net (fo=2, routed)           0.770    16.808    player2/PlayerX[9]_i_11__0_n_0
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.932 f  player2/PlayerX[9]_i_5/O
                         net (fo=1, routed)           0.799    17.731    player2/PlayerX[9]_i_5_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.124    17.855 r  player2/PlayerX[9]_i_1__0/O
                         net (fo=10, routed)          1.190    19.045    player2/PlayerX[9]_i_1__0_n_0
    SLICE_X33Y62         FDPE                                         r  player2/PlayerY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/PlayerY_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.483ns  (logic 3.659ns (20.929%)  route 13.824ns (79.071%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     1.574    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.562     1.562    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y16         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=8, routed)           1.756     3.774    player2/gpio_usb_keycode_0_tri_o[3]
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.898 f  player2/PlayerX[6]_i_7/O
                         net (fo=1, routed)           0.818     4.716    player2/PlayerX[6]_i_7_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I3_O)        0.124     4.840 r  player2/PlayerX[6]_i_5/O
                         net (fo=9, routed)           3.191     8.032    nolabel_line437/Player_Y_next1_1
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.124     8.156 r  nolabel_line437/PlayerY[9]_i_4__0/O
                         net (fo=3, routed)           0.686     8.842    player2/PlayerY_reg[6]_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.966 r  player2/PlayerY[6]_i_1__0/O
                         net (fo=11, routed)          0.888     9.853    player2/Player_Y_next[6]
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.977 r  player2/PlayerX[9]_i_39__0/O
                         net (fo=1, routed)           0.638    10.615    player2/PlayerX[9]_i_39__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.141 r  player2/PlayerX_reg[9]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    11.141    player2/PlayerX_reg[9]_i_19__0_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.475 f  player2/PlayerX_reg[9]_i_20/O[1]
                         net (fo=12, routed)          1.519    12.994    player2/PlayerX_reg[9]_i_20_n_6
    SLICE_X30Y62         LUT4 (Prop_lut4_I3_O)        0.327    13.321 r  player2/PlayerX[9]_i_61/O
                         net (fo=2, routed)           0.593    13.914    player2/PlayerX[9]_i_61_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I1_O)        0.328    14.242 r  player2/PlayerX[9]_i_34__0/O
                         net (fo=1, routed)           0.000    14.242    player2/PlayerX[9]_i_34__0_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.733 r  player2/PlayerX_reg[9]_i_17__0/CO[1]
                         net (fo=5, routed)           0.976    15.709    player2/PlayerX_reg[9]_i_17__0_n_2
    SLICE_X31Y64         LUT5 (Prop_lut5_I0_O)        0.329    16.038 r  player2/PlayerX[9]_i_11__0/O
                         net (fo=2, routed)           0.770    16.808    player2/PlayerX[9]_i_11__0_n_0
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.932 f  player2/PlayerX[9]_i_5/O
                         net (fo=1, routed)           0.799    17.731    player2/PlayerX[9]_i_5_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.124    17.855 r  player2/PlayerX[9]_i_1__0/O
                         net (fo=10, routed)          1.190    19.045    player2/PlayerX[9]_i_1__0_n_0
    SLICE_X33Y62         FDPE                                         r  player2/PlayerY_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb2/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.245ns  (logic 0.271ns (21.773%)  route 0.974ns (78.227%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.558     0.558    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y19         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.128     0.686 f  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=7, routed)           0.222     0.907    bomb2/gpio_usb_keycode_0_tri_o[6]
    SLICE_X48Y20         LUT5 (Prop_lut5_I1_O)        0.098     1.005 r  bomb2/FSM_onehot_state[1]_i_2__0/O
                         net (fo=2, routed)           0.752     1.757    bomb2/player2_b
    SLICE_X48Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.802 r  bomb2/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.802    bomb2/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X48Y64         FDRE                                         r  bomb2/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb2/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.246ns  (logic 0.271ns (21.755%)  route 0.975ns (78.245%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.558     0.558    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y19         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=7, routed)           0.222     0.907    bomb2/gpio_usb_keycode_0_tri_o[6]
    SLICE_X48Y20         LUT5 (Prop_lut5_I1_O)        0.098     1.005 f  bomb2/FSM_onehot_state[1]_i_2__0/O
                         net (fo=2, routed)           0.753     1.758    bomb2/player2_b
    SLICE_X48Y64         LUT3 (Prop_lut3_I1_O)        0.045     1.803 r  bomb2/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    bomb2/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X48Y64         FDSE                                         r  bomb2/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb1/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.306ns  (logic 0.276ns (21.134%)  route 1.030ns (78.866%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.555     0.555    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y20         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=8, routed)           0.192     0.887    bomb1/gpio_usb_keycode_0_tri_o[2]
    SLICE_X47Y20         LUT5 (Prop_lut5_I1_O)        0.045     0.932 r  bomb1/FSM_onehot_state[1]_i_4/O
                         net (fo=1, routed)           0.050     0.983    bomb1/FSM_onehot_state[1]_i_4_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.028 f  bomb1/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.788     1.816    bomb1/player1_b
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.861 r  bomb1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    bomb1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X47Y60         FDSE                                         r  bomb1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb1/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.307ns  (logic 0.276ns (21.118%)  route 1.031ns (78.882%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.555     0.555    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y20         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=8, routed)           0.192     0.887    bomb1/gpio_usb_keycode_0_tri_o[2]
    SLICE_X47Y20         LUT5 (Prop_lut5_I1_O)        0.045     0.932 f  bomb1/FSM_onehot_state[1]_i_4/O
                         net (fo=1, routed)           0.050     0.983    bomb1/FSM_onehot_state[1]_i_4_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.028 r  bomb1/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.789     1.817    bomb1/player1_b
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.862 r  bomb1/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    bomb1/FSM_onehot_state[1]_i_1_n_0
    SLICE_X47Y60         FDRE                                         r  bomb1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.385ns  (logic 1.384ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.587     0.587    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y10         FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         FDRE (Prop_fdre_C_Q)         0.177     0.764 r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001     0.765    usb_spi_sclk_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.207     1.972 r  usb_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.972    usb_spi_sclk
    V14                                                               r  usb_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/PlayerY_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.485ns  (logic 0.271ns (18.251%)  route 1.214ns (81.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.554     0.554    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y20         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=11, routed)          0.343     1.024    player2/gpio_usb_keycode_0_tri_o[24]
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.098     1.122 r  player2/PlayerX[9]_i_8/O
                         net (fo=21, routed)          0.871     1.993    player2/Player_Y_next113_out
    SLICE_X33Y62         LUT6 (Prop_lut6_I3_O)        0.045     2.038 r  player2/PlayerY[6]_i_1__0/O
                         net (fo=11, routed)          0.000     2.038    player2/Player_Y_next[6]
    SLICE_X33Y62         FDCE                                         r  player2/PlayerY_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/PlayerX_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.494ns  (logic 0.321ns (21.490%)  route 1.173ns (78.510%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.554     0.554    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y21         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=8, routed)           0.130     0.825    player1/gpio_usb_keycode_0_tri_o[18]
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.870 r  player1/PlayerX[9]_i_57/O
                         net (fo=2, routed)           0.062     0.931    player1/PlayerX[9]_i_57_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.045     0.976 r  player1/PlayerX[9]_i_27/O
                         net (fo=1, routed)           0.052     1.028    player1/PlayerX[9]_i_27_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.073 r  player1/PlayerX[9]_i_11/O
                         net (fo=9, routed)           0.789     1.862    player1/Player_Y_next18_out
    SLICE_X38Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  player1/PlayerX[6]_i_1/O
                         net (fo=5, routed)           0.140     2.047    player1/sel0[0]
    SLICE_X38Y55         FDCE                                         r  player1/PlayerX_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.562ns  (logic 0.386ns (24.710%)  route 1.176ns (75.290%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.554     0.554    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y20         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.695 f  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=7, routed)           0.229     0.923    color_instance/player1_addr/gpio_usb_keycode_0_tri_o[14]
    SLICE_X43Y20         LUT5 (Prop_lut5_I2_O)        0.045     0.968 r  color_instance/player1_addr/PlayerX[9]_i_28/O
                         net (fo=1, routed)           0.082     1.050    color_instance/player1_addr/PlayerX[9]_i_28_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I0_O)        0.045     1.095 r  color_instance/player1_addr/PlayerX[9]_i_12/O
                         net (fo=25, routed)          0.705     1.801    color_instance/player1_addr/PlayerX[9]_i_31_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.045     1.846 r  color_instance/player1_addr/addra_player1_reg[14]_i_16/O
                         net (fo=1, routed)           0.160     2.006    vga/addra_player1_reg[14]_i_1_2
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.045     2.051 r  vga/addra_player1_reg[14]_i_6/O
                         net (fo=1, routed)           0.000     2.051    vga/addra_player1_reg[14]_i_6_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.116 r  vga/addra_player1_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.116    color_instance/player1_addr/D[13]
    SLICE_X38Y52         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 0.387ns (24.382%)  route 1.200ns (75.618%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.554     0.554    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y20         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.695 f  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=7, routed)           0.229     0.923    color_instance/player1_addr/gpio_usb_keycode_0_tri_o[14]
    SLICE_X43Y20         LUT5 (Prop_lut5_I2_O)        0.045     0.968 r  color_instance/player1_addr/PlayerX[9]_i_28/O
                         net (fo=1, routed)           0.082     1.050    color_instance/player1_addr/PlayerX[9]_i_28_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I0_O)        0.045     1.095 r  color_instance/player1_addr/PlayerX[9]_i_12/O
                         net (fo=25, routed)          0.688     1.783    color_instance/player1_addr/PlayerX[9]_i_31_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.045     1.828 r  color_instance/player1_addr/addra_player1_reg[11]_i_11/O
                         net (fo=1, routed)           0.202     2.030    vga/addra_player1_reg[11]_i_1_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.075 r  vga/addra_player1_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     2.075    vga/addra_player1_reg[11]_i_7_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.141 r  vga/addra_player1_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.141    color_instance/player1_addr/D[8]
    SLICE_X38Y51         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.608ns  (logic 0.385ns (23.938%)  route 1.223ns (76.062%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.554     0.554    Final_mb/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y20         FDRE                                         r  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.695 f  Final_mb/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=7, routed)           0.229     0.923    color_instance/player1_addr/gpio_usb_keycode_0_tri_o[14]
    SLICE_X43Y20         LUT5 (Prop_lut5_I2_O)        0.045     0.968 r  color_instance/player1_addr/PlayerX[9]_i_28/O
                         net (fo=1, routed)           0.082     1.050    color_instance/player1_addr/PlayerX[9]_i_28_n_0
    SLICE_X43Y20         LUT4 (Prop_lut4_I0_O)        0.045     1.095 r  color_instance/player1_addr/PlayerX[9]_i_12/O
                         net (fo=25, routed)          0.602     1.697    color_instance/player1_addr/PlayerX[9]_i_31_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.045     1.742 r  color_instance/player1_addr/addra_player1_reg[11]_i_9/O
                         net (fo=1, routed)           0.311     2.053    vga/addra_player1_reg[11]_i_1_2
    SLICE_X38Y51         LUT5 (Prop_lut5_I4_O)        0.045     2.098 r  vga/addra_player1_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.098    vga/addra_player1_reg[11]_i_5_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.162 r  vga/addra_player1_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.162    color_instance/player1_addr/D[10]
    SLICE_X38Y51         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.733ns  (logic 5.217ns (35.407%)  route 9.516ns (64.593%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.552     1.552    vga/clk_out1
    SLICE_X36Y57         FDCE                                         r  vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga/vc_reg[2]/Q
                         net (fo=90, routed)          2.343     4.351    vga/draw_y[2]
    SLICE_X46Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.475 r  vga/addra_bomb_wave_reg[11]_i_162__0/O
                         net (fo=1, routed)           0.000     4.475    vga/addra_bomb_wave_reg[11]_i_162__0_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.008 r  vga/addra_bomb_wave_reg[11]_i_113__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    vga/addra_bomb_wave_reg[11]_i_113__0_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.125 r  vga/addra_bomb_wave_reg[11]_i_56__0/CO[3]
                         net (fo=1, routed)           0.000     5.125    vga/addra_bomb_wave_reg[11]_i_56__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.282 r  vga/addra_bomb_wave_reg[11]_i_25__0/CO[1]
                         net (fo=3, routed)           1.244     6.526    vga/vc_reg[8]_6[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I1_O)        0.332     6.858 r  vga/addra_bomb_wave_reg[11]_i_31__0/O
                         net (fo=1, routed)           0.421     7.279    vga/addra_bomb_wave_reg[11]_i_31__0_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.403 r  vga/addra_bomb_wave_reg[11]_i_10__0/O
                         net (fo=16, routed)          1.207     8.610    bomb2/show_bomb2_left
    SLICE_X48Y76         LUT4 (Prop_lut4_I1_O)        0.150     8.760 r  bomb2/nolabel_line517_i_1/O
                         net (fo=39, routed)          1.160     9.920    bomb2/addra_bomb_wave_reg[11]_i_9__0_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.326    10.246 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           3.142    13.387    hex_segB_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         2.898    16.285 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.285    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.393ns  (logic 5.220ns (36.269%)  route 9.173ns (63.731%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.552     1.552    vga/clk_out1
    SLICE_X36Y57         FDCE                                         r  vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga/vc_reg[2]/Q
                         net (fo=90, routed)          2.343     4.351    vga/draw_y[2]
    SLICE_X46Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.475 r  vga/addra_bomb_wave_reg[11]_i_162__0/O
                         net (fo=1, routed)           0.000     4.475    vga/addra_bomb_wave_reg[11]_i_162__0_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.008 r  vga/addra_bomb_wave_reg[11]_i_113__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    vga/addra_bomb_wave_reg[11]_i_113__0_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.125 r  vga/addra_bomb_wave_reg[11]_i_56__0/CO[3]
                         net (fo=1, routed)           0.000     5.125    vga/addra_bomb_wave_reg[11]_i_56__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.282 r  vga/addra_bomb_wave_reg[11]_i_25__0/CO[1]
                         net (fo=3, routed)           1.244     6.526    vga/vc_reg[8]_6[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I1_O)        0.332     6.858 r  vga/addra_bomb_wave_reg[11]_i_31__0/O
                         net (fo=1, routed)           0.421     7.279    vga/addra_bomb_wave_reg[11]_i_31__0_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.403 r  vga/addra_bomb_wave_reg[11]_i_10__0/O
                         net (fo=16, routed)          1.207     8.610    bomb2/show_bomb2_left
    SLICE_X48Y76         LUT4 (Prop_lut4_I1_O)        0.150     8.760 r  bomb2/nolabel_line517_i_1/O
                         net (fo=39, routed)          1.160     9.920    bomb2/addra_bomb_wave_reg[11]_i_9__0_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.326    10.246 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.798    13.044    hex_segB_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         2.901    15.945 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.945    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.907ns  (logic 5.237ns (37.661%)  route 8.669ns (62.339%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.552     1.552    vga/clk_out1
    SLICE_X36Y57         FDCE                                         r  vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga/vc_reg[2]/Q
                         net (fo=90, routed)          2.343     4.351    vga/draw_y[2]
    SLICE_X46Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.475 r  vga/addra_bomb_wave_reg[11]_i_162__0/O
                         net (fo=1, routed)           0.000     4.475    vga/addra_bomb_wave_reg[11]_i_162__0_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.008 r  vga/addra_bomb_wave_reg[11]_i_113__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    vga/addra_bomb_wave_reg[11]_i_113__0_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.125 r  vga/addra_bomb_wave_reg[11]_i_56__0/CO[3]
                         net (fo=1, routed)           0.000     5.125    vga/addra_bomb_wave_reg[11]_i_56__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.282 r  vga/addra_bomb_wave_reg[11]_i_25__0/CO[1]
                         net (fo=3, routed)           1.244     6.526    vga/vc_reg[8]_6[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I1_O)        0.332     6.858 r  vga/addra_bomb_wave_reg[11]_i_31__0/O
                         net (fo=1, routed)           0.421     7.279    vga/addra_bomb_wave_reg[11]_i_31__0_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.403 r  vga/addra_bomb_wave_reg[11]_i_10__0/O
                         net (fo=16, routed)          1.207     8.610    bomb2/show_bomb2_left
    SLICE_X48Y76         LUT4 (Prop_lut4_I1_O)        0.150     8.760 r  bomb2/nolabel_line517_i_1/O
                         net (fo=39, routed)          1.160     9.920    bomb2/addra_bomb_wave_reg[11]_i_9__0_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.326    10.246 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.294    12.540    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    15.459 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.459    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.745ns  (logic 5.234ns (38.078%)  route 8.511ns (61.922%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.552     1.552    vga/clk_out1
    SLICE_X36Y57         FDCE                                         r  vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga/vc_reg[2]/Q
                         net (fo=90, routed)          2.343     4.351    vga/draw_y[2]
    SLICE_X46Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.475 r  vga/addra_bomb_wave_reg[11]_i_162__0/O
                         net (fo=1, routed)           0.000     4.475    vga/addra_bomb_wave_reg[11]_i_162__0_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.008 r  vga/addra_bomb_wave_reg[11]_i_113__0/CO[3]
                         net (fo=1, routed)           0.000     5.008    vga/addra_bomb_wave_reg[11]_i_113__0_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.125 r  vga/addra_bomb_wave_reg[11]_i_56__0/CO[3]
                         net (fo=1, routed)           0.000     5.125    vga/addra_bomb_wave_reg[11]_i_56__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.282 r  vga/addra_bomb_wave_reg[11]_i_25__0/CO[1]
                         net (fo=3, routed)           1.244     6.526    vga/vc_reg[8]_6[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I1_O)        0.332     6.858 r  vga/addra_bomb_wave_reg[11]_i_31__0/O
                         net (fo=1, routed)           0.421     7.279    vga/addra_bomb_wave_reg[11]_i_31__0_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.403 r  vga/addra_bomb_wave_reg[11]_i_10__0/O
                         net (fo=16, routed)          1.207     8.610    bomb2/show_bomb2_left
    SLICE_X48Y76         LUT4 (Prop_lut4_I1_O)        0.150     8.760 r  bomb2/nolabel_line517_i_1/O
                         net (fo=39, routed)          1.160     9.920    bomb2/addra_bomb_wave_reg[11]_i_9__0_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.326    10.246 r  bomb2/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.136    12.382    hex_segB_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         2.915    15.297 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.297    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.524ns  (logic 4.267ns (40.544%)  route 6.257ns (59.456%))
  Logic Levels:           12  (CARRY4=8 LUT1=2 LUT5=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     2.072 f  vga/hc_reg[1]/Q
                         net (fo=86, routed)          2.121     4.193    vga/draw_x[1]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.317 r  vga/addra_player1_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.317    vga/addra_player1_reg[3]_i_4_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.867 r  vga/addra_player1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.867    vga/addra_player1_reg[3]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  vga/addra_player1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.981    vga/addra_player1_reg[4]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.203 r  vga/addra_player1_reg[11]_i_12/O[0]
                         net (fo=4, routed)           1.171     6.374    color_instance/player1_addr/S[0]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546     6.920 f  color_instance/player1_addr/addra_player1_reg[7]_i_4/O[0]
                         net (fo=6, routed)           1.027     7.947    color_instance/player1_addr/addra_player10[8]
    SLICE_X44Y51         LUT1 (Prop_lut1_I0_O)        0.299     8.246 r  color_instance/player1_addr/addra_player1_reg[7]_i_14/O
                         net (fo=1, routed)           0.000     8.246    color_instance/player1_addr/addra_player1_reg[7]_i_14_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.796 r  color_instance/player1_addr/addra_player1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.796    color_instance/player1_addr/addra_player1_reg[7]_i_9_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.018 r  color_instance/player1_addr/addra_player1_reg[14]_i_32/O[0]
                         net (fo=1, routed)           0.950     9.969    color_instance/player1_addr/addra_player1_reg[14]_i_32_n_7
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.299    10.268 r  color_instance/player1_addr/addra_player1_reg[11]_i_9/O
                         net (fo=1, routed)           0.988    11.255    vga/addra_player1_reg[11]_i_1_2
    SLICE_X38Y51         LUT5 (Prop_lut5_I4_O)        0.124    11.379 r  vga/addra_player1_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    11.379    vga/addra_player1_reg[11]_i_5_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.755 r  vga/addra_player1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.755    vga/addra_player1_reg[11]_i_1_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.078 r  vga/addra_player1_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.078    color_instance/player1_addr/D[12]
    SLICE_X38Y52         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player2_addr/addra_player2_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.517ns  (logic 4.323ns (41.105%)  route 6.194ns (58.895%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     2.072 f  vga/hc_reg[1]/Q
                         net (fo=86, routed)          2.806     4.878    vga/draw_x[1]
    SLICE_X31Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.002 r  vga/addra_player2_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     5.002    vga/addra_player2_reg[3]_i_4_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.552 r  vga/addra_player2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.552    vga/addra_player2_reg[3]_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  vga/addra_player2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    vga/addra_player2_reg[4]_i_1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.888 r  vga/addra_player2_reg[10]_i_11/O[0]
                         net (fo=5, routed)           0.832     6.720    color_instance/player2_addr/DI[2]
    SLICE_X33Y87         LUT2 (Prop_lut2_I0_O)        0.299     7.019 r  color_instance/player2_addr/addra_player2_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     7.019    color_instance/player2_addr/addra_player2_reg[6]_i_8_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.659 r  color_instance/player2_addr/addra_player2_reg[6]_i_4/O[3]
                         net (fo=3, routed)           0.777     8.435    color_instance/player2_addr/addra_player20[10]
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886     9.321 r  color_instance/player2_addr/addra_player2_reg[13]_i_30/O[2]
                         net (fo=1, routed)           0.950    10.271    color_instance/player2_addr/addra_player201_in[11]
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.302    10.573 r  color_instance/player2_addr/addra_player2_reg[13]_i_17/O
                         net (fo=1, routed)           0.830    11.403    vga/addra_player2_reg[13]_i_1_2
    SLICE_X30Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.527 r  vga/addra_player2_reg[13]_i_8/O
                         net (fo=1, routed)           0.000    11.527    vga/addra_player2_reg[13]_i_8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.071 r  vga/addra_player2_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.071    color_instance/player2_addr/nolabel_line508[12]
    SLICE_X30Y88         LDCE                                         r  color_instance/player2_addr/addra_player2_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.440ns  (logic 4.183ns (40.066%)  route 6.257ns (59.934%))
  Logic Levels:           12  (CARRY4=8 LUT1=2 LUT5=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     2.072 f  vga/hc_reg[1]/Q
                         net (fo=86, routed)          2.121     4.193    vga/draw_x[1]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.317 r  vga/addra_player1_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.317    vga/addra_player1_reg[3]_i_4_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.867 r  vga/addra_player1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.867    vga/addra_player1_reg[3]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  vga/addra_player1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.981    vga/addra_player1_reg[4]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.203 r  vga/addra_player1_reg[11]_i_12/O[0]
                         net (fo=4, routed)           1.171     6.374    color_instance/player1_addr/S[0]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546     6.920 f  color_instance/player1_addr/addra_player1_reg[7]_i_4/O[0]
                         net (fo=6, routed)           1.027     7.947    color_instance/player1_addr/addra_player10[8]
    SLICE_X44Y51         LUT1 (Prop_lut1_I0_O)        0.299     8.246 r  color_instance/player1_addr/addra_player1_reg[7]_i_14/O
                         net (fo=1, routed)           0.000     8.246    color_instance/player1_addr/addra_player1_reg[7]_i_14_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.796 r  color_instance/player1_addr/addra_player1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.796    color_instance/player1_addr/addra_player1_reg[7]_i_9_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.018 r  color_instance/player1_addr/addra_player1_reg[14]_i_32/O[0]
                         net (fo=1, routed)           0.950     9.969    color_instance/player1_addr/addra_player1_reg[14]_i_32_n_7
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.299    10.268 r  color_instance/player1_addr/addra_player1_reg[11]_i_9/O
                         net (fo=1, routed)           0.988    11.255    vga/addra_player1_reg[11]_i_1_2
    SLICE_X38Y51         LUT5 (Prop_lut5_I4_O)        0.124    11.379 r  vga/addra_player1_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    11.379    vga/addra_player1_reg[11]_i_5_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.755 r  vga/addra_player1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.755    vga/addra_player1_reg[11]_i_1_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.994 r  vga/addra_player1_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.994    color_instance/player1_addr/D[13]
    SLICE_X38Y52         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.420ns  (logic 4.163ns (39.951%)  route 6.257ns (60.049%))
  Logic Levels:           12  (CARRY4=8 LUT1=2 LUT5=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     2.072 f  vga/hc_reg[1]/Q
                         net (fo=86, routed)          2.121     4.193    vga/draw_x[1]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.317 r  vga/addra_player1_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     4.317    vga/addra_player1_reg[3]_i_4_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.867 r  vga/addra_player1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.867    vga/addra_player1_reg[3]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  vga/addra_player1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.981    vga/addra_player1_reg[4]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.203 r  vga/addra_player1_reg[11]_i_12/O[0]
                         net (fo=4, routed)           1.171     6.374    color_instance/player1_addr/S[0]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546     6.920 f  color_instance/player1_addr/addra_player1_reg[7]_i_4/O[0]
                         net (fo=6, routed)           1.027     7.947    color_instance/player1_addr/addra_player10[8]
    SLICE_X44Y51         LUT1 (Prop_lut1_I0_O)        0.299     8.246 r  color_instance/player1_addr/addra_player1_reg[7]_i_14/O
                         net (fo=1, routed)           0.000     8.246    color_instance/player1_addr/addra_player1_reg[7]_i_14_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.796 r  color_instance/player1_addr/addra_player1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.796    color_instance/player1_addr/addra_player1_reg[7]_i_9_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.018 r  color_instance/player1_addr/addra_player1_reg[14]_i_32/O[0]
                         net (fo=1, routed)           0.950     9.969    color_instance/player1_addr/addra_player1_reg[14]_i_32_n_7
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.299    10.268 r  color_instance/player1_addr/addra_player1_reg[11]_i_9/O
                         net (fo=1, routed)           0.988    11.255    vga/addra_player1_reg[11]_i_1_2
    SLICE_X38Y51         LUT5 (Prop_lut5_I4_O)        0.124    11.379 r  vga/addra_player1_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    11.379    vga/addra_player1_reg[11]_i_5_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.755 r  vga/addra_player1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.755    vga/addra_player1_reg[11]_i_1_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.974 r  vga/addra_player1_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.974    color_instance/player1_addr/D[11]
    SLICE_X38Y52         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player2_addr/addra_player2_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.400ns  (logic 4.206ns (40.443%)  route 6.194ns (59.557%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     2.072 f  vga/hc_reg[1]/Q
                         net (fo=86, routed)          2.806     4.878    vga/draw_x[1]
    SLICE_X31Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.002 r  vga/addra_player2_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     5.002    vga/addra_player2_reg[3]_i_4_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.552 r  vga/addra_player2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.552    vga/addra_player2_reg[3]_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  vga/addra_player2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    vga/addra_player2_reg[4]_i_1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.888 r  vga/addra_player2_reg[10]_i_11/O[0]
                         net (fo=5, routed)           0.832     6.720    color_instance/player2_addr/DI[2]
    SLICE_X33Y87         LUT2 (Prop_lut2_I0_O)        0.299     7.019 r  color_instance/player2_addr/addra_player2_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     7.019    color_instance/player2_addr/addra_player2_reg[6]_i_8_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.659 r  color_instance/player2_addr/addra_player2_reg[6]_i_4/O[3]
                         net (fo=3, routed)           0.777     8.435    color_instance/player2_addr/addra_player20[10]
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886     9.321 r  color_instance/player2_addr/addra_player2_reg[13]_i_30/O[2]
                         net (fo=1, routed)           0.950    10.271    color_instance/player2_addr/addra_player201_in[11]
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.302    10.573 r  color_instance/player2_addr/addra_player2_reg[13]_i_17/O
                         net (fo=1, routed)           0.830    11.403    vga/addra_player2_reg[13]_i_1_2
    SLICE_X30Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.527 r  vga/addra_player2_reg[13]_i_8/O
                         net (fo=1, routed)           0.000    11.527    vga/addra_player2_reg[13]_i_8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.954 r  vga/addra_player2_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.954    color_instance/player2_addr/nolabel_line508[11]
    SLICE_X30Y88         LDCE                                         r  color_instance/player2_addr/addra_player2_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player2_addr/addra_player2_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.225ns  (logic 4.031ns (39.423%)  route 6.194ns (60.577%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.554     1.554    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     2.072 f  vga/hc_reg[1]/Q
                         net (fo=86, routed)          2.806     4.878    vga/draw_x[1]
    SLICE_X31Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.002 r  vga/addra_player2_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     5.002    vga/addra_player2_reg[3]_i_4_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.552 r  vga/addra_player2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.552    vga/addra_player2_reg[3]_i_1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  vga/addra_player2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    vga/addra_player2_reg[4]_i_1_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.888 r  vga/addra_player2_reg[10]_i_11/O[0]
                         net (fo=5, routed)           0.832     6.720    color_instance/player2_addr/DI[2]
    SLICE_X33Y87         LUT2 (Prop_lut2_I0_O)        0.299     7.019 r  color_instance/player2_addr/addra_player2_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     7.019    color_instance/player2_addr/addra_player2_reg[6]_i_8_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.659 r  color_instance/player2_addr/addra_player2_reg[6]_i_4/O[3]
                         net (fo=3, routed)           0.777     8.435    color_instance/player2_addr/addra_player20[10]
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886     9.321 r  color_instance/player2_addr/addra_player2_reg[13]_i_30/O[2]
                         net (fo=1, routed)           0.950    10.271    color_instance/player2_addr/addra_player201_in[11]
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.302    10.573 r  color_instance/player2_addr/addra_player2_reg[13]_i_17/O
                         net (fo=1, routed)           0.830    11.403    vga/addra_player2_reg[13]_i_1_2
    SLICE_X30Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.527 r  vga/addra_player2_reg[13]_i_8/O
                         net (fo=1, routed)           0.000    11.527    vga/addra_player2_reg[13]_i_8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.779 r  vga/addra_player2_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.779    color_instance/player2_addr/nolabel_line508[10]
    SLICE_X30Y88         LDCE                                         r  color_instance/player2_addr/addra_player2_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.029ns  (logic 0.360ns (34.980%)  route 0.669ns (65.020%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.561     0.561    vga/clk_out1
    SLICE_X37Y56         FDCE                                         r  vga/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  vga/hc_reg[6]/Q
                         net (fo=131, routed)         0.332     1.034    vga/drawX[1]
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.079 r  vga/addra_player1_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     1.079    vga/addra_player1_reg[4]_i_3_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.145 r  vga/addra_player1_reg[4]_i_1/O[2]
                         net (fo=10, routed)          0.337     1.482    nolabel_line437/addra_player1_reg[7][1]
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.108     1.590 r  nolabel_line437/addra_player1_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.590    color_instance/player1_addr/D[5]
    SLICE_X37Y51         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 0.310ns (28.881%)  route 0.763ns (71.119%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.561     0.561    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  vga/hc_reg[1]/Q
                         net (fo=86, routed)          0.763     1.488    vga/draw_x[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.634 r  vga/addra_player1_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.634    color_instance/player1_addr/D[2]
    SLICE_X36Y53         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.092ns  (logic 0.433ns (39.634%)  route 0.659ns (60.366%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.561     0.561    vga/clk_out1
    SLICE_X37Y56         FDCE                                         r  vga/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  vga/hc_reg[8]/Q
                         net (fo=128, routed)         0.335     1.036    vga/drawX[3]
    SLICE_X36Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.081 r  vga/addra_player1_reg[11]_i_15/O
                         net (fo=1, routed)           0.000     1.081    vga/addra_player1_reg[11]_i_15_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.151 r  vga/addra_player1_reg[11]_i_12/O[0]
                         net (fo=4, routed)           0.325     1.476    nolabel_line437/addra_player1_reg[11]_i_1[0]
    SLICE_X38Y51         LUT5 (Prop_lut5_I0_O)        0.107     1.583 r  nolabel_line437/addra_player1_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     1.583    vga/addra_player1_reg[8][0]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.653 r  vga/addra_player1_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.653    color_instance/player1_addr/D[7]
    SLICE_X38Y51         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.094ns  (logic 0.331ns (30.245%)  route 0.763ns (69.755%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.561     0.561    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  vga/hc_reg[1]/Q
                         net (fo=86, routed)          0.763     1.488    vga/draw_x[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     1.655 r  vga/addra_player1_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.655    color_instance/player1_addr/D[3]
    SLICE_X36Y53         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.102ns  (logic 0.471ns (42.731%)  route 0.631ns (57.269%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.560     0.560    vga/clk_out1
    SLICE_X36Y57         FDCE                                         r  vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.128     0.688 f  vga/vc_reg[3]/Q
                         net (fo=86, routed)          0.408     1.095    vga/draw_y[3]
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.098     1.193 r  vga/addra_player1_reg[14]_i_25/O
                         net (fo=1, routed)           0.000     1.193    vga/addra_player1_reg[14]_i_25_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.257 r  vga/addra_player1_reg[14]_i_14/O[3]
                         net (fo=4, routed)           0.224     1.481    vga/spritey_64[3]
    SLICE_X38Y52         LUT5 (Prop_lut5_I0_O)        0.111     1.592 r  vga/addra_player1_reg[14]_i_8/O
                         net (fo=1, routed)           0.000     1.592    vga/addra_player1_reg[14]_i_8_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.662 r  vga/addra_player1_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.662    color_instance/player1_addr/D[11]
    SLICE_X38Y52         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.118ns  (logic 0.274ns (24.503%)  route 0.844ns (75.497%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.561     0.561    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  vga/hc_reg[1]/Q
                         net (fo=86, routed)          0.844     1.569    vga/draw_x[1]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.614 r  vga/addra_player1_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     1.614    vga/addra_player1_reg[3]_i_4_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.679 r  vga/addra_player1_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.679    color_instance/player1_addr/D[1]
    SLICE_X36Y53         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.128ns  (logic 0.497ns (44.051%)  route 0.631ns (55.949%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.560     0.560    vga/clk_out1
    SLICE_X36Y57         FDCE                                         r  vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.128     0.688 f  vga/vc_reg[3]/Q
                         net (fo=86, routed)          0.408     1.095    vga/draw_y[3]
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.098     1.193 r  vga/addra_player1_reg[14]_i_25/O
                         net (fo=1, routed)           0.000     1.193    vga/addra_player1_reg[14]_i_25_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.257 r  vga/addra_player1_reg[14]_i_14/O[3]
                         net (fo=4, routed)           0.224     1.481    vga/spritey_64[3]
    SLICE_X38Y52         LUT2 (Prop_lut2_I0_O)        0.112     1.593 r  vga/addra_player1_reg[14]_i_5/O
                         net (fo=1, routed)           0.000     1.593    vga/addra_player1_reg[14]_i_5_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     1.688 r  vga/addra_player1_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.688    color_instance/player1_addr/D[12]
    SLICE_X38Y52         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.127ns  (logic 0.468ns (41.508%)  route 0.659ns (58.492%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.561     0.561    vga/clk_out1
    SLICE_X37Y56         FDCE                                         r  vga/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  vga/hc_reg[8]/Q
                         net (fo=128, routed)         0.335     1.036    vga/drawX[3]
    SLICE_X36Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.081 r  vga/addra_player1_reg[11]_i_15/O
                         net (fo=1, routed)           0.000     1.081    vga/addra_player1_reg[11]_i_15_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.151 r  vga/addra_player1_reg[11]_i_12/O[0]
                         net (fo=4, routed)           0.325     1.476    nolabel_line437/addra_player1_reg[11]_i_1[0]
    SLICE_X38Y51         LUT5 (Prop_lut5_I0_O)        0.107     1.583 r  nolabel_line437/addra_player1_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     1.583    vga/addra_player1_reg[8][0]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.688 r  vga/addra_player1_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.688    color_instance/player1_addr/D[8]
    SLICE_X38Y51         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.128ns  (logic 0.365ns (32.347%)  route 0.763ns (67.653%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.561     0.561    vga/clk_out1
    SLICE_X42Y54         FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  vga/hc_reg[1]/Q
                         net (fo=86, routed)          0.763     1.488    vga/draw_x[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.635 r  vga/addra_player1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.635    vga/addra_player1_reg[3]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.689 r  vga/addra_player1_reg[4]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.689    color_instance/player1_addr/addra_player1_reg[5]_i_1[0]
    SLICE_X36Y54         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/player1_addr/addra_player1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.159ns  (logic 0.528ns (45.547%)  route 0.631ns (54.453%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.560     0.560    vga/clk_out1
    SLICE_X36Y57         FDCE                                         r  vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.128     0.688 f  vga/vc_reg[3]/Q
                         net (fo=86, routed)          0.408     1.095    vga/draw_y[3]
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.098     1.193 r  vga/addra_player1_reg[14]_i_25/O
                         net (fo=1, routed)           0.000     1.193    vga/addra_player1_reg[14]_i_25_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.257 r  vga/addra_player1_reg[14]_i_14/O[3]
                         net (fo=4, routed)           0.224     1.481    vga/spritey_64[3]
    SLICE_X38Y52         LUT2 (Prop_lut2_I0_O)        0.112     1.593 r  vga/addra_player1_reg[14]_i_5/O
                         net (fo=1, routed)           0.000     1.593    vga/addra_player1_reg[14]_i_5_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.126     1.719 r  vga/addra_player1_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.719    color_instance/player1_addr/D[13]
    SLICE_X38Y52         LDCE                                         r  color_instance/player1_addr/addra_player1_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     3.982 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.982    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     3.981 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.981    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     3.976 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     3.976 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     3.975 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     3.975 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     3.962 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.962    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     3.961 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.961    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.532 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.533 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     1.545 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.545 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     1.546 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.546 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     1.548 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.548    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     1.549 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.549    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Final_mb_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Final_mb_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.337ns  (logic 0.096ns (2.877%)  route 3.241ns (97.123%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Final_mb_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.574     6.574    Final_mb/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     3.238 f  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.666     4.904    Final_mb/clk_wiz_1/inst/clkfbout_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     5.000 f  Final_mb/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.574     6.574    Final_mb/clk_wiz_1/inst/clkfbout_buf_Final_mb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Final_mb_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 0.026ns (2.445%)  route 1.038ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    Final_mb/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.063    -0.515 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.489    -0.026    Final_mb/clk_wiz_1/inst/clkfbout_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Final_mb/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    Final_mb/clk_wiz_1/inst/clkfbout_buf_Final_mb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.575     6.575    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.549     0.549    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay          1963 Endpoints
Min Delay          1963 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player2/PlayerY_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.240ns  (logic 2.927ns (22.107%)  route 10.313ns (77.893%))
  Logic Levels:           11  (CARRY4=3 FDPE=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDPE                         0.000     0.000 r  player2/PlayerY_reg[8]/C
    SLICE_X32Y64         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  player2/PlayerY_reg[8]/Q
                         net (fo=23, routed)          1.560     1.979    player2/Q[4]
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.327     2.306 r  player2/Life_player2[3]_i_70/O
                         net (fo=4, routed)           1.109     3.416    player2/Life_player2[3]_i_70_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.326     3.742 r  player2/nolabel_line509_i_96/O
                         net (fo=1, routed)           0.000     3.742    bomb2/nolabel_line509_i_61_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  bomb2/nolabel_line509_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.275    bomb2/nolabel_line509_i_81_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  bomb2/nolabel_line509_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.392    bomb2/nolabel_line509_i_61_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.549 f  bomb2/nolabel_line509_i_37/CO[1]
                         net (fo=1, routed)           0.640     5.189    bomb2/nolabel_line509_i_37_n_2
    SLICE_X44Y68         LUT6 (Prop_lut6_I3_O)        0.332     5.521 f  bomb2/nolabel_line509_i_21/O
                         net (fo=2, routed)           1.343     6.863    bomb2/nolabel_line509_i_21_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.987 r  bomb2/nolabel_line509_i_14/O
                         net (fo=1, routed)           0.983     7.971    bomb1/nolabel_line509
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.095 f  bomb1/nolabel_line509_i_1/O
                         net (fo=67, routed)          1.134     9.228    bomb1/show_player2_bombed
    SLICE_X29Y86         LUT2 (Prop_lut2_I1_O)        0.118     9.346 r  bomb1/nolabel_line508_i_1/O
                         net (fo=84, routed)          2.395    11.741    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y117         LUT3 (Prop_lut3_I1_O)        0.350    12.091 r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=3, routed)           1.150    13.240    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X0Y55         RAMB18E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.655     4.984    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y55         RAMB18E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 player2/PlayerY_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.193ns  (logic 2.927ns (22.186%)  route 10.266ns (77.814%))
  Logic Levels:           11  (CARRY4=3 FDPE=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDPE                         0.000     0.000 r  player2/PlayerY_reg[8]/C
    SLICE_X32Y64         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  player2/PlayerY_reg[8]/Q
                         net (fo=23, routed)          1.560     1.979    player2/Q[4]
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.327     2.306 r  player2/Life_player2[3]_i_70/O
                         net (fo=4, routed)           1.109     3.416    player2/Life_player2[3]_i_70_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.326     3.742 r  player2/nolabel_line509_i_96/O
                         net (fo=1, routed)           0.000     3.742    bomb2/nolabel_line509_i_61_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  bomb2/nolabel_line509_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.275    bomb2/nolabel_line509_i_81_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  bomb2/nolabel_line509_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.392    bomb2/nolabel_line509_i_61_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.549 f  bomb2/nolabel_line509_i_37/CO[1]
                         net (fo=1, routed)           0.640     5.189    bomb2/nolabel_line509_i_37_n_2
    SLICE_X44Y68         LUT6 (Prop_lut6_I3_O)        0.332     5.521 f  bomb2/nolabel_line509_i_21/O
                         net (fo=2, routed)           1.343     6.863    bomb2/nolabel_line509_i_21_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.987 r  bomb2/nolabel_line509_i_14/O
                         net (fo=1, routed)           0.983     7.971    bomb1/nolabel_line509
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.095 f  bomb1/nolabel_line509_i_1/O
                         net (fo=67, routed)          1.134     9.228    bomb1/show_player2_bombed
    SLICE_X29Y86         LUT2 (Prop_lut2_I1_O)        0.118     9.346 r  bomb1/nolabel_line508_i_1/O
                         net (fo=84, routed)          2.395    11.741    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y117         LUT3 (Prop_lut3_I1_O)        0.350    12.091 r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=3, routed)           1.102    13.193    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y26         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.651     4.980    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 player2/PlayerY_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.932ns  (logic 2.903ns (22.449%)  route 10.029ns (77.551%))
  Logic Levels:           11  (CARRY4=3 FDPE=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDPE                         0.000     0.000 r  player2/PlayerY_reg[8]/C
    SLICE_X32Y64         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  player2/PlayerY_reg[8]/Q
                         net (fo=23, routed)          1.560     1.979    player2/Q[4]
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.327     2.306 r  player2/Life_player2[3]_i_70/O
                         net (fo=4, routed)           1.109     3.416    player2/Life_player2[3]_i_70_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.326     3.742 r  player2/nolabel_line509_i_96/O
                         net (fo=1, routed)           0.000     3.742    bomb2/nolabel_line509_i_61_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  bomb2/nolabel_line509_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.275    bomb2/nolabel_line509_i_81_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  bomb2/nolabel_line509_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.392    bomb2/nolabel_line509_i_61_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.549 f  bomb2/nolabel_line509_i_37/CO[1]
                         net (fo=1, routed)           0.640     5.189    bomb2/nolabel_line509_i_37_n_2
    SLICE_X44Y68         LUT6 (Prop_lut6_I3_O)        0.332     5.521 f  bomb2/nolabel_line509_i_21/O
                         net (fo=2, routed)           1.343     6.863    bomb2/nolabel_line509_i_21_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.987 r  bomb2/nolabel_line509_i_14/O
                         net (fo=1, routed)           0.983     7.971    bomb1/nolabel_line509
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.095 f  bomb1/nolabel_line509_i_1/O
                         net (fo=67, routed)          1.134     9.228    bomb1/show_player2_bombed
    SLICE_X29Y86         LUT2 (Prop_lut2_I1_O)        0.118     9.346 r  bomb1/nolabel_line508_i_1/O
                         net (fo=84, routed)          2.395    11.741    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y117         LUT3 (Prop_lut3_I0_O)        0.326    12.067 r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.865    12.932    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y25         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.646     4.975    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 player2/PlayerY_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.855ns  (logic 2.895ns (22.521%)  route 9.960ns (77.479%))
  Logic Levels:           11  (CARRY4=3 FDPE=1 LUT2=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDPE                         0.000     0.000 r  player2/PlayerY_reg[8]/C
    SLICE_X32Y64         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  player2/PlayerY_reg[8]/Q
                         net (fo=23, routed)          1.560     1.979    player2/Q[4]
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.327     2.306 r  player2/Life_player2[3]_i_70/O
                         net (fo=4, routed)           1.109     3.416    player2/Life_player2[3]_i_70_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.326     3.742 r  player2/nolabel_line509_i_96/O
                         net (fo=1, routed)           0.000     3.742    bomb2/nolabel_line509_i_61_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  bomb2/nolabel_line509_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.275    bomb2/nolabel_line509_i_81_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  bomb2/nolabel_line509_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.392    bomb2/nolabel_line509_i_61_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.549 f  bomb2/nolabel_line509_i_37/CO[1]
                         net (fo=1, routed)           0.640     5.189    bomb2/nolabel_line509_i_37_n_2
    SLICE_X44Y68         LUT6 (Prop_lut6_I3_O)        0.332     5.521 f  bomb2/nolabel_line509_i_21/O
                         net (fo=2, routed)           1.343     6.863    bomb2/nolabel_line509_i_21_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.987 r  bomb2/nolabel_line509_i_14/O
                         net (fo=1, routed)           0.983     7.971    bomb1/nolabel_line509
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.095 f  bomb1/nolabel_line509_i_1/O
                         net (fo=67, routed)          1.134     9.228    bomb1/show_player2_bombed
    SLICE_X29Y86         LUT2 (Prop_lut2_I1_O)        0.118     9.346 r  bomb1/nolabel_line508_i_1/O
                         net (fo=84, routed)          1.471    10.817    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    SLICE_X8Y107         LUT2 (Prop_lut2_I0_O)        0.318    11.135 r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.720    12.855    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ramloop[0].ram.ram_ena
    RAMB18_X0Y54         RAMB18E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.655     4.984    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y54         RAMB18E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 player2/PlayerY_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.726ns  (logic 2.903ns (22.812%)  route 9.823ns (77.188%))
  Logic Levels:           11  (CARRY4=3 FDPE=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDPE                         0.000     0.000 r  player2/PlayerY_reg[8]/C
    SLICE_X32Y64         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  player2/PlayerY_reg[8]/Q
                         net (fo=23, routed)          1.560     1.979    player2/Q[4]
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.327     2.306 r  player2/Life_player2[3]_i_70/O
                         net (fo=4, routed)           1.109     3.416    player2/Life_player2[3]_i_70_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.326     3.742 r  player2/nolabel_line509_i_96/O
                         net (fo=1, routed)           0.000     3.742    bomb2/nolabel_line509_i_61_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  bomb2/nolabel_line509_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.275    bomb2/nolabel_line509_i_81_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  bomb2/nolabel_line509_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.392    bomb2/nolabel_line509_i_61_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.549 f  bomb2/nolabel_line509_i_37/CO[1]
                         net (fo=1, routed)           0.640     5.189    bomb2/nolabel_line509_i_37_n_2
    SLICE_X44Y68         LUT6 (Prop_lut6_I3_O)        0.332     5.521 f  bomb2/nolabel_line509_i_21/O
                         net (fo=2, routed)           1.343     6.863    bomb2/nolabel_line509_i_21_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.987 r  bomb2/nolabel_line509_i_14/O
                         net (fo=1, routed)           0.983     7.971    bomb1/nolabel_line509
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.095 f  bomb1/nolabel_line509_i_1/O
                         net (fo=67, routed)          1.134     9.228    bomb1/show_player2_bombed
    SLICE_X29Y86         LUT2 (Prop_lut2_I1_O)        0.118     9.346 r  bomb1/nolabel_line508_i_1/O
                         net (fo=84, routed)          2.395    11.741    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y117         LUT3 (Prop_lut3_I0_O)        0.326    12.067 r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.659    12.726    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y22         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.653     4.982    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 player2/PlayerY_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.646ns  (logic 2.927ns (23.146%)  route 9.719ns (76.854%))
  Logic Levels:           11  (CARRY4=3 FDPE=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDPE                         0.000     0.000 r  player2/PlayerY_reg[8]/C
    SLICE_X32Y64         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  player2/PlayerY_reg[8]/Q
                         net (fo=23, routed)          1.560     1.979    player2/Q[4]
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.327     2.306 r  player2/Life_player2[3]_i_70/O
                         net (fo=4, routed)           1.109     3.416    player2/Life_player2[3]_i_70_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.326     3.742 r  player2/nolabel_line509_i_96/O
                         net (fo=1, routed)           0.000     3.742    bomb2/nolabel_line509_i_61_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  bomb2/nolabel_line509_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.275    bomb2/nolabel_line509_i_81_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  bomb2/nolabel_line509_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.392    bomb2/nolabel_line509_i_61_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.549 f  bomb2/nolabel_line509_i_37/CO[1]
                         net (fo=1, routed)           0.640     5.189    bomb2/nolabel_line509_i_37_n_2
    SLICE_X44Y68         LUT6 (Prop_lut6_I3_O)        0.332     5.521 f  bomb2/nolabel_line509_i_21/O
                         net (fo=2, routed)           1.343     6.863    bomb2/nolabel_line509_i_21_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.987 r  bomb2/nolabel_line509_i_14/O
                         net (fo=1, routed)           0.983     7.971    bomb1/nolabel_line509
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.095 f  bomb1/nolabel_line509_i_1/O
                         net (fo=67, routed)          1.134     9.228    bomb1/show_player2_bombed
    SLICE_X29Y86         LUT2 (Prop_lut2_I1_O)        0.118     9.346 r  bomb1/nolabel_line508_i_1/O
                         net (fo=84, routed)          2.395    11.741    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y117         LUT3 (Prop_lut3_I1_O)        0.350    12.091 r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=3, routed)           0.555    12.646    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y23         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.648     4.977    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 player2/PlayerY_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.384ns  (logic 2.577ns (20.809%)  route 9.807ns (79.191%))
  Logic Levels:           10  (CARRY4=3 FDPE=1 LUT2=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDPE                         0.000     0.000 r  player2/PlayerY_reg[8]/C
    SLICE_X32Y64         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  player2/PlayerY_reg[8]/Q
                         net (fo=23, routed)          1.560     1.979    player2/Q[4]
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.327     2.306 r  player2/Life_player2[3]_i_70/O
                         net (fo=4, routed)           1.109     3.416    player2/Life_player2[3]_i_70_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.326     3.742 r  player2/nolabel_line509_i_96/O
                         net (fo=1, routed)           0.000     3.742    bomb2/nolabel_line509_i_61_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  bomb2/nolabel_line509_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.275    bomb2/nolabel_line509_i_81_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  bomb2/nolabel_line509_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.392    bomb2/nolabel_line509_i_61_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.549 f  bomb2/nolabel_line509_i_37/CO[1]
                         net (fo=1, routed)           0.640     5.189    bomb2/nolabel_line509_i_37_n_2
    SLICE_X44Y68         LUT6 (Prop_lut6_I3_O)        0.332     5.521 f  bomb2/nolabel_line509_i_21/O
                         net (fo=2, routed)           1.343     6.863    bomb2/nolabel_line509_i_21_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.987 r  bomb2/nolabel_line509_i_14/O
                         net (fo=1, routed)           0.983     7.971    bomb1/nolabel_line509
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.095 f  bomb1/nolabel_line509_i_1/O
                         net (fo=67, routed)          1.134     9.228    bomb1/show_player2_bombed
    SLICE_X29Y86         LUT2 (Prop_lut2_I1_O)        0.118     9.346 r  bomb1/nolabel_line508_i_1/O
                         net (fo=84, routed)          3.038    12.384    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena
    RAMB36_X0Y28         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.658     4.987    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 bomb2/Bomb_Y_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.245ns  (logic 2.503ns (20.441%)  route 9.742ns (79.559%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         LDCE                         0.000     0.000 r  bomb2/Bomb_Y_reg[5]/G
    SLICE_X46Y63         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  bomb2/Bomb_Y_reg[5]/Q
                         net (fo=70, routed)          1.678     2.303    bomb2/PlayerY_reg[9][1]
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.124     2.427 r  bomb2/Life_player1[3]_i_100/O
                         net (fo=8, routed)           1.331     3.758    player1/Life_player1_reg[3]_i_75
    SLICE_X46Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.882 r  player1/nolabel_line494_i_101/O
                         net (fo=1, routed)           0.000     3.882    bomb2/nolabel_line494_i_65_0[1]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.415 r  bomb2/nolabel_line494_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.415    bomb2/nolabel_line494_i_86_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.532 r  bomb2/nolabel_line494_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.532    bomb2/nolabel_line494_i_65_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.689 f  bomb2/nolabel_line494_i_41/CO[1]
                         net (fo=1, routed)           0.972     5.661    bomb2/nolabel_line494_i_41_n_2
    SLICE_X44Y68         LUT6 (Prop_lut6_I3_O)        0.332     5.993 f  bomb2/nolabel_line494_i_23/O
                         net (fo=1, routed)           0.785     6.778    bomb2/nolabel_line494_i_23_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  bomb2/nolabel_line494_i_16/O
                         net (fo=1, routed)           0.665     7.566    bomb1/nolabel_line494
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.690 f  bomb1/nolabel_line494_i_1/O
                         net (fo=73, routed)          1.171     8.862    vga/show_player1_bombed
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.986 r  vga/nolabel_line493_i_1/O
                         net (fo=154, routed)         1.276    10.261    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.119    10.380 r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, routed)           1.865    12.245    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB18_X0Y24         RAMB18E1                                     r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.477     4.806    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 player2/PlayerY_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.173ns  (logic 2.903ns (23.847%)  route 9.270ns (76.153%))
  Logic Levels:           11  (CARRY4=3 FDPE=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDPE                         0.000     0.000 r  player2/PlayerY_reg[8]/C
    SLICE_X32Y64         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  player2/PlayerY_reg[8]/Q
                         net (fo=23, routed)          1.560     1.979    player2/Q[4]
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.327     2.306 r  player2/Life_player2[3]_i_70/O
                         net (fo=4, routed)           1.109     3.416    player2/Life_player2[3]_i_70_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.326     3.742 r  player2/nolabel_line509_i_96/O
                         net (fo=1, routed)           0.000     3.742    bomb2/nolabel_line509_i_61_0[1]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.275 r  bomb2/nolabel_line509_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.275    bomb2/nolabel_line509_i_81_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.392 r  bomb2/nolabel_line509_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.392    bomb2/nolabel_line509_i_61_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.549 f  bomb2/nolabel_line509_i_37/CO[1]
                         net (fo=1, routed)           0.640     5.189    bomb2/nolabel_line509_i_37_n_2
    SLICE_X44Y68         LUT6 (Prop_lut6_I3_O)        0.332     5.521 f  bomb2/nolabel_line509_i_21/O
                         net (fo=2, routed)           1.343     6.863    bomb2/nolabel_line509_i_21_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.987 r  bomb2/nolabel_line509_i_14/O
                         net (fo=1, routed)           0.983     7.971    bomb1/nolabel_line509
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.095 f  bomb1/nolabel_line509_i_1/O
                         net (fo=67, routed)          1.134     9.228    bomb1/show_player2_bombed
    SLICE_X29Y86         LUT2 (Prop_lut2_I1_O)        0.118     9.346 r  bomb1/nolabel_line508_i_1/O
                         net (fo=84, routed)          1.471    10.817    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y107         LUT3 (Prop_lut3_I2_O)        0.326    11.143 r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           1.030    12.173    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y24         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.643     4.972    color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 bomb2/Bomb_Y_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.027ns  (logic 2.508ns (20.853%)  route 9.519ns (79.147%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         LDCE                         0.000     0.000 r  bomb2/Bomb_Y_reg[5]/G
    SLICE_X46Y63         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  bomb2/Bomb_Y_reg[5]/Q
                         net (fo=70, routed)          1.678     2.303    bomb2/PlayerY_reg[9][1]
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.124     2.427 r  bomb2/Life_player1[3]_i_100/O
                         net (fo=8, routed)           1.331     3.758    player1/Life_player1_reg[3]_i_75
    SLICE_X46Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.882 r  player1/nolabel_line494_i_101/O
                         net (fo=1, routed)           0.000     3.882    bomb2/nolabel_line494_i_65_0[1]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.415 r  bomb2/nolabel_line494_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.415    bomb2/nolabel_line494_i_86_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.532 r  bomb2/nolabel_line494_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.532    bomb2/nolabel_line494_i_65_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.689 f  bomb2/nolabel_line494_i_41/CO[1]
                         net (fo=1, routed)           0.972     5.661    bomb2/nolabel_line494_i_41_n_2
    SLICE_X44Y68         LUT6 (Prop_lut6_I3_O)        0.332     5.993 f  bomb2/nolabel_line494_i_23/O
                         net (fo=1, routed)           0.785     6.778    bomb2/nolabel_line494_i_23_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.902 r  bomb2/nolabel_line494_i_16/O
                         net (fo=1, routed)           0.665     7.566    bomb1/nolabel_line494
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.690 f  bomb1/nolabel_line494_i_1/O
                         net (fo=73, routed)          1.171     8.862    vga/show_player1_bombed
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.986 r  vga/nolabel_line493_i_1/O
                         net (fo=154, routed)         1.276    10.261    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.385 r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=4, routed)           1.641    12.027    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ramloop[0].ram.ram_ena
    RAMB36_X1Y4          RAMB36E1                                     r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.479     4.808    color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 color_instance/bomb1_wave_addr/addra_bomb_wave_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            color_instance/nolabel_line503/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.158ns (36.181%)  route 0.279ns (63.819%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         LDCE                         0.000     0.000 r  color_instance/bomb1_wave_addr/addra_bomb_wave_reg[11]/G
    SLICE_X37Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  color_instance/bomb1_wave_addr/addra_bomb_wave_reg[11]/Q
                         net (fo=4, routed)           0.279     0.437    color_instance/nolabel_line503/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X36Y87         FDRE                                         r  color_instance/nolabel_line503/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.825     1.939    color_instance/nolabel_line503/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y87         FDRE                                         r  color_instance/nolabel_line503/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C

Slack:                    inf
  Source:                 color_instance/bomb2_wave_addr/addra_bomb_wave_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.178ns (40.747%)  route 0.259ns (59.253%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         LDCE                         0.000     0.000 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[2]/G
    SLICE_X50Y77         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[2]/Q
                         net (fo=4, routed)           0.259     0.437    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y15         RAMB36E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.865     1.979    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 color_instance/bomb1_wave_addr/addra_bomb_wave_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            color_instance/nolabel_line503/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.158ns (35.374%)  route 0.289ns (64.626%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         LDCE                         0.000     0.000 r  color_instance/bomb1_wave_addr/addra_bomb_wave_reg[10]/G
    SLICE_X37Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  color_instance/bomb1_wave_addr/addra_bomb_wave_reg[10]/Q
                         net (fo=5, routed)           0.289     0.447    color_instance/nolabel_line503/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X40Y84         FDRE                                         r  color_instance/nolabel_line503/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.825     1.938    color_instance/nolabel_line503/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y84         FDRE                                         r  color_instance/nolabel_line503/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C

Slack:                    inf
  Source:                 color_instance/bomb2_wave_addr/addra_bomb_wave_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.178ns (39.443%)  route 0.273ns (60.557%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         LDCE                         0.000     0.000 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[4]/G
    SLICE_X50Y77         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[4]/Q
                         net (fo=4, routed)           0.273     0.451    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y15         RAMB36E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.865     1.979    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 color_instance/bomb2_wave_addr/addra_bomb_wave_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.158ns (34.542%)  route 0.299ns (65.458%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         LDCE                         0.000     0.000 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[7]/G
    SLICE_X53Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[7]/Q
                         net (fo=4, routed)           0.299     0.457    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y15         RAMB36E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.865     1.979    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 color_instance/bomb2_wave_addr/addra_bomb_wave_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.158ns (33.844%)  route 0.309ns (66.156%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         LDCE                         0.000     0.000 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[5]/G
    SLICE_X53Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[5]/Q
                         net (fo=4, routed)           0.309     0.467    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y35         RAMB18E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.874     1.988    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y35         RAMB18E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 color_instance/bomb2_wave_addr/addra_bomb_wave_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.158ns (33.543%)  route 0.313ns (66.457%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         LDCE                         0.000     0.000 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[8]/G
    SLICE_X53Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[8]/Q
                         net (fo=4, routed)           0.313     0.471    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y35         RAMB18E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.874     1.988    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y35         RAMB18E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 color_instance/bomb2_wave_addr/addra_bomb_wave_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.158ns (32.586%)  route 0.327ns (67.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         LDCE                         0.000     0.000 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[7]/G
    SLICE_X53Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[7]/Q
                         net (fo=4, routed)           0.327     0.485    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y35         RAMB18E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.874     1.988    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y35         RAMB18E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 color_instance/bomb2_wave_addr/addra_bomb_wave_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.178ns (36.304%)  route 0.312ns (63.696%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         LDCE                         0.000     0.000 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[1]/G
    SLICE_X50Y77         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[1]/Q
                         net (fo=4, routed)           0.312     0.490    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y15         RAMB36E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.865     1.979    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 color_instance/bomb2_wave_addr/addra_bomb_wave_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.158ns (31.960%)  route 0.336ns (68.040%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         LDCE                         0.000     0.000 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[9]/G
    SLICE_X53Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  color_instance/bomb2_wave_addr/addra_bomb_wave_reg[9]/Q
                         net (fo=4, routed)           0.336     0.494    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X2Y34         RAMB18E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.875     1.989    color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Final_mb_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Final_mb/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.672ns  (logic 0.124ns (7.418%)  route 1.548ns (92.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.548     1.548    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X2Y25          LUT4 (Prop_lut4_I0_O)        0.124     1.672 r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.672    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X2Y25          FDRE                                         r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.502     1.502    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X2Y25          FDRE                                         r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.455    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.455     1.455    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        1.533     1.533    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.223    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.859     0.859    Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 Final_mb/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Final_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.045ns (6.262%)  route 0.674ns (93.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.674     0.674    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X2Y25          LUT4 (Prop_lut4_I0_O)        0.045     0.719 r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.719    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X2Y25          FDRE                                         r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Final_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.816     0.816    Final_mb/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  Final_mb/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    Final_mb/clk_wiz_1/inst/clk_out1_Final_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Final_mb/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2571, routed)        0.850     0.850    Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X2Y25          FDRE                                         r  Final_mb/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.348ns  (logic 1.440ns (9.386%)  route 13.907ns (90.614%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=251, routed)         8.788    10.105    vga_to_hdmi/inst/encr/rst
    SLICE_X15Y2          LUT2 (Prop_lut2_I0_O)        0.124    10.229 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          5.119    15.348    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X10Y35         FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.446     1.446    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X10Y35         FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.069ns  (logic 1.440ns (9.560%)  route 13.628ns (90.440%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=251, routed)         8.788    10.105    vga_to_hdmi/inst/encr/rst
    SLICE_X15Y2          LUT2 (Prop_lut2_I0_O)        0.124    10.229 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.840    15.069    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X10Y33         FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.444     1.444    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X10Y33         FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.796ns  (logic 1.440ns (9.736%)  route 13.355ns (90.264%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=251, routed)         8.788    10.105    vga_to_hdmi/inst/encr/rst
    SLICE_X15Y2          LUT2 (Prop_lut2_I0_O)        0.124    10.229 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.567    14.796    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X1Y41          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.518     1.518    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y41          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.758ns  (logic 1.440ns (9.761%)  route 13.318ns (90.239%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=251, routed)         8.788    10.105    vga_to_hdmi/inst/encr/rst
    SLICE_X15Y2          LUT2 (Prop_lut2_I0_O)        0.124    10.229 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.529    14.758    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X8Y33          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.443     1.443    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X8Y33          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.758ns  (logic 1.440ns (9.761%)  route 13.318ns (90.239%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=251, routed)         8.788    10.105    vga_to_hdmi/inst/encr/rst
    SLICE_X15Y2          LUT2 (Prop_lut2_I0_O)        0.124    10.229 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.529    14.758    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X9Y33          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.443     1.443    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X9Y33          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.758ns  (logic 1.440ns (9.761%)  route 13.318ns (90.239%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=251, routed)         8.788    10.105    vga_to_hdmi/inst/encr/rst
    SLICE_X15Y2          LUT2 (Prop_lut2_I0_O)        0.124    10.229 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.529    14.758    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X8Y33          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.443     1.443    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X8Y33          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.654ns  (logic 1.440ns (9.830%)  route 13.213ns (90.170%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=251, routed)         8.788    10.105    vga_to_hdmi/inst/encr/rst
    SLICE_X15Y2          LUT2 (Prop_lut2_I0_O)        0.124    10.229 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.425    14.654    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X1Y40          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.517     1.517    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y40          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.653ns  (logic 1.440ns (9.831%)  route 13.213ns (90.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=251, routed)         8.788    10.105    vga_to_hdmi/inst/encr/rst
    SLICE_X15Y2          LUT2 (Prop_lut2_I0_O)        0.124    10.229 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.424    14.653    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X2Y41          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.518     1.518    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y41          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.383ns  (logic 1.440ns (10.016%)  route 12.942ns (89.984%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=251, routed)         8.788    10.105    vga_to_hdmi/inst/encr/rst
    SLICE_X15Y2          LUT2 (Prop_lut2_I0_O)        0.124    10.229 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.154    14.383    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X6Y33          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.510     1.510    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X6Y33          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.383ns  (logic 1.440ns (10.016%)  route 12.942ns (89.984%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=251, routed)         8.788    10.105    vga_to_hdmi/inst/encr/rst
    SLICE_X15Y2          LUT2 (Prop_lut2_I0_O)        0.124    10.229 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.154    14.383    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X7Y33          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         1.510     1.510    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X7Y33          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line437/player2_dead_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[25].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.276ns (16.603%)  route 1.386ns (83.397%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE                         0.000     0.000 r  nolabel_line437/player2_dead_reg/C
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line437/player2_dead_reg/Q
                         net (fo=77, routed)          1.004     1.145    nolabel_line437/player2_dead
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.190 r  nolabel_line437/vga_to_hdmi_i_107_replica_comp_1/O
                         net (fo=17, routed)          0.256     1.445    nolabel_line437/player2_dead_reg_4_repN_3
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.490 r  nolabel_line437/vga_to_hdmi_i_71/O
                         net (fo=1, routed)           0.127     1.617    vga/hdmi_tmds_clk_p_26
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.662 r  vga/vga_to_hdmi_i_15/O
                         net (fo=1, routed)           0.000     1.662    vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X33Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[25].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.819     0.819    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[25].srl16_i_srlopt/C

Slack:                    inf
  Source:                 nolabel_line437/player2_dead_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.276ns (16.026%)  route 1.446ns (83.974%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE                         0.000     0.000 r  nolabel_line437/player2_dead_reg/C
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line437/player2_dead_reg/Q
                         net (fo=77, routed)          1.004     1.145    nolabel_line437/player2_dead
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.190 r  nolabel_line437/vga_to_hdmi_i_107_replica_comp_1/O
                         net (fo=17, routed)          0.323     1.513    nolabel_line437/player2_dead_reg_4_repN_3
    SLICE_X29Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.558 r  nolabel_line437/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.120     1.677    vga/hdmi_tmds_clk_p_44
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.722 r  vga/vga_to_hdmi_i_9_comp_1/O
                         net (fo=1, routed)           0.000     1.722    vga_to_hdmi/inst/srldly_0/data_i[29]
    SLICE_X32Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.819     0.819    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X32Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i_srlopt/C

Slack:                    inf
  Source:                 nolabel_line437/player2_dead_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.276ns (15.838%)  route 1.467ns (84.162%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE                         0.000     0.000 r  nolabel_line437/player2_dead_reg/C
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line437/player2_dead_reg/Q
                         net (fo=77, routed)          1.004     1.145    nolabel_line437/player2_dead
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.190 r  nolabel_line437/vga_to_hdmi_i_107_replica_comp_1/O
                         net (fo=17, routed)          0.320     1.510    nolabel_line437/player2_dead_reg_4_repN_3
    SLICE_X30Y79         LUT5 (Prop_lut5_I0_O)        0.045     1.555 r  nolabel_line437/vga_to_hdmi_i_77/O
                         net (fo=1, routed)           0.143     1.698    vga/hdmi_tmds_clk_p_20
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.743 r  vga/vga_to_hdmi_i_17_comp_1/O
                         net (fo=1, routed)           0.000     1.743    vga_to_hdmi/inst/srldly_0/data_i[37]
    SLICE_X32Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.819     0.819    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X32Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/C

Slack:                    inf
  Source:                 nolabel_line437/player2_dead_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.771ns  (logic 0.276ns (15.581%)  route 1.495ns (84.419%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE                         0.000     0.000 r  nolabel_line437/player2_dead_reg/C
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line437/player2_dead_reg/Q
                         net (fo=77, routed)          1.004     1.145    nolabel_line437/player2_dead
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.190 r  nolabel_line437/vga_to_hdmi_i_107_replica_comp_1/O
                         net (fo=17, routed)          0.323     1.513    nolabel_line437/player2_dead_reg_4_repN_3
    SLICE_X29Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.558 r  nolabel_line437/vga_to_hdmi_i_35/O
                         net (fo=1, routed)           0.169     1.726    vga/hdmi_tmds_clk_p_62
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.771 r  vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.000     1.771    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X33Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.819     0.819    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i_srlopt/C

Slack:                    inf
  Source:                 nolabel_line437/player2_dead_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[26].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.276ns (15.386%)  route 1.518ns (84.614%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE                         0.000     0.000 r  nolabel_line437/player2_dead_reg/C
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line437/player2_dead_reg/Q
                         net (fo=77, routed)          1.004     1.145    nolabel_line437/player2_dead
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.190 r  nolabel_line437/vga_to_hdmi_i_107_replica_comp_1/O
                         net (fo=17, routed)          0.298     1.488    nolabel_line437/player2_dead_reg_4_repN_3
    SLICE_X33Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.533 r  nolabel_line437/vga_to_hdmi_i_68/O
                         net (fo=1, routed)           0.216     1.749    vga/hdmi_tmds_clk_p_29
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  vga/vga_to_hdmi_i_14/O
                         net (fo=1, routed)           0.000     1.794    vga_to_hdmi/inst/srldly_0/data_i[24]
    SLICE_X33Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[26].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.820     0.820    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[26].srl16_i_srlopt/C

Slack:                    inf
  Source:                 nolabel_line437/player2_dead_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[29].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.276ns (15.238%)  route 1.535ns (84.762%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE                         0.000     0.000 r  nolabel_line437/player2_dead_reg/C
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line437/player2_dead_reg/Q
                         net (fo=77, routed)          1.004     1.145    nolabel_line437/player2_dead
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.190 r  nolabel_line437/vga_to_hdmi_i_107_replica_comp_1/O
                         net (fo=17, routed)          0.252     1.442    nolabel_line437/player2_dead_reg_4_repN_3
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.487 r  nolabel_line437/vga_to_hdmi_i_59/O
                         net (fo=1, routed)           0.279     1.766    vga/hdmi_tmds_clk_p_38
    SLICE_X30Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.000     1.811    vga_to_hdmi/inst/srldly_0/data_i[27]
    SLICE_X30Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.820     0.820    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y81         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i_srlopt/C

Slack:                    inf
  Source:                 bomb2/Bomb_X_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.828ns  (logic 0.403ns (22.047%)  route 1.425ns (77.953%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         LDCE                         0.000     0.000 r  bomb2/Bomb_X_reg[9]/G
    SLICE_X42Y67         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  bomb2/Bomb_X_reg[9]/Q
                         net (fo=65, routed)          0.181     0.359    bomb2/PlayerX_reg[9]_0[3]
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.404 r  bomb2/nolabel_line494_i_16/O
                         net (fo=1, routed)           0.221     0.625    bomb1/nolabel_line494
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.670 f  bomb1/nolabel_line494_i_1/O
                         net (fo=73, routed)          0.435     1.104    nolabel_line437/show_player1_bombed
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.045     1.149 f  nolabel_line437/vga_to_hdmi_i_114/O
                         net (fo=24, routed)          0.245     1.394    color_instance/sel0[9]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.439 r  color_instance/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.344     1.783    vga/hdmi_tmds_clk_p_58
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  vga/vga_to_hdmi_i_5_comp_1/O
                         net (fo=1, routed)           0.000     1.828    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X34Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.817     0.817    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X34Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[19].srl16_i_srlopt/C

Slack:                    inf
  Source:                 nolabel_line437/player2_dead_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.276ns (15.005%)  route 1.563ns (84.995%))
  Logic Levels:           4  (FDCE=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE                         0.000     0.000 r  nolabel_line437/player2_dead_reg/C
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line437/player2_dead_reg/Q
                         net (fo=77, routed)          1.004     1.145    nolabel_line437/player2_dead
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.190 r  nolabel_line437/vga_to_hdmi_i_107_replica_comp_1/O
                         net (fo=17, routed)          0.310     1.500    nolabel_line437/player2_dead_reg_4_repN_3
    SLICE_X28Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.545 r  nolabel_line437/vga_to_hdmi_i_32_comp/O
                         net (fo=1, routed)           0.249     1.794    vga/hdmi_tmds_clk_p_65
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.000     1.839    vga_to_hdmi/inst/srldly_0/data_i[20]
    SLICE_X31Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.819     0.819    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X31Y80         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i_srlopt/C

Slack:                    inf
  Source:                 bomb2/Bomb_X_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[32].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.853ns  (logic 0.403ns (21.747%)  route 1.450ns (78.253%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         LDCE                         0.000     0.000 r  bomb2/Bomb_X_reg[9]/G
    SLICE_X42Y67         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  bomb2/Bomb_X_reg[9]/Q
                         net (fo=65, routed)          0.181     0.359    bomb2/PlayerX_reg[9]_0[3]
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.404 r  bomb2/nolabel_line494_i_16/O
                         net (fo=1, routed)           0.221     0.625    bomb1/nolabel_line494
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.670 f  bomb1/nolabel_line494_i_1/O
                         net (fo=73, routed)          0.435     1.104    nolabel_line437/show_player1_bombed
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.045     1.149 f  nolabel_line437/vga_to_hdmi_i_114/O
                         net (fo=24, routed)          0.253     1.403    color_instance/sel0[9]
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.448 r  color_instance/vga_to_hdmi_i_100/O
                         net (fo=1, routed)           0.360     1.808    vga/hdmi_tmds_clk_p_1
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  vga/vga_to_hdmi_i_24/O
                         net (fo=1, routed)           0.000     1.853    vga_to_hdmi/inst/srldly_0/data_i[30]
    SLICE_X33Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[32].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.818     0.818    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X33Y79         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[32].srl16_i_srlopt/C

Slack:                    inf
  Source:                 bomb2/Bomb_X_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[17].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.403ns (21.733%)  route 1.451ns (78.267%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         LDCE                         0.000     0.000 r  bomb2/Bomb_X_reg[9]/G
    SLICE_X42Y67         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  bomb2/Bomb_X_reg[9]/Q
                         net (fo=65, routed)          0.181     0.359    bomb2/PlayerX_reg[9]_0[3]
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.404 r  bomb2/nolabel_line494_i_16/O
                         net (fo=1, routed)           0.221     0.625    bomb1/nolabel_line494
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.670 f  bomb1/nolabel_line494_i_1/O
                         net (fo=73, routed)          0.435     1.104    nolabel_line437/show_player1_bombed
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.045     1.149 f  nolabel_line437/vga_to_hdmi_i_114/O
                         net (fo=24, routed)          0.289     1.439    color_instance/sel0[9]
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.484 r  color_instance/vga_to_hdmi_i_49/O
                         net (fo=1, routed)           0.326     1.809    vga/hdmi_tmds_clk_p_52
    SLICE_X31Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.000     1.854    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X31Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[17].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=1096, routed)        0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=212, routed)         0.817     0.817    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X31Y78         FDRE                                         r  vga_to_hdmi/inst/srldly_0/srl[17].srl16_i_srlopt/C





