# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:13 on Apr 15,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# ** Error: (vlog-13069) ./phasor.sv(25): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ./phasor.sv(35): (vlog-2730) Undefined variable: 'freq'.
# End time: 16:44:13 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./phasor.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:18 on Apr 15,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 16:48:18 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work phasor_tb 
# Start time: 16:48:19 on Apr 15,2022
# Loading sv_std.std
# Loading work.phasor_tb
# Loading work.phasor
# ** Error: (vsim-3033) ./phasor.sv(18): Instantiation of 'sync_rom' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /phasor_tb/DUT File: ./phasor.sv
#         Searched libraries:
#             C:/Users/brian/OneDrive/Documents/Cornell/advancedmicrocontrollers/ECE-5760---Advanced-Microcontroller/final/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:03 on Apr 15,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 16:49:03 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:03 on Apr 15,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 16:49:03 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work phasor_tb 
# Start time: 16:48:19 on Apr 15,2022
# Loading sv_std.std
# Loading work.phasor_tb
# Loading work.phasor
# Loading work.sync_rom
# ** Error: Cannot open macro file: phasor_tb_wave.do
# Error in macro ./runlab.do line 22
# Cannot open macro file: phasor_tb_wave.do
#     while executing
# "do phasor_tb_wave.do"
add wave -position end  sim:/phasor_tb/freq
add wave -position end  sim:/phasor_tb/mag
add wave -position 0  sim:/phasor_tb/clk
add wave -position 1  sim:/phasor_tb/reset
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brian/OneDrive/Documents/Cornell/advancedmicrocontrollers/ECE-5760---Advanced-Microcontroller/final/phaosr_tb_wave.do
run -all
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:49 on Apr 15,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 16:50:49 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:49 on Apr 15,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 16:50:49 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:50:50 on Apr 15,2022, Elapsed time: 0:02:31
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work phasor_tb 
# Start time: 16:50:50 on Apr 15,2022
# Loading sv_std.std
# Loading work.phasor_tb
# Loading work.phasor
# Loading work.sync_rom
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in phasor_tb for port 'out'.
#    Time: 0 ps  Iteration: 0  Instance: /phasor_tb/DUT File: ./phasor.sv
# ** Warning: (vsim-3017) ./phasor.sv(33): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /phasor_tb/DUT File: ./phasor.sv
# ** Warning: (vsim-3722) ./phasor.sv(33): [TFMPC] - Missing connection for port 'out'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 16
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:13 on Apr 15,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 16:51:13 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:13 on Apr 15,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 16:51:13 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work phasor_tb 
# Start time: 16:50:50 on Apr 15,2022
# Loading sv_std.std
# Loading work.phasor_tb
# Loading work.phasor
# Loading work.sync_rom
# ** Error: Cannot open macro file: phasor_tb_wave.do
# Error in macro ./runlab.do line 22
# Cannot open macro file: phasor_tb_wave.do
#     while executing
# "do phasor_tb_wave.do"
add wave -position end  sim:/phasor_tb/out
add wave -position end  sim:/phasor_tb/mag
add wave -position end  sim:/phasor_tb/freq
add wave -position end  sim:/phasor_tb/clk
add wave -position 0  sim:/phasor_tb/reset
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brian/OneDrive/Documents/Cornell/advancedmicrocontrollers/ECE-5760---Advanced-Microcontroller/final/phasor_tb_wave.do
run -all
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:03 on Apr 16,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 14:10:04 on Apr 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:04 on Apr 16,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 14:10:04 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:10:06 on Apr 16,2022, Elapsed time: 21:19:16
# Errors: 4, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work phasor_tb 
# Start time: 14:10:07 on Apr 16,2022
# Loading sv_std.std
# Loading work.phasor_tb
# Loading work.phasor
# Loading work.sync_rom
# ** Error: (vsim-8378) ./phasor.sv(37): Port size (4) does not match connection size (27) for implicit .name connection port 'mag'. The port definition is at: ./phasor.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /phasor_tb/DUT File: ./phasor.sv
# ** Error: (vsim-8378) ./phasor.sv(37): Port size (20) does not match connection size (16) for implicit .name connection port 'out'. The port definition is at: ./phasor.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /phasor_tb/DUT File: ./phasor.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 16
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:17 on Apr 16,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 14:11:17 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:17 on Apr 16,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 14:11:18 on Apr 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work phasor_tb 
# Start time: 14:10:07 on Apr 16,2022
# Loading sv_std.std
# Loading work.phasor_tb
# Loading work.phasor
# Loading work.sync_rom
# ** Error: (vsim-8378) ./phasor.sv(37): Port size (20) does not match connection size (16) for implicit .name connection port 'out'. The port definition is at: ./phasor.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /phasor_tb/DUT File: ./phasor.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 16
do runlab.do'
# Cannot open macro file: runlab.do'
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:11 on Apr 16,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 14:12:11 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:11 on Apr 16,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 14:12:12 on Apr 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work phasor_tb 
# Start time: 14:10:07 on Apr 16,2022
# Loading sv_std.std
# Loading work.phasor_tb
# Loading work.phasor
# Loading work.sync_rom
# ** Error: (vsim-8378) ./phasor.sv(37): Port size (20) does not match connection size (16) for implicit .name connection port 'out'. The port definition is at: ./phasor.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /phasor_tb/DUT File: ./phasor.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 16
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:37 on Apr 16,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 14:12:38 on Apr 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:38 on Apr 16,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 14:12:38 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work phasor_tb 
# Start time: 14:10:07 on Apr 16,2022
# Loading sv_std.std
# Loading work.phasor_tb
# Loading work.phasor
# Loading work.sync_rom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./phasor.sv(49)
#    Time: 300350 ps  Iteration: 1  Instance: /phasor_tb
# Break in Module phasor_tb at ./phasor.sv line 49
add wave -position 1  sim:/phasor_tb/mag
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:37 on Apr 16,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 14:15:37 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:37 on Apr 16,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 14:15:38 on Apr 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:15:43 on Apr 16,2022, Elapsed time: 0:05:36
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work phasor_tb 
# Start time: 14:15:43 on Apr 16,2022
# Loading sv_std.std
# Loading work.phasor_tb
# Loading work.phasor
# Loading work.sync_rom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./phasor.sv(49)
#    Time: 300350 ps  Iteration: 1  Instance: /phasor_tb
# Break in Module phasor_tb at ./phasor.sv line 49
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brian/OneDrive/Documents/Cornell/advancedmicrocontrollers/ECE-5760---Advanced-Microcontroller/final/phasor_tb_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brian/OneDrive/Documents/Cornell/advancedmicrocontrollers/ECE-5760---Advanced-Microcontroller/final/phasor_tb_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:27 on Apr 16,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 14:17:27 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:27 on Apr 16,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 14:17:27 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:17:31 on Apr 16,2022, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work phasor_tb 
# Start time: 14:17:31 on Apr 16,2022
# Loading sv_std.std
# Loading work.phasor_tb
# Loading work.phasor
# Loading work.sync_rom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./phasor.sv(49)
#    Time: 300350 ps  Iteration: 1  Instance: /phasor_tb
# Break in Module phasor_tb at ./phasor.sv line 49
add wave -position 4  sim:/phasor_tb/DUT/sine_out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brian/OneDrive/Documents/Cornell/advancedmicrocontrollers/ECE-5760---Advanced-Microcontroller/final/phasor_tb_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:26 on Apr 16,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 14:19:26 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:26 on Apr 16,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 14:19:26 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:19:29 on Apr 16,2022, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work phasor_tb 
# Start time: 14:19:29 on Apr 16,2022
# Loading sv_std.std
# Loading work.phasor_tb
# Loading work.phasor
# Loading work.sync_rom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./phasor.sv(49)
#    Time: 300350 ps  Iteration: 1  Instance: /phasor_tb
# Break in Module phasor_tb at ./phasor.sv line 49
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:42 on Apr 16,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 14:25:42 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:42 on Apr 16,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 14:25:42 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:25:46 on Apr 16,2022, Elapsed time: 0:06:17
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work phasor_tb 
# Start time: 14:25:46 on Apr 16,2022
# Loading sv_std.std
# Loading work.phasor_tb
# Loading work.phasor
# Loading work.sync_rom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./phasor.sv(49)
#    Time: 300350 ps  Iteration: 1  Instance: /phasor_tb
# Break in Module phasor_tb at ./phasor.sv line 49
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:56 on Apr 16,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 15:23:56 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:56 on Apr 16,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 15:23:56 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:56 on Apr 16,2022
# vlog -reportprogress 300 ./pseudo_top_level.sv 
# -- Compiling module pseudo_top_level
# ** Error: (vlog-13038) ./pseudo_top_level.sv(5): near ")": Missing port in ansi port list.
# End time: 15:23:59 on Apr 16,2022, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pseudo_top_level.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:26 on Apr 16,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 15:25:26 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:26 on Apr 16,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 15:25:26 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:26 on Apr 16,2022
# vlog -reportprogress 300 ./pseudo_top_level.sv 
# -- Compiling module pseudo_top_level
# ** Warning: ./pseudo_top_level.sv(16): (vlog-2275) 'pseudo_top_level' already exists and will be overwritten.
# -- Compiling module pseudo_top_level
# 
# Top level modules:
# 	--none--
# End time: 15:25:26 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 15:25:29 on Apr 16,2022, Elapsed time: 0:59:43
# Errors: 4, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work pseudo_top_level_tb 
# Start time: 15:25:29 on Apr 16,2022
# ** Error: (vsim-3170) Could not find 'pseudo_top_level_tb'.
#         Searched libraries:
#             C:/Users/brian/OneDrive/Documents/Cornell/advancedmicrocontrollers/ECE-5760---Advanced-Microcontroller/final/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 18
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:37 on Apr 16,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 15:25:37 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:38 on Apr 16,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 15:25:38 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:38 on Apr 16,2022
# vlog -reportprogress 300 ./pseudo_top_level.sv 
# -- Compiling module pseudo_top_level
# -- Compiling module pseudo_top_level_tb
# 
# Top level modules:
# 	pseudo_top_level_tb
# End time: 15:25:38 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pseudo_top_level_tb 
# Start time: 15:25:29 on Apr 16,2022
# Loading sv_std.std
# Loading work.pseudo_top_level_tb
# Loading work.pseudo_top_level
# Loading work.phasor
# Loading work.sync_rom
# ** Error: Cannot open macro file: pseudo_top_level_tb_wave.do
# Error in macro ./runlab.do line 23
# Cannot open macro file: pseudo_top_level_tb_wave.do
#     while executing
# "do pseudo_top_level_tb_wave.do"
add wave -position end  sim:/pseudo_top_level_tb/clk
add wave -position end  sim:/pseudo_top_level_tb/DUT/out1
add wave -position end  sim:/pseudo_top_level_tb/DUT/out2
add wave -position end  sim:/pseudo_top_level_tb/DUT/sum
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brian/OneDrive/Documents/Cornell/advancedmicrocontrollers/ECE-5760---Advanced-Microcontroller/final/pseudo_top_level_tb_wave.do
run -all
# ** Note: $stop    : ./pseudo_top_level.sv(33)
#    Time: 100150 ps  Iteration: 1  Instance: /pseudo_top_level_tb
# Break in Module pseudo_top_level_tb at ./pseudo_top_level.sv line 33
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brian/OneDrive/Documents/Cornell/advancedmicrocontrollers/ECE-5760---Advanced-Microcontroller/final/pseudo_top_level_tb_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brian/OneDrive/Documents/Cornell/advancedmicrocontrollers/ECE-5760---Advanced-Microcontroller/final/pseudo_top_level_tb_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:54 on Apr 16,2022
# vlog -reportprogress 300 ./phasor.sv 
# -- Compiling module phasor
# -- Compiling module phasor_tb
# 
# Top level modules:
# 	phasor_tb
# End time: 15:28:54 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:54 on Apr 16,2022
# vlog -reportprogress 300 ./sine.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 15:28:54 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:54 on Apr 16,2022
# vlog -reportprogress 300 ./pseudo_top_level.sv 
# -- Compiling module pseudo_top_level
# -- Compiling module pseudo_top_level_tb
# 
# Top level modules:
# 	pseudo_top_level_tb
# End time: 15:28:54 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:29:01 on Apr 16,2022, Elapsed time: 0:03:32
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pseudo_top_level_tb 
# Start time: 15:29:01 on Apr 16,2022
# Loading sv_std.std
# Loading work.pseudo_top_level_tb
# Loading work.pseudo_top_level
# Loading work.phasor
# Loading work.sync_rom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pseudo_top_level.sv(33)
#    Time: 10000150 ps  Iteration: 1  Instance: /pseudo_top_level_tb
# Break in Module pseudo_top_level_tb at ./pseudo_top_level.sv line 33
# End time: 15:44:35 on Apr 16,2022, Elapsed time: 0:15:34
# Errors: 0, Warnings: 0
