{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556769898353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556769898354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 22:04:58 2019 " "Processing started: Wed May  1 22:04:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556769898354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769898354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769898354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556769898636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556769898636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/wordSpriteDeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/wordSpriteDeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wordSpriteDeco " "Found entity 1: wordSpriteDeco" {  } { { "Painter/wordSpriteDeco.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/wordSpriteDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/wordSprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/wordSprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wordSprite " "Found entity 1: wordSprite" {  } { { "Painter/wordSprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/wordSprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/decoPostionX.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/decoPostionX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoPostionX " "Found entity 1: decoPostionX" {  } { { "Random/decoPostionX.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Random/decoPostionX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM/counter_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM/counter_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_fsm " "Found entity 1: counter_fsm" {  } { { "FSM/counter_fsm.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FSM/counter_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM/frequency_divider_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM/frequency_divider_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_fsm " "Found entity 1: frequency_divider_fsm" {  } { { "FSM/frequency_divider_fsm.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FSM/frequency_divider_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM/fsm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM/fsm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_top " "Found entity 1: fsm_top" {  } { { "FSM/fsm_top.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FSM/fsm_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "FSM/fsm.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FSM/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequencyDividers/frequency_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file FrequencyDividers/frequency_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "FrequencyDividers/frequency_divider.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FrequencyDividers/frequency_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910356 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClkDivisor.sv(8) " "Verilog HDL information at ClkDivisor.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "FrequencyDividers/ClkDivisor.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FrequencyDividers/ClkDivisor.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556769910357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequencyDividers/ClkDivisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file FrequencyDividers/ClkDivisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivisor " "Found entity 1: ClkDivisor" {  } { { "FrequencyDividers/ClkDivisor.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FrequencyDividers/ClkDivisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Animation/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Animation/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Animation/counter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/mux_4_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/mux_4_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_x_1 " "Found entity 1: mux_4_x_1" {  } { { "Painter/mux_4_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/mux_4_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/mux_2_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/mux_2_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_x_1 " "Found entity 1: mux_2_x_1" {  } { { "Painter/mux_2_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/mux_2_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller/ControllerSync.sv 1 1 " "Found 1 design units, including 1 entities, in source file Controller/ControllerSync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerSync " "Found entity 1: ControllerSync" {  } { { "Controller/ControllerSync.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Controller/ControllerSync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller/ControllerPainter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Controller/ControllerPainter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerPainter " "Found entity 1: ControllerPainter" {  } { { "Controller/ControllerPainter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Controller/ControllerPainter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/Sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/Sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite " "Found entity 1: Sprite" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/decoRGB.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/decoRGB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoRGB " "Found entity 1: decoRGB" {  } { { "Painter/decoRGB.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/decoRGB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/PixelGenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/PixelGenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGenerator " "Found entity 1: PixelGenerator" {  } { { "Painter/PixelGenerator.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/PixelGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Animation/moveCounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Animation/moveCounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moveCounter " "Found entity 1: moveCounter" {  } { { "Animation/moveCounter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/moveCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Animation/animation.sv 1 1 " "Found 1 design units, including 1 entities, in source file Animation/animation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Found entity 1: animation" {  } { { "Animation/animation.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/animation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/decoPostionY.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/decoPostionY.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoPostionY " "Found entity 1: decoPostionY" {  } { { "Random/decoPostionY.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Random/decoPostionY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/decoLimitX.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/decoLimitX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoLimitX " "Found entity 1: decoLimitX" {  } { { "Random/decoLimitX.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Random/decoLimitX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "Random/random.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Random/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Win/decoButtons.sv 1 1 " "Found 1 design units, including 1 entities, in source file Win/decoButtons.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoButtons " "Found entity 1: decoButtons" {  } { { "Win/decoButtons.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Win/decoButtons.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Win/win_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file Win/win_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_module " "Found entity 1: win_module" {  } { { "Win/win_module.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Win/win_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556769910369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769910369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556769910449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rposX VGA.sv(15) " "Verilog HDL or VHDL warning at VGA.sv(15): object \"rposX\" assigned a value but never read" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556769910450 "|VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rposY VGA.sv(15) " "Verilog HDL or VHDL warning at VGA.sv(15): object \"rposY\" assigned a value but never read" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556769910450 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivisor ClkDivisor:VGAClkDivisor " "Elaborating entity \"ClkDivisor\" for hierarchy \"ClkDivisor:VGAClkDivisor\"" {  } { { "VGA.sv" "VGAClkDivisor" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:divider " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:divider\"" {  } { { "VGA.sv" "divider" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 frequency_divider.sv(20) " "Verilog HDL assignment warning at frequency_divider.sv(20): truncated value with size 32 to match size of target (5)" {  } { { "FrequencyDividers/frequency_divider.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FrequencyDividers/frequency_divider.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556769910460 "|VGA|frequency_divider:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerSync ControllerSync:VGASync " "Elaborating entity \"ControllerSync\" for hierarchy \"ControllerSync:VGASync\"" {  } { { "VGA.sv" "VGASync" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animation animation:anm " "Elaborating entity \"animation\" for hierarchy \"animation:anm\"" {  } { { "VGA.sv" "anm" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter animation:anm\|counter:count " "Elaborating entity \"counter\" for hierarchy \"animation:anm\|counter:count\"" {  } { { "Animation/animation.sv" "count" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/animation.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(8) " "Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (2)" {  } { { "Animation/counter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556769910462 "|VGA|counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moveCounter animation:anm\|moveCounter:moveCnt " "Elaborating entity \"moveCounter\" for hierarchy \"animation:anm\|moveCounter:moveCnt\"" {  } { { "Animation/animation.sv" "moveCnt" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/animation.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 moveCounter.sv(9) " "Verilog HDL assignment warning at moveCounter.sv(9): truncated value with size 32 to match size of target (10)" {  } { { "Animation/moveCounter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/moveCounter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556769910463 "|VGA|moveCounter:move"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGenerator PixelGenerator:pixel " "Elaborating entity \"PixelGenerator\" for hierarchy \"PixelGenerator:pixel\"" {  } { { "VGA.sv" "pixel" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite PixelGenerator:pixel\|Sprite:sprite " "Elaborating entity \"Sprite\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\"" {  } { { "Painter/PixelGenerator.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/PixelGenerator.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910465 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 Sprite.sv(46) " "Net \"sprite.data_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910466 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 Sprite.sv(46) " "Net \"sprite.waddr_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910466 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.data_a 0 Sprite.sv(82) " "Net \"sprite1.data_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910466 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.waddr_a 0 Sprite.sv(82) " "Net \"sprite1.waddr_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910466 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.data_a 0 Sprite.sv(118) " "Net \"sprite2.data_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910466 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.waddr_a 0 Sprite.sv(118) " "Net \"sprite2.waddr_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910466 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.data_a 0 Sprite.sv(154) " "Net \"sprite3.data_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910466 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.waddr_a 0 Sprite.sv(154) " "Net \"sprite3.waddr_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910466 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 Sprite.sv(46) " "Net \"sprite.we_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910466 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.we_a 0 Sprite.sv(82) " "Net \"sprite1.we_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910466 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.we_a 0 Sprite.sv(118) " "Net \"sprite2.we_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910466 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.we_a 0 Sprite.sv(154) " "Net \"sprite3.we_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910466 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\"" {  } { { "Painter/Sprite.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\|mux_2_x_1:mux0\"" {  } { { "Painter/mux_4_x_1.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/mux_4_x_1.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoRGB PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco " "Elaborating entity \"decoRGB\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco\"" {  } { { "Painter/Sprite.sv" "deco" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wordSprite PixelGenerator:pixel\|wordSprite:word " "Elaborating entity \"wordSprite\" for hierarchy \"PixelGenerator:pixel\|wordSprite:word\"" {  } { { "Painter/PixelGenerator.sv" "word" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/PixelGenerator.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910470 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 wordSprite.sv(40) " "Net \"sprite.waddr_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910471 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 wordSprite.sv(40) " "Net \"sprite.data_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910471 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 wordSprite.sv(40) " "Net \"sprite.we_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556769910471 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wordSpriteDeco PixelGenerator:pixel\|wordSprite:word\|wordSpriteDeco:deco " "Elaborating entity \"wordSpriteDeco\" for hierarchy \"PixelGenerator:pixel\|wordSprite:word\|wordSpriteDeco:deco\"" {  } { { "Painter/wordSprite.sv" "deco" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/wordSprite.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 PixelGenerator:pixel\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"PixelGenerator:pixel\|mux_2_x_1:mux0\"" {  } { { "Painter/PixelGenerator.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/PixelGenerator.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769910472 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|wordSprite:word\|sprite " "RAM logic \"PixelGenerator:pixel\|wordSprite:word\|sprite\" is uninferred due to asynchronous read logic" {  } { { "Painter/wordSprite.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/wordSprite.sv" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556769910792 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556769910792 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite1 " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite1\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite1" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 82 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556769910792 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite2 " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite2\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite2" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 118 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556769910792 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite3 " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite3\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite3" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 154 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556769910792 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556769910792 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556769911142 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556769911558 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ema0898/Programas/Quartus/Lab5/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file /home/ema0898/Programas/Quartus/Lab5/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769911946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556769912044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556769912044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "432 " "Implemented 432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556769912098 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556769912098 ""} { "Info" "ICUT_CUT_TM_LCELLS" "402 " "Implemented 402 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556769912098 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556769912098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1029 " "Peak virtual memory: 1029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556769912107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 22:05:12 2019 " "Processing ended: Wed May  1 22:05:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556769912107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556769912107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556769912107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556769912107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556769912934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556769912934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 22:05:12 2019 " "Processing started: Wed May  1 22:05:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556769912934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556769912934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556769912935 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556769912971 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1556769912971 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1556769912972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556769913124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556769913124 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556769913131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556769913182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556769913182 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556769913666 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556769913689 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556769913758 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1556769926991 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 6 global CLKCTRL_G6 " "clk~inputCLKENA0 with 6 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556769927074 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1556769927074 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556769927074 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556769927080 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556769927080 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556769927081 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556769927081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556769927082 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556769927082 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556769927794 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556769927795 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556769927800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556769927801 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556769927802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556769927811 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556769927812 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556769927812 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556769927853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556769935712 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1556769935965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556769938432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556769940131 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556769941921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556769941921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556769943075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "/home/ema0898/Programas/Quartus/Lab5/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556769950797 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556769950797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556769952922 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556769952922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556769952924 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556769954802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556769954845 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556769955591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556769955592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556769956285 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556769959359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2157 " "Peak virtual memory: 2157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556769960195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 22:06:00 2019 " "Processing ended: Wed May  1 22:06:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556769960195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556769960195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556769960195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556769960195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556769961253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556769961254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 22:06:01 2019 " "Processing started: Wed May  1 22:06:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556769961254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556769961254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556769961254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556769961970 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556769967596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "978 " "Peak virtual memory: 978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556769968120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 22:06:08 2019 " "Processing ended: Wed May  1 22:06:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556769968120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556769968120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556769968120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556769968120 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556769968259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556769968930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556769968931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 22:06:08 2019 " "Processing started: Wed May  1 22:06:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556769968931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1556769968931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1556769968931 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1556769968970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1556769969532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1556769969532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769969590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769969590 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1556769970262 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769970262 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkDivisor:VGAClkDivisor\|clk25Mhz ClkDivisor:VGAClkDivisor\|clk25Mhz " "create_clock -period 1.000 -name ClkDivisor:VGAClkDivisor\|clk25Mhz ClkDivisor:VGAClkDivisor\|clk25Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556769970264 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556769970264 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:divider\|clk_out frequency_divider:divider\|clk_out " "create_clock -period 1.000 -name frequency_divider:divider\|clk_out frequency_divider:divider\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556769970264 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556769970264 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1556769970267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556769970270 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1556769970270 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556769970275 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556769970296 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556769970296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.008 " "Worst-case setup slack is -4.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.008             -11.213 clk  " "   -4.008             -11.213 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.987             -85.517 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -2.987             -85.517 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.979              -3.958 frequency_divider:divider\|clk_out  " "   -1.979              -3.958 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769970297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk  " "    0.357               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 frequency_divider:divider\|clk_out  " "    0.546               0.000 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.162               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    1.162               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769970300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556769970301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556769970302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.918 " "Worst-case minimum pulse width slack is -0.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.918              -8.298 clk  " "   -0.918              -8.298 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.502 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -0.394             -17.502 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.298 frequency_divider:divider\|clk_out  " "   -0.394              -1.298 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769970303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769970303 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556769970315 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556769970355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556769971653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556769971741 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556769971748 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556769971748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.001 " "Worst-case setup slack is -4.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.001             -11.545 clk  " "   -4.001             -11.545 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.038             -85.185 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -3.038             -85.185 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.882              -3.764 frequency_divider:divider\|clk_out  " "   -1.882              -3.764 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769971749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 clk  " "    0.359               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 frequency_divider:divider\|clk_out  " "    0.530               0.000 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.105               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    1.105               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769971751 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556769971752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556769971753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.910 " "Worst-case minimum pulse width slack is -0.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.910              -8.978 clk  " "   -0.910              -8.978 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.475 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -0.394             -17.475 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.280 frequency_divider:divider\|clk_out  " "   -0.394              -1.280 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769971753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769971753 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556769971765 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556769971934 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556769973083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556769973173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556769973176 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556769973176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.485 " "Worst-case setup slack is -3.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.485              -5.295 clk  " "   -3.485              -5.295 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.522             -40.541 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -1.522             -40.541 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.802              -1.604 frequency_divider:divider\|clk_out  " "   -0.802              -1.604 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769973176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 frequency_divider:divider\|clk_out  " "    0.024               0.000 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.570               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769973179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556769973180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556769973181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.800 " "Worst-case minimum pulse width slack is -0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.800              -3.172 clk  " "   -0.800              -3.172 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030              -0.060 frequency_divider:divider\|clk_out  " "   -0.030              -0.060 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.134               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769973182 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556769973192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556769973372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556769973374 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556769973374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.038 " "Worst-case setup slack is -3.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.038              -4.735 clk  " "   -3.038              -4.735 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.361             -35.814 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -1.361             -35.814 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661              -1.322 frequency_divider:divider\|clk_out  " "   -0.661              -1.322 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769973375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.028 " "Worst-case hold slack is -0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.056 frequency_divider:divider\|clk_out  " "   -0.028              -0.056 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk  " "    0.174               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.488               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769973378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556769973379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556769973379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.767 " "Worst-case minimum pulse width slack is -0.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767              -3.083 clk  " "   -0.767              -3.083 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 frequency_divider:divider\|clk_out  " "    0.014               0.000 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.144               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556769973380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556769973380 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556769974997 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556769975002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1179 " "Peak virtual memory: 1179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556769975037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 22:06:15 2019 " "Processing ended: Wed May  1 22:06:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556769975037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556769975037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556769975037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556769975037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1556769975953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556769975953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 22:06:15 2019 " "Processing started: Wed May  1 22:06:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556769975953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556769975953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556769975954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1556769976740 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1556769976795 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA.vo /home/ema0898/Programas/Quartus/Lab5/VGA/simulation/modelsim/ simulation " "Generated file VGA.vo in folder \"/home/ema0898/Programas/Quartus/Lab5/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556769977075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1155 " "Peak virtual memory: 1155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556769977130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 22:06:17 2019 " "Processing ended: Wed May  1 22:06:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556769977130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556769977130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556769977130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556769977130 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556769977264 ""}
