TimeQuest Timing Analyzer report for quartus
Wed May 04 15:24:24 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pin_name1'
 13. Slow 1200mV 85C Model Setup: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pin_name1'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'pin_name1'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'pin_name1'
 28. Slow 1200mV 0C Model Setup: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'pin_name1'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'pin_name1'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'pin_name1'
 42. Fast 1200mV 0C Model Setup: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Hold: 'pin_name1'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'pin_name1'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Slow Corner Signal Integrity Metrics
 56. Fast Corner Signal Integrity Metrics
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; quartus                                                            ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C16F484C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 9.259  ; 108.0 MHz ; 0.000 ; 4.629  ; 50.00      ; 25        ; 54          ;       ;        ;           ;            ; false    ; pin_name1 ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] } ;
; pin_name1                                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { pin_name1 }                                                   ;
+-------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                         ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 170.74 MHz ; 170.74 MHz      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 543.77 MHz ; 250.0 MHz       ; pin_name1                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                  ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; pin_name1                                                   ; -4.213 ; -4.213        ;
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; -2.886 ; -11.205       ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                  ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.344 ; 0.000         ;
; pin_name1                                                   ; 0.362 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 4.384 ; 0.000         ;
; pin_name1                                                   ; 9.687 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pin_name1'                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.213 ; DE0_VGA:inst1|VS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.022      ; 6.531      ;
; -4.131 ; DE0_VGA:inst1|VS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.022      ; 6.449      ;
; -4.121 ; DE0_VGA:inst1|HS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.026      ; 6.443      ;
; -4.110 ; DE0_VGA:inst1|HS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.026      ; 6.432      ;
; -4.107 ; DE0_VGA:inst1|VS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.022      ; 6.425      ;
; -4.104 ; DE0_VGA:inst1|VS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.022      ; 6.422      ;
; -4.082 ; DE0_VGA:inst1|VS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.022      ; 6.400      ;
; -4.050 ; DE0_VGA:inst1|HS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.026      ; 6.372      ;
; -4.042 ; DE0_VGA:inst1|HS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.026      ; 6.364      ;
; -4.035 ; DE0_VGA:inst1|HS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.026      ; 6.357      ;
; -3.983 ; DE0_VGA:inst1|VS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.022      ; 6.301      ;
; -3.933 ; DE0_VGA:inst1|HS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.026      ; 6.255      ;
; -3.883 ; DE0_VGA:inst1|VS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.022      ; 6.201      ;
; -3.826 ; DE0_VGA:inst1|HS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.026      ; 6.148      ;
; -3.817 ; DE0_VGA:inst1|HS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.026      ; 6.139      ;
; -3.629 ; DE0_VGA:inst1|VS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.022      ; 5.947      ;
; -3.580 ; DE0_VGA:inst1|VS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.022      ; 5.898      ;
; -3.402 ; DE0_VGA:inst1|HS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.664      ; 5.362      ;
; -3.390 ; DE0_VGA:inst1|HS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.664      ; 5.350      ;
; -3.380 ; DE0_VGA:inst1|HS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.664      ; 5.340      ;
; -3.332 ; DE0_VGA:inst1|VS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 2.022      ; 5.650      ;
; -3.125 ; DE0_VGA:inst1|VS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.658      ; 5.079      ;
; 18.161 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.061     ; 1.773      ;
; 18.190 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.061     ; 1.744      ;
; 19.275 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.061     ; 0.659      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -2.886 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_R[3]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.158     ; 1.040      ;
; -2.884 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_R[2]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.158     ; 1.038      ;
; -2.882 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_G[3]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.158     ; 1.036      ;
; -2.553 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_B[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -2.158     ; 0.707      ;
; 3.402  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 5.429      ;
; 3.828  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 5.350      ;
; 3.840  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 5.338      ;
; 3.890  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 5.288      ;
; 4.061  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.770      ;
; 4.073  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.758      ;
; 4.124  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.707      ;
; 4.144  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.687      ;
; 4.156  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.675      ;
; 4.159  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.672      ;
; 4.169  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.662      ;
; 4.171  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.660      ;
; 4.197  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.996      ;
; 4.206  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.625      ;
; 4.218  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.613      ;
; 4.221  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.610      ;
; 4.253  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 5.287      ;
; 4.260  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.571      ;
; 4.309  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.884      ;
; 4.361  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.470      ;
; 4.370  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.823      ;
; 4.418  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 4.760      ;
; 4.430  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 4.748      ;
; 4.440  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.753      ;
; 4.467  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.726      ;
; 4.473  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 4.705      ;
; 4.477  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.716      ;
; 4.481  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.712      ;
; 4.576  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.617      ;
; 4.622  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.571      ;
; 4.674  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.519      ;
; 4.695  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.136      ;
; 4.707  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.124      ;
; 4.723  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 4.108      ;
; 4.726  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 4.814      ;
; 4.759  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.434      ;
; 4.798  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 4.742      ;
; 4.800  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 4.740      ;
; 4.834  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 4.706      ;
; 4.859  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 4.681      ;
; 4.871  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.322      ;
; 4.893  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 3.938      ;
; 4.905  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 3.926      ;
; 4.915  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 3.916      ;
; 4.927  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 3.904      ;
; 4.928  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 3.903      ;
; 4.929  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 4.611      ;
; 4.931  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 3.900      ;
; 4.932  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.261      ;
; 4.940  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.423     ; 3.891      ;
; 4.966  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.227      ;
; 4.967  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 4.573      ;
; 4.970  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 4.570      ;
; 4.978  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 4.562      ;
; 4.991  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.422     ; 3.841      ;
; 5.002  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.191      ;
; 5.003  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.422     ; 3.829      ;
; 5.005  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.188      ;
; 5.028  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 4.512      ;
; 5.029  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.164      ;
; 5.043  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.150      ;
; 5.051  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.142      ;
; 5.054  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.422     ; 3.778      ;
; 5.057  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.136      ;
; 5.066  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.127      ;
; 5.078  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.079     ; 4.097      ;
; 5.098  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 4.442      ;
; 5.102  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.425     ; 3.727      ;
; 5.111  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.082      ;
; 5.125  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 4.415      ;
; 5.130  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.063      ;
; 5.131  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.062      ;
; 5.136  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.057      ;
; 5.139  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.286      ; 4.401      ;
; 5.146  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.047      ;
; 5.148  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.045      ;
; 5.157  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.036      ;
; 5.177  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.016      ;
; 5.182  ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 4.011      ;
; 5.196  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.997      ;
; 5.204  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.076     ; 3.974      ;
; 5.207  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.986      ;
; 5.214  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|VS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.425     ; 3.615      ;
; 5.218  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.975      ;
; 5.236  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.957      ;
; 5.248  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.945      ;
; 5.260  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.933      ;
; 5.270  ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.285      ; 4.269      ;
; 5.277  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.916      ;
; 5.288  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.905      ;
; 5.291  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.285      ; 4.248      ;
; 5.309  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.884      ;
; 5.309  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.884      ;
; 5.313  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.880      ;
; 5.318  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.875      ;
; 5.321  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.061     ; 3.872      ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.344 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.359 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_VGA:inst1|VGA_HS[0]                                                ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_VGA:inst1|VGA_VS[0]                                                ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.653 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_B[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.236      ;
; 0.887 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.466      ;
; 0.887 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_B[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.119      ;
; 0.958 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_G[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.541      ;
; 0.960 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_R[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.543      ;
; 0.961 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_R[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.544      ;
; 1.122 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.702      ;
; 1.133 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.713      ;
; 1.171 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.389      ;
; 1.171 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.388      ;
; 1.192 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_G[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.424      ;
; 1.193 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.409      ;
; 1.194 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_R[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.426      ;
; 1.195 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_R[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.427      ;
; 1.261 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.841      ;
; 1.299 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.516      ;
; 1.308 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.526      ;
; 1.394 ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.612      ;
; 1.394 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.611      ;
; 1.412 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.992      ;
; 1.414 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.631      ;
; 1.417 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.635      ;
; 1.426 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|VS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.644      ;
; 1.428 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.646      ;
; 1.447 ; DE0_VGA:inst1|VS_counter[4]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.026      ;
; 1.482 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.062      ;
; 1.512 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.092      ;
; 1.536 ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.115      ;
; 1.542 ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.772      ;
; 1.616 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.635 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.215      ;
; 1.639 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.218      ;
; 1.650 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.869      ;
; 1.655 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.873      ;
; 1.662 ; DE0_VGA:inst1|VS_counter[8]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.241      ;
; 1.686 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.904      ;
; 1.691 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.909      ;
; 1.714 ; DE0_VGA:inst1|VS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.932      ;
; 1.718 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.936      ;
; 1.724 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.942      ;
; 1.727 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.945      ;
; 1.735 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.321      ;
; 1.749 ; DE0_VGA:inst1|VS_counter[4]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.967      ;
; 1.762 ; DE0_VGA:inst1|VS_counter[9]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.980      ;
; 1.768 ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|VS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.986      ;
; 1.784 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.002      ;
; 1.787 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.005      ;
; 1.795 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.012      ;
; 1.807 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.025      ;
; 1.809 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.026      ;
; 1.811 ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.044      ;
; 1.814 ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.047      ;
; 1.831 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.049      ;
; 1.837 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.056      ;
; 1.841 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.060      ;
; 1.843 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.060      ;
; 1.847 ; DE0_VGA:inst1|VS_counter[9]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.426      ;
; 1.850 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.068      ;
; 1.909 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.127      ;
; 1.936 ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.516      ;
; 1.945 ; DE0_VGA:inst1|VS_counter[6]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.524      ;
; 1.946 ; DE0_VGA:inst1|VS_counter[5]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.525      ;
; 1.949 ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.528      ;
; 1.956 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.174      ;
; 1.959 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.177      ;
; 1.959 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.177      ;
; 1.978 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.196      ;
; 1.983 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.201      ;
; 1.989 ; DE0_VGA:inst1|VS_counter[8]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.207      ;
; 1.989 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.207      ;
; 1.991 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.209      ;
; 1.991 ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.209      ;
; 1.992 ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.571      ;
; 1.998 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.216      ;
; 2.002 ; DE0_VGA:inst1|VS_counter[4]                                            ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.218      ;
; 2.017 ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.235      ;
; 2.025 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.243      ;
; 2.031 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_B[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; -0.014       ; -1.662     ; 0.612      ;
; 2.034 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.252      ;
; 2.037 ; DE0_VGA:inst1|VS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.255      ;
; 2.039 ; DE0_VGA:inst1|VS_counter[5]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.257      ;
; 2.068 ; DE0_VGA:inst1|VS_counter[4]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.286      ;
; 2.084 ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.302      ;
; 2.091 ; DE0_VGA:inst1|VS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.309      ;
; 2.096 ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.314      ;
; 2.098 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.316      ;
; 2.105 ; DE0_VGA:inst1|VS_counter[5]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.323      ;
; 2.110 ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.326      ;
; 2.125 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.343      ;
; 2.126 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.344      ;
; 2.127 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.346      ;
; 2.131 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.353      ;
; 2.131 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.353      ;
; 2.131 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.353      ;
; 2.131 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.353      ;
; 2.131 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.353      ;
+-------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pin_name1'                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.362 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.061      ; 0.580      ;
; 1.022 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.061      ; 1.240      ;
; 1.290 ; DE0_VGA:inst1|HS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.507      ; 4.038      ;
; 1.296 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.061      ; 1.514      ;
; 1.384 ; DE0_VGA:inst1|VS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.503      ; 4.128      ;
; 1.387 ; DE0_VGA:inst1|HS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.507      ; 4.135      ;
; 1.430 ; DE0_VGA:inst1|VS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.503      ; 4.174      ;
; 1.473 ; DE0_VGA:inst1|HS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.507      ; 4.221      ;
; 1.475 ; DE0_VGA:inst1|VS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.503      ; 4.219      ;
; 1.516 ; DE0_VGA:inst1|VS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.503      ; 4.260      ;
; 1.518 ; DE0_VGA:inst1|HS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.507      ; 4.266      ;
; 1.531 ; DE0_VGA:inst1|HS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.507      ; 4.279      ;
; 1.551 ; DE0_VGA:inst1|VS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.503      ; 4.295      ;
; 1.555 ; DE0_VGA:inst1|VS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.503      ; 4.299      ;
; 1.589 ; DE0_VGA:inst1|HS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.507      ; 4.337      ;
; 1.606 ; DE0_VGA:inst1|VS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.503      ; 4.350      ;
; 1.612 ; DE0_VGA:inst1|VS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.503      ; 4.356      ;
; 1.639 ; DE0_VGA:inst1|HS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.507      ; 4.387      ;
; 1.677 ; DE0_VGA:inst1|VS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.503      ; 4.421      ;
; 1.692 ; DE0_VGA:inst1|HS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.160      ; 4.093      ;
; 1.700 ; DE0_VGA:inst1|HS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.507      ; 4.448      ;
; 1.702 ; DE0_VGA:inst1|VS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.503      ; 4.446      ;
; 1.720 ; DE0_VGA:inst1|HS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.160      ; 4.121      ;
; 1.724 ; DE0_VGA:inst1|HS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.160      ; 4.125      ;
; 1.781 ; DE0_VGA:inst1|VS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.154      ; 4.176      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[10]                                                      ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[1]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[2]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[3]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[4]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[5]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[6]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[7]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[8]                                                       ;
; 4.384 ; 4.600        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[9]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[10]                                                      ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[3]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[4]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[5]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[6]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[7]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[8]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[9]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|H_visible[0]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[0]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[2]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[3]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[0]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[1]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[2]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[0]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[1]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_HS[0]                                                           ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_VS[0]                                                           ;
; 4.398 ; 4.614        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[0]                                                       ;
; 4.398 ; 4.614        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[1]                                                       ;
; 4.398 ; 4.614        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[2]                                                       ;
; 4.405 ; 4.621        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[0]                                                       ;
; 4.406 ; 4.622        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[1]                                                        ;
; 4.406 ; 4.622        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[3]                                                        ;
; 4.406 ; 4.622        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[2]                                                        ;
; 4.406 ; 4.622        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[3]                                                        ;
; 4.406 ; 4.622        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|V_visible[0]                                                        ;
; 4.452 ; 4.636        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[1]                                                        ;
; 4.452 ; 4.636        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[3]                                                        ;
; 4.452 ; 4.636        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[2]                                                        ;
; 4.452 ; 4.636        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[3]                                                        ;
; 4.452 ; 4.636        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|V_visible[0]                                                        ;
; 4.453 ; 4.637        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[0]                                                       ;
; 4.460 ; 4.644        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[0]                                                       ;
; 4.460 ; 4.644        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[1]                                                       ;
; 4.460 ; 4.644        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[2]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[10]                                                      ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[3]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[4]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[5]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[6]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[7]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[8]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[9]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|H_visible[0]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[0]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[2]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[3]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[0]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[1]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[2]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[0]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[1]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_HS[0]                                                           ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_VS[0]                                                           ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[10]                                                      ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[1]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[2]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[3]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[4]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[5]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[6]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[7]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[8]                                                       ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[9]                                                       ;
; 4.613 ; 4.613        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[1]|clk                                                            ;
; 4.613 ; 4.613        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[3]|clk                                                            ;
; 4.613 ; 4.613        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[2]|clk                                                            ;
; 4.613 ; 4.613        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[3]|clk                                                            ;
; 4.613 ; 4.613        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|V_visible[0]|clk                                                            ;
; 4.614 ; 4.614        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[0]|clk                                                           ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.621 ; 4.621        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[0]|clk                                                           ;
; 4.621 ; 4.621        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[1]|clk                                                           ;
; 4.621 ; 4.621        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[2]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[10]|clk                                                          ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[3]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[4]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[5]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[6]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[7]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[8]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[9]|clk                                                           ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|H_visible[0]|clk                                                            ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[0]|clk                                                            ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[2]|clk                                                            ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[3]|clk                                                            ;
; 4.624 ; 4.624        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[0]|clk                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pin_name1'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+
; 9.687  ; 9.871        ; 0.184          ; Low Pulse Width  ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 9.687  ; 9.871        ; 0.184          ; Low Pulse Width  ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]                                       ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|observablevcoout                             ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~input|o                                                                                 ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|Render_core_inst|Render_core_fsm_inst|state_var.st_main_1|clk                                ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]|clk                                           ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|inclk[0]                                                                   ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|outclk                                                                     ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]                                     ;
; 9.912  ; 10.128       ; 0.216          ; High Pulse Width ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 9.912  ; 10.128       ; 0.216          ; High Pulse Width ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~input|i                                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~input|i                                                                                 ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]                                     ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|inclk[0]                                                                   ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|outclk                                                                     ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|Render_core_inst|Render_core_fsm_inst|state_var.st_main_1|clk                                ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]|clk                                           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~input|o                                                                                 ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]                                       ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|observablevcoout                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; pin_name1 ; Rise       ; pin_name1                                                                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 4.292 ; 4.294 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 3.561 ; 3.592 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 4.292 ; 4.294 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 3.551 ; 3.574 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 3.248 ; 3.273 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 4.280 ; 4.277 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 3.281 ; 3.305 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 3.506 ; 3.548 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 3.257 ; 3.277 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 4.280 ; 4.277 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 4.319 ; 4.379 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 3.548 ; 3.572 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 3.541 ; 3.550 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 4.114 ; 4.148 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 4.319 ; 4.379 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 3.761 ; 3.741 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 3.761 ; 3.741 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 3.651 ; 3.661 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 3.651 ; 3.661 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 2.829 ; 2.851 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 3.129 ; 3.158 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 3.831 ; 3.832 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 3.120 ; 3.141 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 2.829 ; 2.851 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 2.837 ; 2.855 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 2.861 ; 2.884 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 3.076 ; 3.116 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 2.837 ; 2.855 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 3.819 ; 3.816 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 3.109 ; 3.117 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 3.116 ; 3.139 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 3.109 ; 3.117 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 3.660 ; 3.691 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 3.857 ; 3.914 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 3.321 ; 3.302 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 3.321 ; 3.302 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 3.216 ; 3.226 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 3.216 ; 3.226 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 188.04 MHz ; 188.04 MHz      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 610.13 MHz ; 250.0 MHz       ; pin_name1                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; pin_name1                                                   ; -3.743 ; -3.743        ;
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; -2.487 ; -9.648        ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.299 ; 0.000         ;
; pin_name1                                                   ; 0.320 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 4.377 ; 0.000         ;
; pin_name1                                                   ; 9.684 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pin_name1'                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.743 ; DE0_VGA:inst1|VS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.762      ; 5.801      ;
; -3.690 ; DE0_VGA:inst1|HS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.767      ; 5.753      ;
; -3.687 ; DE0_VGA:inst1|VS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.762      ; 5.745      ;
; -3.687 ; DE0_VGA:inst1|HS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.767      ; 5.750      ;
; -3.666 ; DE0_VGA:inst1|VS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.762      ; 5.724      ;
; -3.655 ; DE0_VGA:inst1|VS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.762      ; 5.713      ;
; -3.649 ; DE0_VGA:inst1|HS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.767      ; 5.712      ;
; -3.633 ; DE0_VGA:inst1|HS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.767      ; 5.696      ;
; -3.630 ; DE0_VGA:inst1|VS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.762      ; 5.688      ;
; -3.618 ; DE0_VGA:inst1|HS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.767      ; 5.681      ;
; -3.564 ; DE0_VGA:inst1|VS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.762      ; 5.622      ;
; -3.533 ; DE0_VGA:inst1|HS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.767      ; 5.596      ;
; -3.484 ; DE0_VGA:inst1|VS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.762      ; 5.542      ;
; -3.466 ; DE0_VGA:inst1|HS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.767      ; 5.529      ;
; -3.419 ; DE0_VGA:inst1|HS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.767      ; 5.482      ;
; -3.229 ; DE0_VGA:inst1|VS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.762      ; 5.287      ;
; -3.219 ; DE0_VGA:inst1|VS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.762      ; 5.277      ;
; -3.079 ; DE0_VGA:inst1|HS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.438      ; 4.813      ;
; -3.071 ; DE0_VGA:inst1|HS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.438      ; 4.805      ;
; -3.054 ; DE0_VGA:inst1|HS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.438      ; 4.788      ;
; -3.012 ; DE0_VGA:inst1|VS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.762      ; 5.070      ;
; -2.801 ; DE0_VGA:inst1|VS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.431      ; 4.528      ;
; 18.361 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.055     ; 1.579      ;
; 18.391 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.055     ; 1.549      ;
; 19.357 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.055     ; 0.583      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -2.487 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_R[3]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.876     ; 0.923      ;
; -2.486 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_R[2]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.876     ; 0.922      ;
; -2.484 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_G[3]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.876     ; 0.920      ;
; -2.191 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_B[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.876     ; 0.627      ;
; 3.941  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 4.929      ;
; 4.366  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.067     ; 4.821      ;
; 4.374  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.067     ; 4.813      ;
; 4.419  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.067     ; 4.768      ;
; 4.579  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 4.291      ;
; 4.587  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 4.283      ;
; 4.613  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 4.257      ;
; 4.621  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 4.249      ;
; 4.632  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 4.238      ;
; 4.639  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 4.231      ;
; 4.648  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 4.222      ;
; 4.656  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 4.214      ;
; 4.701  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 4.169      ;
; 4.714  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 4.156      ;
; 4.716  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 4.483      ;
; 4.722  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 4.148      ;
; 4.735  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 4.781      ;
; 4.744  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 4.126      ;
; 4.811  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 4.388      ;
; 4.870  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 4.329      ;
; 4.883  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.987      ;
; 4.905  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.067     ; 4.282      ;
; 4.908  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 4.291      ;
; 4.920  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.067     ; 4.267      ;
; 4.928  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.067     ; 4.259      ;
; 4.932  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 4.267      ;
; 4.962  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 4.237      ;
; 4.963  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 4.236      ;
; 5.023  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 4.176      ;
; 5.080  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 4.119      ;
; 5.114  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 4.085      ;
; 5.127  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.743      ;
; 5.135  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.735      ;
; 5.167  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.703      ;
; 5.183  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 4.333      ;
; 5.234  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.965      ;
; 5.252  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 4.264      ;
; 5.255  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 4.261      ;
; 5.272  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 4.244      ;
; 5.329  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.870      ;
; 5.331  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 4.185      ;
; 5.334  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.536      ;
; 5.337  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.533      ;
; 5.342  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.528      ;
; 5.352  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.518      ;
; 5.353  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.517      ;
; 5.363  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.507      ;
; 5.366  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 4.150      ;
; 5.369  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 4.147      ;
; 5.371  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.384     ; 3.499      ;
; 5.380  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.819      ;
; 5.384  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.383     ; 3.487      ;
; 5.388  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.811      ;
; 5.392  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.383     ; 3.479      ;
; 5.411  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.788      ;
; 5.423  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 4.093      ;
; 5.425  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 4.091      ;
; 5.426  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.773      ;
; 5.437  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.383     ; 3.434      ;
; 5.439  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 4.077      ;
; 5.452  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.747      ;
; 5.463  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 4.053      ;
; 5.470  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.729      ;
; 5.471  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.728      ;
; 5.480  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.719      ;
; 5.481  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.718      ;
; 5.508  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.691      ;
; 5.515  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.072     ; 3.667      ;
; 5.517  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 3.999      ;
; 5.518  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 3.998      ;
; 5.522  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.677      ;
; 5.528  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.671      ;
; 5.543  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.656      ;
; 5.546  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.323      ;
; 5.548  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.651      ;
; 5.556  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.643      ;
; 5.562  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.637      ;
; 5.562  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.637      ;
; 5.566  ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.054     ; 3.634      ;
; 5.582  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.067     ; 3.605      ;
; 5.600  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.599      ;
; 5.607  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.592      ;
; 5.615  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.584      ;
; 5.625  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|VS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.385     ; 3.244      ;
; 5.632  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.567      ;
; 5.636  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.563      ;
; 5.645  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.554      ;
; 5.653  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.546      ;
; 5.657  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.542      ;
; 5.669  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.262      ; 3.847      ;
; 5.684  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.515      ;
; 5.696  ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.259      ; 3.817      ;
; 5.699  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.500      ;
; 5.704  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.495      ;
; 5.707  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.055     ; 3.492      ;
; 5.714  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.259      ; 3.799      ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.299 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.313 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_VGA:inst1|VGA_HS[0]                                                ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_VGA:inst1|VGA_VS[0]                                                ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.597 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_B[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.128      ;
; 0.807 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_B[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.018      ;
; 0.810 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.335      ;
; 0.876 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_G[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.407      ;
; 0.878 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_R[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.409      ;
; 0.879 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_R[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.410      ;
; 1.011 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.539      ;
; 1.020 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.548      ;
; 1.064 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.261      ;
; 1.069 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.268      ;
; 1.086 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_G[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.297      ;
; 1.088 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_R[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.299      ;
; 1.089 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.283      ;
; 1.089 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_R[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.300      ;
; 1.149 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.677      ;
; 1.172 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.369      ;
; 1.198 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.397      ;
; 1.262 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.459      ;
; 1.268 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.465      ;
; 1.274 ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.473      ;
; 1.283 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|VS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.481      ;
; 1.283 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.811      ;
; 1.287 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.485      ;
; 1.292 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.491      ;
; 1.316 ; DE0_VGA:inst1|VS_counter[4]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.841      ;
; 1.347 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.875      ;
; 1.376 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.904      ;
; 1.390 ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.915      ;
; 1.397 ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.604      ;
; 1.453 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.651      ;
; 1.478 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.003      ;
; 1.478 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.006      ;
; 1.496 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.695      ;
; 1.505 ; DE0_VGA:inst1|VS_counter[8]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.030      ;
; 1.506 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.705      ;
; 1.527 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.726      ;
; 1.545 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.743      ;
; 1.550 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.748      ;
; 1.555 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.090      ;
; 1.567 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.766      ;
; 1.567 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.766      ;
; 1.572 ; DE0_VGA:inst1|VS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.770      ;
; 1.601 ; DE0_VGA:inst1|VS_counter[4]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.799      ;
; 1.604 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.801      ;
; 1.616 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.815      ;
; 1.617 ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|VS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.815      ;
; 1.618 ; DE0_VGA:inst1|VS_counter[9]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.816      ;
; 1.623 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.820      ;
; 1.639 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.838      ;
; 1.639 ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.850      ;
; 1.641 ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.852      ;
; 1.645 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.844      ;
; 1.652 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.851      ;
; 1.663 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.860      ;
; 1.665 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.864      ;
; 1.670 ; DE0_VGA:inst1|VS_counter[9]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.195      ;
; 1.684 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.883      ;
; 1.692 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.891      ;
; 1.729 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.928      ;
; 1.743 ; DE0_VGA:inst1|VS_counter[6]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.268      ;
; 1.762 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_B[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; -0.014       ; -1.436     ; 0.556      ;
; 1.766 ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.294      ;
; 1.769 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.968      ;
; 1.780 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.979      ;
; 1.782 ; DE0_VGA:inst1|VS_counter[5]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.307      ;
; 1.782 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.981      ;
; 1.784 ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.309      ;
; 1.784 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.982      ;
; 1.790 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.989      ;
; 1.794 ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.319      ;
; 1.794 ; DE0_VGA:inst1|VS_counter[8]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.992      ;
; 1.797 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.996      ;
; 1.802 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.001      ;
; 1.812 ; DE0_VGA:inst1|VS_counter[4]                                            ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.006      ;
; 1.814 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.013      ;
; 1.826 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.025      ;
; 1.827 ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.025      ;
; 1.832 ; DE0_VGA:inst1|VS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.030      ;
; 1.832 ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.030      ;
; 1.842 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.041      ;
; 1.863 ; DE0_VGA:inst1|VS_counter[5]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.061      ;
; 1.881 ; DE0_VGA:inst1|VS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.079      ;
; 1.887 ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.085      ;
; 1.889 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.088      ;
; 1.890 ; DE0_VGA:inst1|VS_counter[4]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.088      ;
; 1.899 ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.097      ;
; 1.900 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.099      ;
; 1.913 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.111      ;
; 1.914 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.118      ;
; 1.914 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.118      ;
; 1.914 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.118      ;
; 1.914 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.118      ;
; 1.914 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.118      ;
; 1.914 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.118      ;
; 1.914 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.118      ;
; 1.914 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.118      ;
+-------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pin_name1'                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.320 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.055      ; 0.519      ;
; 0.916 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.055      ; 1.115      ;
; 1.186 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.055      ; 1.385      ;
; 1.225 ; DE0_VGA:inst1|HS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.194      ; 3.647      ;
; 1.323 ; DE0_VGA:inst1|VS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.188      ; 3.739      ;
; 1.343 ; DE0_VGA:inst1|HS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.194      ; 3.765      ;
; 1.357 ; DE0_VGA:inst1|VS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.188      ; 3.773      ;
; 1.385 ; DE0_VGA:inst1|HS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.194      ; 3.807      ;
; 1.418 ; DE0_VGA:inst1|VS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.188      ; 3.834      ;
; 1.419 ; DE0_VGA:inst1|VS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.188      ; 3.835      ;
; 1.432 ; DE0_VGA:inst1|HS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.194      ; 3.854      ;
; 1.462 ; DE0_VGA:inst1|VS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.188      ; 3.878      ;
; 1.467 ; DE0_VGA:inst1|HS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.194      ; 3.889      ;
; 1.470 ; DE0_VGA:inst1|HS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.194      ; 3.892      ;
; 1.475 ; DE0_VGA:inst1|VS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.188      ; 3.891      ;
; 1.482 ; DE0_VGA:inst1|VS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.188      ; 3.898      ;
; 1.533 ; DE0_VGA:inst1|VS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.188      ; 3.949      ;
; 1.576 ; DE0_VGA:inst1|VS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.188      ; 3.992      ;
; 1.579 ; DE0_VGA:inst1|HS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.194      ; 4.001      ;
; 1.587 ; DE0_VGA:inst1|HS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.877      ; 3.692      ;
; 1.603 ; DE0_VGA:inst1|HS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.877      ; 3.708      ;
; 1.611 ; DE0_VGA:inst1|HS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.877      ; 3.716      ;
; 1.616 ; DE0_VGA:inst1|VS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.188      ; 4.032      ;
; 1.617 ; DE0_VGA:inst1|HS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 2.194      ; 4.039      ;
; 1.678 ; DE0_VGA:inst1|VS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.870      ; 3.776      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[0]                                                        ;
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[2]                                                        ;
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[3]                                                        ;
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[0]                                                        ;
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[1]                                                        ;
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[2]                                                        ;
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[0]                                                        ;
; 4.377 ; 4.593        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[1]                                                        ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[0]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[10]                                                      ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[1]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[2]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[3]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[4]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[5]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[6]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[7]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[8]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[9]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_VS[0]                                                           ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[10]                                                      ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[1]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[2]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[3]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[4]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[5]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[6]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[7]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[8]                                                       ;
; 4.379 ; 4.595        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[9]                                                       ;
; 4.380 ; 4.596        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|H_visible[0]                                                        ;
; 4.380 ; 4.596        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_HS[0]                                                           ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[1]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[3]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[2]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[3]                                                        ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[0]                                                       ;
; 4.385 ; 4.601        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|V_visible[0]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[1]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[3]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[2]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[3]                                                        ;
; 4.473 ; 4.657        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|V_visible[0]                                                        ;
; 4.474 ; 4.658        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[0]                                                       ;
; 4.478 ; 4.662        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[10]                                                      ;
; 4.478 ; 4.662        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[3]                                                       ;
; 4.478 ; 4.662        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[4]                                                       ;
; 4.478 ; 4.662        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[5]                                                       ;
; 4.478 ; 4.662        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[6]                                                       ;
; 4.478 ; 4.662        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[7]                                                       ;
; 4.478 ; 4.662        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[8]                                                       ;
; 4.478 ; 4.662        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[9]                                                       ;
; 4.478 ; 4.662        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|H_visible[0]                                                        ;
; 4.479 ; 4.663        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_HS[0]                                                           ;
; 4.479 ; 4.663        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_VS[0]                                                           ;
; 4.480 ; 4.664        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[0]                                                       ;
; 4.480 ; 4.664        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[1]                                                       ;
; 4.480 ; 4.664        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[2]                                                       ;
; 4.480 ; 4.664        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[10]                                                      ;
; 4.480 ; 4.664        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[1]                                                       ;
; 4.480 ; 4.664        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[2]                                                       ;
; 4.480 ; 4.664        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[3]                                                       ;
; 4.480 ; 4.664        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[4]                                                       ;
; 4.480 ; 4.664        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[5]                                                       ;
; 4.480 ; 4.664        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[6]                                                       ;
; 4.480 ; 4.664        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[7]                                                       ;
; 4.480 ; 4.664        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[8]                                                       ;
; 4.480 ; 4.664        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[9]                                                       ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[0]                                                        ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[2]                                                        ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[3]                                                        ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[0]                                                        ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[1]                                                        ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[2]                                                        ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[0]                                                        ;
; 4.481 ; 4.665        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[1]                                                        ;
; 4.615 ; 4.615        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.615 ; 4.615        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[0]|clk                                                            ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[2]|clk                                                            ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[3]|clk                                                            ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[0]|clk                                                            ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[1]|clk                                                            ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[2]|clk                                                            ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[0]|clk                                                            ;
; 4.617 ; 4.617        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[1]|clk                                                            ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[0]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[10]|clk                                                          ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[1]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[2]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[3]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[4]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[5]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[6]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[7]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[8]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[9]|clk                                                           ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_VS[0]|clk                                                               ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[10]|clk                                                          ;
; 4.619 ; 4.619        ; 0.000          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[1]|clk                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pin_name1'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]                                       ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|observablevcoout                             ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~input|o                                                                                 ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|Render_core_inst|Render_core_fsm_inst|state_var.st_main_1|clk                                ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]|clk                                           ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|inclk[0]                                                                   ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|outclk                                                                     ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]                                     ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~input|i                                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~input|i                                                                                 ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]                                     ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|inclk[0]                                                                   ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|outclk                                                                     ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|Render_core_inst|Render_core_fsm_inst|state_var.st_main_1|clk                                ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]|clk                                           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~input|o                                                                                 ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]                                       ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|observablevcoout                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; pin_name1 ; Rise       ; pin_name1                                                                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 4.229 ; 4.186 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 3.557 ; 3.555 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 4.229 ; 4.186 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 3.544 ; 3.547 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 3.269 ; 3.268 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 4.223 ; 4.184 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 3.296 ; 3.301 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 3.504 ; 3.512 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 3.277 ; 3.275 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 4.223 ; 4.184 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 4.246 ; 4.273 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 3.543 ; 3.552 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 3.538 ; 3.531 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 4.064 ; 4.051 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 4.246 ; 4.273 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 3.700 ; 3.720 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 3.700 ; 3.720 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 3.608 ; 3.654 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 3.608 ; 3.654 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 2.896 ; 2.895 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 3.173 ; 3.171 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 3.818 ; 3.777 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 3.160 ; 3.163 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 2.896 ; 2.895 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 2.904 ; 2.901 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 2.923 ; 2.927 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 3.122 ; 3.129 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 2.904 ; 2.901 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 3.812 ; 3.774 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 3.154 ; 3.146 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 3.160 ; 3.168 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 3.154 ; 3.146 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 3.659 ; 3.646 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 3.835 ; 3.860 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 3.311 ; 3.331 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 3.311 ; 3.331 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 3.222 ; 3.267 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 3.222 ; 3.267 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; pin_name1                                                   ; -2.201 ; -2.201        ;
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; -1.569 ; -6.086        ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.180 ; 0.000         ;
; pin_name1                                                   ; 0.195 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 4.413 ; 0.000         ;
; pin_name1                                                   ; 9.444 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pin_name1'                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.201 ; DE0_VGA:inst1|VS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.201      ; 3.690      ;
; -2.150 ; DE0_VGA:inst1|VS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.201      ; 3.639      ;
; -2.125 ; DE0_VGA:inst1|VS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.201      ; 3.614      ;
; -2.124 ; DE0_VGA:inst1|VS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.201      ; 3.613      ;
; -2.107 ; DE0_VGA:inst1|VS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.201      ; 3.596      ;
; -2.060 ; DE0_VGA:inst1|HS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.205      ; 3.553      ;
; -2.058 ; DE0_VGA:inst1|HS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.205      ; 3.551      ;
; -2.038 ; DE0_VGA:inst1|VS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.201      ; 3.527      ;
; -2.016 ; DE0_VGA:inst1|HS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.205      ; 3.509      ;
; -2.015 ; DE0_VGA:inst1|HS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.205      ; 3.508      ;
; -2.008 ; DE0_VGA:inst1|HS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.205      ; 3.501      ;
; -1.981 ; DE0_VGA:inst1|VS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.201      ; 3.470      ;
; -1.948 ; DE0_VGA:inst1|HS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.205      ; 3.441      ;
; -1.905 ; DE0_VGA:inst1|HS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.205      ; 3.398      ;
; -1.876 ; DE0_VGA:inst1|VS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.201      ; 3.365      ;
; -1.865 ; DE0_VGA:inst1|HS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.205      ; 3.358      ;
; -1.812 ; DE0_VGA:inst1|HS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.010      ; 3.110      ;
; -1.811 ; DE0_VGA:inst1|VS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.201      ; 3.300      ;
; -1.745 ; DE0_VGA:inst1|HS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.010      ; 3.043      ;
; -1.672 ; DE0_VGA:inst1|VS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.201      ; 3.161      ;
; -1.625 ; DE0_VGA:inst1|HS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.010      ; 2.923      ;
; -1.602 ; DE0_VGA:inst1|VS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.381        ; 1.004      ; 2.894      ;
; 18.973 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.035     ; 0.979      ;
; 18.986 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.035     ; 0.966      ;
; 19.593 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; pin_name1                                                   ; pin_name1   ; 20.000       ; -0.035     ; 0.359      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.569 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_R[3]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.304     ; 0.569      ;
; -1.567 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_R[2]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.304     ; 0.567      ;
; -1.566 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_G[3]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.304     ; 0.566      ;
; -1.384 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_B[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.367        ; -1.304     ; 0.384      ;
; 5.762  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 3.254      ;
; 6.220  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.983      ;
; 6.225  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.978      ;
; 6.256  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.760      ;
; 6.261  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.942      ;
; 6.298  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.718      ;
; 6.307  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.709      ;
; 6.348  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.668      ;
; 6.362  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.654      ;
; 6.370  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.646      ;
; 6.384  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.827      ;
; 6.396  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 3.002      ;
; 6.415  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.788      ;
; 6.418  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.598      ;
; 6.426  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.590      ;
; 6.441  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.575      ;
; 6.448  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.568      ;
; 6.449  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.567      ;
; 6.455  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.561      ;
; 6.463  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.553      ;
; 6.473  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.738      ;
; 6.503  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.708      ;
; 6.511  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.700      ;
; 6.550  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.653      ;
; 6.558  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.645      ;
; 6.559  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.457      ;
; 6.565  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.646      ;
; 6.572  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.639      ;
; 6.573  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.638      ;
; 6.590  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.621      ;
; 6.604  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.607      ;
; 6.679  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.337      ;
; 6.695  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.516      ;
; 6.699  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.699      ;
; 6.700  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.045     ; 2.501      ;
; 6.702  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.696      ;
; 6.708  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.690      ;
; 6.719  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.492      ;
; 6.732  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.666      ;
; 6.762  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.636      ;
; 6.767  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.249      ;
; 6.772  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.244      ;
; 6.801  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.597      ;
; 6.808  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.403      ;
; 6.823  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.193      ;
; 6.823  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.388      ;
; 6.825  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.573      ;
; 6.826  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.043     ; 2.377      ;
; 6.829  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.569      ;
; 6.831  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.185      ;
; 6.833  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.183      ;
; 6.838  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.373      ;
; 6.841  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.175      ;
; 6.843  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.173      ;
; 6.851  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.230     ; 2.165      ;
; 6.877  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.334      ;
; 6.891  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.507      ;
; 6.901  ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.229     ; 2.116      ;
; 6.902  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.309      ;
; 6.904  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.110      ;
; 6.905  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.306      ;
; 6.906  ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.229     ; 2.111      ;
; 6.907  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.304      ;
; 6.908  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.303      ;
; 6.914  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|VS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.232     ; 2.100      ;
; 6.916  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.295      ;
; 6.921  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.477      ;
; 6.921  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.477      ;
; 6.931  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.280      ;
; 6.931  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.280      ;
; 6.935  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.276      ;
; 6.937  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.274      ;
; 6.942  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.269      ;
; 6.942  ; DE0_VGA:inst1|HS_counter[0]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.229     ; 2.075      ;
; 6.949  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.262      ;
; 6.956  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.255      ;
; 6.959  ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.252      ;
; 6.966  ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.432      ;
; 6.970  ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.241      ;
; 6.972  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.239      ;
; 6.982  ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.229      ;
; 6.982  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.229      ;
; 6.988  ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.410      ;
; 6.989  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.222      ;
; 6.990  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.408      ;
; 6.991  ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.407      ;
; 7.012  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.199      ;
; 7.019  ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.192      ;
; 7.021  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.190      ;
; 7.026  ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.185      ;
; 7.027  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.184      ;
; 7.031  ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.234     ; 1.981      ;
; 7.035  ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.176      ;
; 7.036  ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.175      ;
; 7.046  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; -0.035     ; 2.165      ;
; 7.051  ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 9.259        ; 0.152      ; 2.347      ;
+--------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.180 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.188 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_VGA:inst1|VGA_HS[0]                                                ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_VGA:inst1|VGA_VS[0]                                                ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.357 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_B[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.675      ;
; 0.472 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_B[1]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.598      ;
; 0.480 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.794      ;
; 0.517 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_G[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.835      ;
; 0.518 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_R[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.836      ;
; 0.518 ; DE0_VGA:inst1|H_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_R[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.836      ;
; 0.594 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.908      ;
; 0.605 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.919      ;
; 0.608 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.727      ;
; 0.620 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.738      ;
; 0.632 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_G[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.758      ;
; 0.633 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_R[3]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.759      ;
; 0.633 ; DE0_VGA:inst1|V_visible[0]                                             ; DE0_VGA:inst1|VGA_BUS_R[2]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.759      ;
; 0.651 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.768      ;
; 0.657 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.971      ;
; 0.683 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.801      ;
; 0.685 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.804      ;
; 0.725 ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.844      ;
; 0.739 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.857      ;
; 0.743 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.057      ;
; 0.745 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.864      ;
; 0.759 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.877      ;
; 0.761 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|VS_counter[1]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.880      ;
; 0.768 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.887      ;
; 0.783 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.097      ;
; 0.808 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.122      ;
; 0.826 ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.140      ;
; 0.831 ; DE0_VGA:inst1|VS_counter[4]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.145      ;
; 0.864 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.984      ;
; 0.872 ; DE0_VGA:inst1|VS_counter[0]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.997      ;
; 0.874 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.188      ;
; 0.878 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.997      ;
; 0.880 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|VS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.999      ;
; 0.883 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.002      ;
; 0.884 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.198      ;
; 0.894 ; DE0_VGA:inst1|VS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.013      ;
; 0.902 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.021      ;
; 0.917 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.036      ;
; 0.920 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.039      ;
; 0.927 ; DE0_VGA:inst1|VS_counter[4]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.046      ;
; 0.927 ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|VS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.046      ;
; 0.933 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.052      ;
; 0.934 ; DE0_VGA:inst1|VS_counter[9]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.053      ;
; 0.934 ; DE0_VGA:inst1|VS_counter[8]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.248      ;
; 0.942 ; DE0_VGA:inst1|VS_counter[10]                                           ; DE0_VGA:inst1|VS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.061      ;
; 0.952 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.071      ;
; 0.953 ; DE0_VGA:inst1|HS_counter[2]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.080      ;
; 0.958 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.077      ;
; 0.958 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[0]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.278      ;
; 0.959 ; DE0_VGA:inst1|HS_counter[1]                                            ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.086      ;
; 0.964 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.082      ;
; 0.965 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.084      ;
; 0.966 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.086      ;
; 0.974 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.092      ;
; 0.976 ; DE0_VGA:inst1|HS_counter[9]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.095      ;
; 0.997 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.115      ;
; 1.000 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.119      ;
; 1.011 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.131      ;
; 1.026 ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|HS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.340      ;
; 1.035 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.154      ;
; 1.037 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[8]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.156      ;
; 1.037 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.156      ;
; 1.037 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.156      ;
; 1.042 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.161      ;
; 1.047 ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[2]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.166      ;
; 1.049 ; DE0_VGA:inst1|VS_counter[8]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.168      ;
; 1.050 ; DE0_VGA:inst1|VS_counter[5]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.364      ;
; 1.050 ; DE0_VGA:inst1|VS_counter[9]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.364      ;
; 1.051 ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.365      ;
; 1.052 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.171      ;
; 1.063 ; DE0_VGA:inst1|HS_counter[4]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.182      ;
; 1.063 ; DE0_VGA:inst1|VS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.182      ;
; 1.064 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.183      ;
; 1.067 ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.186      ;
; 1.077 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.196      ;
; 1.080 ; DE0_VGA:inst1|VS_counter[5]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.199      ;
; 1.082 ; DE0_VGA:inst1|VS_counter[6]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.396      ;
; 1.092 ; DE0_VGA:inst1|HS_counter[5]                                            ; DE0_VGA:inst1|HS_counter[10] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.211      ;
; 1.094 ; DE0_VGA:inst1|VS_counter[4]                                            ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.211      ;
; 1.099 ; DE0_VGA:inst1|VS_counter[4]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.218      ;
; 1.106 ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.225      ;
; 1.109 ; DE0_VGA:inst1|VS_counter[5]                                            ; DE0_VGA:inst1|VS_counter[5]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.228      ;
; 1.110 ; DE0_VGA:inst1|VS_counter[6]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.229      ;
; 1.114 ; DE0_VGA:inst1|VS_counter[2]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.233      ;
; 1.120 ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|VS_counter[9]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.239      ;
; 1.124 ; DE0_VGA:inst1|HS_counter[8]                                            ; DE0_VGA:inst1|HS_counter[4]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.243      ;
; 1.126 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[3]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.245      ;
; 1.128 ; DE0_VGA:inst1|VS_counter[7]                                            ; DE0_VGA:inst1|V_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.442      ;
; 1.134 ; DE0_VGA:inst1|HS_counter[6]                                            ; DE0_VGA:inst1|VGA_HS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.254      ;
; 1.142 ; DE0_VGA:inst1|VS_counter[1]                                            ; DE0_VGA:inst1|VGA_VS[0]      ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.259      ;
; 1.144 ; DE0_VGA:inst1|VS_counter[3]                                            ; DE0_VGA:inst1|VS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.263      ;
; 1.148 ; DE0_VGA:inst1|HS_counter[3]                                            ; DE0_VGA:inst1|HS_counter[6]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.267      ;
; 1.154 ; DE0_VGA:inst1|VS_counter[5]                                            ; DE0_VGA:inst1|VS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.273      ;
; 1.155 ; DE0_VGA:inst1|HS_counter[10]                                           ; DE0_VGA:inst1|H_visible[0]   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.273      ;
; 1.162 ; DE0_VGA:inst1|HS_counter[7]                                            ; DE0_VGA:inst1|HS_counter[7]  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.281      ;
; 1.162 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7] ; DE0_VGA:inst1|VGA_BUS_B[1]   ; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; -0.014       ; -1.007     ; 0.325      ;
+-------+------------------------------------------------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pin_name1'                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.195 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.035      ; 0.314      ;
; 0.555 ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.035      ; 0.674      ;
; 0.560 ; DE0_VGA:inst1|HS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.494      ; 2.222      ;
; 0.565 ; DE0_VGA:inst1|HS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.494      ; 2.227      ;
; 0.637 ; DE0_VGA:inst1|VS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.490      ; 2.295      ;
; 0.646 ; DE0_VGA:inst1|VS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.490      ; 2.304      ;
; 0.649 ; DE0_VGA:inst1|HS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.494      ; 2.311      ;
; 0.656 ; DE0_VGA:inst1|VS_counter[8]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.490      ; 2.314      ;
; 0.665 ; DE0_VGA:inst1|HS_counter[5]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.494      ; 2.327      ;
; 0.676 ; DE0_VGA:inst1|HS_counter[10]                                                                      ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.494      ; 2.338      ;
; 0.680 ; DE0_VGA:inst1|HS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.494      ; 2.342      ;
; 0.682 ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; pin_name1                                                   ; pin_name1   ; 0.000        ; 0.035      ; 0.801      ;
; 0.697 ; DE0_VGA:inst1|VS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.490      ; 2.355      ;
; 0.705 ; DE0_VGA:inst1|VS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.490      ; 2.363      ;
; 0.725 ; DE0_VGA:inst1|HS_counter[3]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.494      ; 2.387      ;
; 0.732 ; DE0_VGA:inst1|VS_counter[4]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.490      ; 2.390      ;
; 0.737 ; DE0_VGA:inst1|VS_counter[9]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.490      ; 2.395      ;
; 0.744 ; DE0_VGA:inst1|VS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.490      ; 2.402      ;
; 0.763 ; DE0_VGA:inst1|HS_counter[7]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.494      ; 2.425      ;
; 0.769 ; DE0_VGA:inst1|VS_counter[6]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.490      ; 2.427      ;
; 0.788 ; DE0_VGA:inst1|HS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.307      ; 2.263      ;
; 0.793 ; DE0_VGA:inst1|VS_counter[0]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.301      ; 2.262      ;
; 0.813 ; DE0_VGA:inst1|VS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.490      ; 2.471      ;
; 0.815 ; DE0_VGA:inst1|HS_counter[1]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.307      ; 2.290      ;
; 0.816 ; DE0_VGA:inst1|HS_counter[2]                                                                       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1   ; 0.014        ; 1.307      ; 2.291      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]'                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------+
; 4.413 ; 4.629        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_HS[0]      ;
; 4.413 ; 4.597        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[0]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[10] ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[3]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[4]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[5]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[6]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[7]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[8]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[9]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|H_visible[0]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[0]   ;
; 4.414 ; 4.598        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[1]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[2]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[3]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[0]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[1]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[2]   ;
; 4.414 ; 4.598        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[3]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[0]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[1]   ;
; 4.414 ; 4.598        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[2]   ;
; 4.414 ; 4.598        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[3]   ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[10] ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[1]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[2]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[3]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[4]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[5]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[6]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[7]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[8]  ;
; 4.414 ; 4.630        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[9]  ;
; 4.414 ; 4.598        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|V_visible[0]   ;
; 4.415 ; 4.631        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_VS[0]      ;
; 4.418 ; 4.602        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[0]  ;
; 4.418 ; 4.602        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[1]  ;
; 4.418 ; 4.602        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[2]  ;
; 4.438 ; 4.654        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[0]  ;
; 4.438 ; 4.654        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[1]  ;
; 4.438 ; 4.654        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[2]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[0]   ;
; 4.442 ; 4.658        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[1]   ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[2]   ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_B[3]   ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[0]   ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[1]   ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[2]   ;
; 4.442 ; 4.658        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_G[3]   ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[0]   ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[1]   ;
; 4.442 ; 4.658        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[2]   ;
; 4.442 ; 4.658        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_BUS_R[3]   ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_VS[0]      ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[10] ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[1]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[2]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[3]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[4]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[5]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[6]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[7]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[8]  ;
; 4.442 ; 4.626        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[9]  ;
; 4.442 ; 4.658        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|V_visible[0]   ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[10] ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[3]  ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[4]  ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[5]  ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[6]  ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[7]  ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[8]  ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|HS_counter[9]  ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|H_visible[0]   ;
; 4.443 ; 4.627        ; 0.184          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VGA_HS[0]      ;
; 4.443 ; 4.659        ; 0.216          ; High Pulse Width ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_VGA:inst1|VS_counter[0]  ;
; 4.593 ; 4.593        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[0]|clk      ;
; 4.594 ; 4.594        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[1]|clk       ;
; 4.594 ; 4.594        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[3]|clk       ;
; 4.594 ; 4.594        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[2]|clk       ;
; 4.594 ; 4.594        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[3]|clk       ;
; 4.594 ; 4.594        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|V_visible[0]|clk       ;
; 4.598 ; 4.598        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[0]|clk      ;
; 4.598 ; 4.598        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[1]|clk      ;
; 4.598 ; 4.598        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|HS_counter[2]|clk      ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[0]|clk       ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[2]|clk       ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_B[3]|clk       ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[0]|clk       ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[1]|clk       ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_G[2]|clk       ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[0]|clk       ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_BUS_R[1]|clk       ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VGA_VS[0]|clk          ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[10]|clk     ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[1]|clk      ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[2]|clk      ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[3]|clk      ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[4]|clk      ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|VS_counter[5]|clk      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pin_name1'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]                                       ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|observablevcoout                             ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~input|o                                                                                 ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|Render_core_inst|Render_core_fsm_inst|state_var.st_main_1|clk                                ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]|clk                                           ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]                                     ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|inclk[0]                                                                   ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~input|i                                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1~input|i                                                                                 ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|inclk[0]                                                                   ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~inputclkctrl|outclk                                                                     ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]                                     ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|Render_core_inst|Render_core_fsm_inst|state_var.st_main_1|clk                                ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]|clk                                           ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1~input|o                                                                                 ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]                                       ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|observablevcoout                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; pin_name1 ; Rise       ; pin_name1                                                                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|Render_core_fsm:Render_core_fsm_inst|state_var.st_main_1 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; pin_name1 ; Rise       ; Render:inst|Render_core:Render_core_inst|v_out_rsc_mgc_out_stdreg_d[7]                            ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 2.560 ; 2.630 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 2.168 ; 2.210 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 2.560 ; 2.630 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 2.164 ; 2.223 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 1.986 ; 2.012 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 2.557 ; 2.627 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 2.013 ; 2.048 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 2.142 ; 2.185 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 1.989 ; 2.015 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 2.557 ; 2.627 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 2.619 ; 2.713 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 2.165 ; 2.214 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 2.147 ; 2.187 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 2.470 ; 2.532 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 2.619 ; 2.713 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 2.324 ; 2.268 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 2.324 ; 2.268 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 2.253 ; 2.207 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 2.253 ; 2.207 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 1.735 ; 1.759 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 1.910 ; 1.949 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 2.286 ; 2.353 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 1.906 ; 1.962 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 1.735 ; 1.759 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 1.737 ; 1.761 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 1.761 ; 1.795 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 1.884 ; 1.925 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 1.737 ; 1.761 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 2.283 ; 2.350 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 1.889 ; 1.926 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 1.907 ; 1.954 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 1.889 ; 1.926 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 2.199 ; 2.258 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 2.344 ; 2.433 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 2.059 ; 2.005 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 2.059 ; 2.005 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 1.991 ; 1.947 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 1.991 ; 1.947 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+--------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; -4.213  ; 0.180 ; N/A      ; N/A     ; 4.377               ;
;  inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; -2.886  ; 0.180 ; N/A      ; N/A     ; 4.377               ;
;  pin_name1                                                   ; -4.213  ; 0.195 ; N/A      ; N/A     ; 9.444               ;
; Design-wide TNS                                              ; -15.418 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; -11.205 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pin_name1                                                   ; -4.213  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 4.292 ; 4.294 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 3.561 ; 3.592 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 4.292 ; 4.294 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 3.551 ; 3.574 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 3.269 ; 3.273 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 4.280 ; 4.277 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 3.296 ; 3.305 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 3.506 ; 3.548 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 3.277 ; 3.277 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 4.280 ; 4.277 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 4.319 ; 4.379 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 3.548 ; 3.572 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 3.541 ; 3.550 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 4.114 ; 4.148 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 4.319 ; 4.379 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 3.761 ; 3.741 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 3.761 ; 3.741 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 3.651 ; 3.661 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 3.651 ; 3.661 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+
; B[*]       ; pin_name1  ; 1.735 ; 1.759 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[0]      ; pin_name1  ; 1.910 ; 1.949 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[1]      ; pin_name1  ; 2.286 ; 2.353 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[2]      ; pin_name1  ; 1.906 ; 1.962 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  B[3]      ; pin_name1  ; 1.735 ; 1.759 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; G[*]       ; pin_name1  ; 1.737 ; 1.761 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[0]      ; pin_name1  ; 1.761 ; 1.795 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[1]      ; pin_name1  ; 1.884 ; 1.925 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[2]      ; pin_name1  ; 1.737 ; 1.761 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  G[3]      ; pin_name1  ; 2.283 ; 2.350 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; R[*]       ; pin_name1  ; 1.889 ; 1.926 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[0]      ; pin_name1  ; 1.907 ; 1.954 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[1]      ; pin_name1  ; 1.889 ; 1.926 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[2]      ; pin_name1  ; 2.199 ; 2.258 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  R[3]      ; pin_name1  ; 2.344 ; 2.433 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; pin_name1  ; 2.059 ; 2.005 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; pin_name1  ; 2.059 ; 2.005 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; pin_name1  ; 1.991 ; 1.947 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; pin_name1  ; 1.991 ; 1.947 ; Rise       ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------+
; Input Transition Times                                       ;
+-----------+--------------+-----------------+-----------------+
; Pin       ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------+--------------+-----------------+-----------------+
; pin_name1 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 875      ; 0        ; 0        ; 0        ;
; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1                                                   ; 3908     ; 0        ; 0        ; 0        ;
; pin_name1                                                   ; pin_name1                                                   ; 5        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 875      ; 0        ; 0        ; 0        ;
; pin_name1                                                   ; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] ; pin_name1                                                   ; 3908     ; 0        ; 0        ; 0        ;
; pin_name1                                                   ; pin_name1                                                   ; 5        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed May 04 15:24:19 2016
Info: Command: quartus_sta quartus -c quartus
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'quartus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name pin_name1 pin_name1
    Info (332110): create_generated_clock -source {inst1|pll_inst0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name {inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]} {inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.213
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.213        -4.213 pin_name1 
    Info (332119):    -2.886       -11.205 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.344         0.000 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.362         0.000 pin_name1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.384
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.384         0.000 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.687         0.000 pin_name1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.743
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.743        -3.743 pin_name1 
    Info (332119):    -2.487        -9.648 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.299         0.000 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.320         0.000 pin_name1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.377
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.377         0.000 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.684         0.000 pin_name1 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.201        -2.201 pin_name1 
    Info (332119):    -1.569        -6.086 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.180         0.000 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.195         0.000 pin_name1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.413
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.413         0.000 inst1|pll_inst0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.444         0.000 pin_name1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 490 megabytes
    Info: Processing ended: Wed May 04 15:24:24 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


