{"vcs1":{"timestamp_begin":1746811501.598725510, "rt":5.79, "ut":5.49, "st":0.24}}
{"vcselab":{"timestamp_begin":1746811507.472560971, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746811507.826178024, "rt":0.29, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746811501.282850372}
{"VCS_COMP_START_TIME": 1746811501.282850372}
{"VCS_COMP_END_TIME": 1746811508.189269730}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380260}}
{"vcselab": {"peak_mem": 174916}}
