# VSD Hardware Design Program

Welcome to my journey through the VSD-HDP program! Below are links to my day-wise progress and learnings.

## ðŸ”½ Links to Detailed Logs

br />
<br />

**Table of Contents (with Progress Status)**

| Day # | Topic(s) Covered | Status |
|---|---|---|
| [Day 0 â€” Tools Installation](Day0/README.md) | Tools Installation | âœ… Done |
| [Day 1 â€” Introduction to Verilog RTL design and Synthesis](Day1/README.md) | Introduction to Verilog RTL design and Synthesis | âœ… Done |
| [Day 2 â€” Timing libs, hierarchical vs flat synthesis and efficient flop coding styles](Day2/README.md) | Timing libs, hierarchical vs flat synthesis and efficient flop coding styles | âœ… Done |
| [Day 3 â€” Combinational and sequential optimizations](Day3/README.md) | Combinational and sequential optimizations | âœ… Done |
| [Day 4 â€” GLS, blocking vs non-blocking and Synthesis-Simulation mismatch](Day4/README.md) | GLS, blocking vs non-blocking and Synthesis-Simulation mismatch | âœ… Done |
| [Day 5 â€” VSDBabySoC Design and Modeling](Day5/README.md) | VSDBabySoC Design and Modeling | âœ… Done |
| [Day 6 â€” VSDBabySoC Post-Synthesis Simulation](Day6/README.md) | VSDBabySoC Post-Synthesis Simulation | âœ… Done |
| [Day 7 â€” Timing Graphs using openSTA](Day7/README.md) | Timing Graphs using openSTA | âœ… Done |
| [Day 8 â€” CMOS Circuit Design and SPICE Simulations](Day8/README.md) | CMOS Circuit Design and SPICE Simulations | âœ… Done |
| [Day 9 â€” Velocity Saturation and basics of CMOS inverter VTC](Day9/README.md) | Velocity Saturation and basics of CMOS inverter VTC | âœ… Done |
| [Day 10 â€” CMOS Switching threshold and dynamic simulations](Day10/README.md) | CMOS Switching threshold and dynamic simulations |  Work In Progress |
