# Reading D:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do AHT10_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+I:/FPGA/fpga_pro/AHT10/rtl {I:/FPGA/fpga_pro/AHT10/rtl/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:39 on Aug 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+I:/FPGA/fpga_pro/AHT10/rtl" I:/FPGA/fpga_pro/AHT10/rtl/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 09:23:39 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+I:/FPGA/fpga_pro/AHT10/rtl {I:/FPGA/fpga_pro/AHT10/rtl/seg_driver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:40 on Aug 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+I:/FPGA/fpga_pro/AHT10/rtl" I:/FPGA/fpga_pro/AHT10/rtl/seg_driver.v 
# -- Compiling module seg_driver
# 
# Top level modules:
# 	seg_driver
# End time: 09:23:40 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+I:/FPGA/fpga_pro/AHT10/rtl {I:/FPGA/fpga_pro/AHT10/rtl/param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:40 on Aug 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+I:/FPGA/fpga_pro/AHT10/rtl" I:/FPGA/fpga_pro/AHT10/rtl/param.v 
# End time: 09:23:40 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+I:/FPGA/fpga_pro/AHT10/rtl {I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:40 on Aug 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+I:/FPGA/fpga_pro/AHT10/rtl" I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v 
# -- Compiling module data_handle
# 
# Top level modules:
# 	data_handle
# End time: 09:23:40 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+I:/FPGA/fpga_pro/AHT10/rtl {I:/FPGA/fpga_pro/AHT10/rtl/controler.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:40 on Aug 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+I:/FPGA/fpga_pro/AHT10/rtl" I:/FPGA/fpga_pro/AHT10/rtl/controler.v 
# -- Compiling module controler
# 
# Top level modules:
# 	controler
# End time: 09:23:40 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+I:/FPGA/fpga_pro/AHT10/rtl {I:/FPGA/fpga_pro/AHT10/rtl/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:40 on Aug 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+I:/FPGA/fpga_pro/AHT10/rtl" I:/FPGA/fpga_pro/AHT10/rtl/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 09:23:40 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+I:/FPGA/fpga_pro/AHT10/rtl {I:/FPGA/fpga_pro/AHT10/rtl/i2c_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:40 on Aug 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+I:/FPGA/fpga_pro/AHT10/rtl" I:/FPGA/fpga_pro/AHT10/rtl/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 09:23:40 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+I:/FPGA/fpga_pro/AHT10/rtl {I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:41 on Aug 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+I:/FPGA/fpga_pro/AHT10/rtl" I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v 
# -- Compiling module AHT10_rw
# 
# Top level modules:
# 	AHT10_rw
# End time: 09:23:41 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+I:/FPGA/fpga_pro/AHT10/prj/../tb {I:/FPGA/fpga_pro/AHT10/prj/../tb/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:41 on Aug 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+I:/FPGA/fpga_pro/AHT10/prj/../tb" I:/FPGA/fpga_pro/AHT10/prj/../tb/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 09:23:41 on Aug 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 09:23:42 on Aug 03,2022
# Loading work.top_tb
# Loading work.top
# Loading work.data_handle
# Loading work.seg_driver
# Loading work.controler
# Loading work.AHT10_rw
# Loading work.i2c_master
# Loading work.uart_tx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint sim:/top_tb/u_top/u_controler/u_rw_ctrl/*
add wave -position insertpoint sim:/top_tb/u_top/u_controler/u_i2c/*
add wave -position insertpoint sim:/top_tb/u_top/u_data_handle/*
restart
restart
run -all
# End time: 10:18:16 on Aug 03,2022, Elapsed time: 0:54:34
# Errors: 0, Warnings: 0
