WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500071 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000071 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250072 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250072 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 12826708 heartbeat IPC: 1.278 cumulative IPC: 0.7603 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 25606874 heartbeat IPC: 0.7825 cumulative IPC: 0.7749 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 38337972 heartbeat IPC: 0.7855 cumulative IPC: 0.7791 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 51246627 heartbeat IPC: 0.7747 cumulative IPC: 0.7778 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 63760522 heartbeat IPC: 0.7991 cumulative IPC: 0.7825 (Simulation time: 00 hr 05 min 04 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 76689514 heartbeat IPC: 0.7735 cumulative IPC: 0.7808 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 89649313 heartbeat IPC: 0.7716 cumulative IPC: 0.7794 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 102342284 heartbeat IPC: 0.7878 cumulative IPC: 0.7805 (Simulation time: 00 hr 07 min 51 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv177.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000003 cycles: 115237314 heartbeat IPC: 0.7755 cumulative IPC: 0.7799 (Simulation time: 00 hr 08 min 46 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 127985418 heartbeat IPC: 0.7844 cumulative IPC: 0.7804 (Simulation time: 00 hr 09 min 41 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 128009598 cumulative IPC: 0.7812 (Simulation time: 00 hr 10 min 08 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 128009598 cumulative IPC: 0.7812 (Simulation time: 00 hr 10 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv177.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7812 instructions: 100000000 cycles: 128009598
CPU 0 Branch Prediction Accuracy: 80.38% MPKI: 36.61 Average ROB Occupancy at Mispredict: 5.244
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.097
BRANCH_INDIRECT: 26
BRANCH_CONDITIONAL: 8.6
BRANCH_DIRECT_CALL: 0.0988
BRANCH_INDIRECT_CALL: 1.73
BRANCH_RETURN: 0.101

L1D TOTAL        ACCESS:   30860836 HIT:   29320236 MISS:    1540600
L1D LOAD         ACCESS:   18412494 HIT:   17229207 MISS:    1183287
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   12441926 HIT:   12090917 MISS:     351009
L1D TRANSLATION  ACCESS:       6416 HIT:        112 MISS:       6304
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 15.85 cycles
L1I TOTAL        ACCESS:   13513635 HIT:    4651648 MISS:    8861987
L1I LOAD         ACCESS:   13513635 HIT:    4651648 MISS:    8861987
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 7.208 cycles
L2C TOTAL        ACCESS:    8113683 HIT:    7714460 MISS:     399223
L2C LOAD         ACCESS:    7577432 HIT:    7253780 MISS:     323652
L2C RFO          ACCESS:     145190 HIT:     102599 MISS:      42591
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     384757 HIT:     356710 MISS:      28047
L2C TRANSLATION  ACCESS:       6304 HIT:       1371 MISS:       4933
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 41.11 cycles
LLC TOTAL        ACCESS:     537445 HIT:     474840 MISS:      62605
LLC LOAD         ACCESS:     323652 HIT:     281384 MISS:      42268
LLC RFO          ACCESS:      42591 HIT:      32701 MISS:       9890
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     166269 HIT:     157180 MISS:       9089
LLC TRANSLATION  ACCESS:       4933 HIT:       3575 MISS:       1358
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 142.6 cycles
cpu0_DTLB TOTAL        ACCESS:   24284845 HIT:   23234005 MISS:    1050840
cpu0_DTLB LOAD         ACCESS:   24284845 HIT:   23234005 MISS:    1050840
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.405 cycles
cpu0_ITLB TOTAL        ACCESS:   11912019 HIT:    9658308 MISS:    2253711
cpu0_ITLB LOAD         ACCESS:   11912019 HIT:    9658308 MISS:    2253711
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.443 cycles
cpu0_STLB TOTAL        ACCESS:    1806754 HIT:    1800544 MISS:       6210
cpu0_STLB LOAD         ACCESS:    1806754 HIT:    1800544 MISS:       6210
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 83.29 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6238
  ROW_BUFFER_MISS:      47254
 AVG DBUS CONGESTED CYCLE: 3.911
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3018
  FULL:      18828
