

================================================================
== Vitis HLS Report for 'adpcm_main'
================================================================
* Date:           Wed Jun 19 19:06:29 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.794 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   148038|   148038|  0.740 ms|  0.740 ms|  148039|  148039|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label4, i16 %delay_dltx, i14 %delay_dhx, i16 %dec_del_dltx, i14 %dec_del_dhx"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label5, i32 %delay_bpl, i32 %delay_bph, i32 %dec_del_bpl, i32 %dec_del_bph"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label6, i32 %tqmf"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label7, i32 %accumc, i32 %accumd"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln546 = store i15 32, i15 %detl" [benchmarks/chstone/adpcm/src/adpcm.c:546->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 11 'store' 'store_ln546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%store_ln547 = store i15 8, i15 %deth" [benchmarks/chstone/adpcm/src/adpcm.c:547->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 12 'store' 'store_ln547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln548 = store i31 0, i31 %rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 13 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%store_ln548 = store i31 0, i31 %rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 14 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln548 = store i32 0, i32 %plt2" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 15 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln548 = store i32 0, i32 %plt1" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 16 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln548 = store i15 0, i15 %al2" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 17 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln548 = store i16 0, i16 %al1" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 18 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln548 = store i15 0, i15 %nbl" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 19 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln549 = store i31 0, i31 %rh2" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 20 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln549 = store i31 0, i31 %rh1" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 21 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln549 = store i32 0, i32 %ph2" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 22 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln549 = store i32 0, i32 %ph1" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 23 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln549 = store i15 0, i15 %ah2" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 24 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln549 = store i16 0, i16 %ah1" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 25 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln549 = store i15 0, i15 %nbh" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 26 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label4, i16 %delay_dltx, i14 %delay_dhx, i16 %dec_del_dltx, i14 %dec_del_dhx"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label5, i32 %delay_bpl, i32 %delay_bph, i32 %dec_del_bpl, i32 %dec_del_bph"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label6, i32 %tqmf"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label7, i32 %accumc, i32 %accumd"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_adpcm_main_label12, i32 %input_samples, i32 %compressed, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln546 = store i15 32, i15 %dec_detl" [benchmarks/chstone/adpcm/src/adpcm.c:546->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 32 'store' 'store_ln546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln547 = store i15 8, i15 %dec_deth" [benchmarks/chstone/adpcm/src/adpcm.c:547->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 33 'store' 'store_ln547' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln550 = store i31 0, i31 %dec_rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 34 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln550 = store i31 0, i31 %dec_rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 35 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln550 = store i32 0, i32 %dec_plt2" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 36 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln550 = store i32 0, i32 %dec_plt1" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 37 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln550 = store i15 0, i15 %dec_al2" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 38 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln550 = store i16 0, i16 %dec_al1" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 39 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln550 = store i15 0, i15 %dec_nbl" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 40 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln551 = store i31 0, i31 %dec_rh2" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 41 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln551 = store i31 0, i31 %dec_rh1" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 42 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln551 = store i32 0, i32 %dec_ph2" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 43 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln551 = store i32 0, i32 %dec_ph1" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 44 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln551 = store i15 0, i15 %dec_ah2" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 45 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln551 = store i16 0, i16 %dec_ah1" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 46 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln551 = store i15 0, i15 %dec_nbh" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 47 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_adpcm_main_label12, i32 %input_samples, i32 %compressed, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_adpcm_main_label13, i32 %compressed, i32 %result, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln769 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [benchmarks/chstone/adpcm/src/adpcm.c:769]   --->   Operation 50 'spectopmodule' 'spectopmodule_ln769' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_samples, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_samples"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressed, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compressed"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_adpcm_main_label13, i32 %compressed, i32 %result, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln788 = ret" [benchmarks/chstone/adpcm/src/adpcm.c:788]   --->   Operation 58 'ret' 'ret_ln788' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
