#! /nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/bin/vvp -v
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x117bb730 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x119152b0_0 .net "DataAdr", 31 0, v0x119015e0_0;  1 drivers
v0x11915390_0 .net "MemWrite", 0 0, L_0x1191a280;  1 drivers
v0x11915450_0 .net "WriteData", 31 0, v0x1190e090_0;  1 drivers
v0x119154f0_0 .var "clk", 0 0;
v0x11915590_0 .var "reset", 0 0;
S_0x117a6540 .scope module, "pipelined" "top" 2 7, 3 1 0, S_0x117bb730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteDataM";
    .port_info 3 /OUTPUT 32 "DataAdrM";
    .port_info 4 /OUTPUT 1 "MemWriteM";
v0x11914ac0_0 .net "DataAdrM", 31 0, v0x119015e0_0;  alias, 1 drivers
v0x11914ba0_0 .net "InstrF", 31 0, L_0x11936c50;  1 drivers
v0x11914cf0_0 .net "MemWriteM", 0 0, L_0x1191a280;  alias, 1 drivers
v0x11914d90_0 .net "PCF", 31 0, v0x11908390_0;  1 drivers
v0x11914e30_0 .net "ReadDataM", 31 0, L_0x11936ea0;  1 drivers
v0x11914f80_0 .net "WriteDataM", 31 0, v0x1190e090_0;  alias, 1 drivers
v0x119150d0_0 .net "clk", 0 0, v0x119154f0_0;  1 drivers
v0x11915170_0 .net "reset", 0 0, v0x11915590_0;  1 drivers
S_0x117a7fc0 .scope module, "DataMem" "DataMemory" 3 45, 4 1 0, S_0x117a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
L_0x11936ea0 .functor BUFZ 32, L_0x11936cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11895c00 .array "RAM", 0 2097151, 31 0;
v0x118943b0_0 .net *"_ivl_0", 31 0, L_0x11936cc0;  1 drivers
v0x11894480_0 .net *"_ivl_3", 20 0, L_0x11936d60;  1 drivers
v0x11897680_0 .net *"_ivl_4", 22 0, L_0x11936e00;  1 drivers
L_0x71672a0e80f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11897780_0 .net *"_ivl_7", 1 0, L_0x71672a0e80f8;  1 drivers
v0x117a6400_0 .net "address", 31 0, v0x119015e0_0;  alias, 1 drivers
v0x117a5e40_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x118ec050_0 .net "read_data", 31 0, L_0x11936ea0;  alias, 1 drivers
v0x118ec130_0 .net "we", 0 0, L_0x1191a280;  alias, 1 drivers
v0x118ec1f0_0 .net "write_data", 31 0, v0x1190e090_0;  alias, 1 drivers
E_0x1181edd0 .event posedge, v0x117a5e40_0;
L_0x11936cc0 .array/port v0x11895c00, L_0x11936e00;
L_0x11936d60 .part v0x119015e0_0, 2, 21;
L_0x11936e00 .concat [ 21 2 0 0], L_0x11936d60, L_0x71672a0e80f8;
S_0x118ec370 .scope module, "InstrMem" "InstructionMemory" 3 36, 5 1 0, S_0x117a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x11936c50 .functor BUFZ 32, L_0x11936a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x118ec520 .array "RAM", 0 2097151, 31 0;
v0x118ec600_0 .net *"_ivl_0", 31 0, L_0x11936a70;  1 drivers
v0x118ec6e0_0 .net *"_ivl_3", 20 0, L_0x11936b10;  1 drivers
v0x118ec7a0_0 .net *"_ivl_4", 22 0, L_0x11936bb0;  1 drivers
L_0x71672a0e80b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x118ec880_0 .net *"_ivl_7", 1 0, L_0x71672a0e80b0;  1 drivers
v0x118ec9b0_0 .net "address", 31 0, v0x11908390_0;  alias, 1 drivers
v0x118eca90_0 .net "instruction", 31 0, L_0x11936c50;  alias, 1 drivers
L_0x11936a70 .array/port v0x118ec520, L_0x11936bb0;
L_0x11936b10 .part v0x11908390_0, 2, 21;
L_0x11936bb0 .concat [ 21 2 0 0], L_0x11936b10, L_0x71672a0e80b0;
S_0x118ecbd0 .scope module, "arm" "arm" 3 21, 6 1 0, S_0x117a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PCF";
    .port_info 3 /INPUT 32 "InstrF";
    .port_info 4 /OUTPUT 1 "MemWriteM";
    .port_info 5 /OUTPUT 32 "ALUOutM";
    .port_info 6 /OUTPUT 32 "WriteDataM";
    .port_info 7 /INPUT 32 "ReadDataM";
P_0x118ecdb0 .param/l "ALUCONTROL_WIDTH" 1 6 11, +C4<00000000000000000000000000000101>;
P_0x118ecdf0 .param/l "ALU_FLAGS_WIDTH" 1 6 12, +C4<00000000000000000000000000000101>;
v0x11911820_0 .net "ALUControlE", 4 0, L_0x11918810;  1 drivers
v0x11912ee0_0 .net "ALUFlagsE", 4 0, L_0x11935950;  1 drivers
v0x11912fa0_0 .net "ALUOutM", 31 0, v0x119015e0_0;  alias, 1 drivers
v0x11913040_0 .net "ALUSrcE", 0 0, L_0x11918770;  1 drivers
v0x119130e0_0 .net "BranchTakenE", 0 0, L_0x11919bf0;  1 drivers
RS_0x71672a682768 .resolv tri, L_0x119189d0, L_0x11918ce0;
v0x119131d0_0 .net8 "CarryE", 0 0, RS_0x71672a682768;  2 drivers
v0x11913270_0 .net "FlushD", 0 0, L_0x11936820;  1 drivers
v0x11913310_0 .net "FlushE", 0 0, L_0x11936620;  1 drivers
v0x119133b0_0 .net "ForwardAE", 1 0, v0x11911d90_0;  1 drivers
v0x11913500_0 .net "ForwardBE", 1 0, v0x11911e80_0;  1 drivers
v0x119135c0_0 .net "ImmSrcD", 1 0, L_0x11915f90;  1 drivers
v0x11913680_0 .net "InstrD", 31 0, v0x119048a0_0;  1 drivers
v0x11913740_0 .net "InstrF", 31 0, L_0x11936c50;  alias, 1 drivers
v0x11913800_0 .net "Match_12D_E", 0 0, L_0x11936340;  1 drivers
v0x119138a0_0 .net "Match_1E_M", 0 0, L_0x11935e60;  1 drivers
v0x11913940_0 .net "Match_1E_W", 0 0, L_0x11935f00;  1 drivers
v0x119139e0_0 .net "Match_2E_M", 0 0, L_0x11935fa0;  1 drivers
v0x11913a80_0 .net "Match_2E_W", 0 0, L_0x119360d0;  1 drivers
v0x11913b20_0 .net "MemWriteM", 0 0, L_0x1191a280;  alias, 1 drivers
v0x11913c10_0 .net "MemtoRegE", 0 0, L_0x11918520;  1 drivers
v0x11913d00_0 .net "MemtoRegW", 0 0, L_0x1191a9c0;  1 drivers
v0x11913da0_0 .net "PCF", 31 0, v0x11908390_0;  alias, 1 drivers
v0x11913e60_0 .net "PCSrcW", 0 0, L_0x1191ad00;  1 drivers
v0x11913f90_0 .net "PCWrPendingF", 0 0, L_0x1191af90;  1 drivers
v0x11914030_0 .net "ReadDataM", 31 0, L_0x11936ea0;  alias, 1 drivers
v0x119140f0_0 .net "RegSrcD", 1 0, L_0x11915c20;  1 drivers
v0x119141b0_0 .net "RegWriteM", 0 0, L_0x1191a560;  1 drivers
v0x119142a0_0 .net "RegWriteW", 0 0, L_0x1191ac60;  1 drivers
v0x119143d0_0 .net "StallD", 0 0, L_0x11936420;  1 drivers
v0x11914470_0 .net "StallF", 0 0, L_0x11936490;  1 drivers
v0x11914560_0 .net "WriteDataM", 31 0, v0x1190e090_0;  alias, 1 drivers
v0x11914620_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x119146c0_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
L_0x1191b050 .part v0x119048a0_0, 12, 20;
S_0x118ed090 .scope module, "Control_unit" "controller" 6 41, 7 1 0, S_0x118ecbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "InstrD";
    .port_info 3 /INPUT 5 "ALUFlagsE";
    .port_info 4 /OUTPUT 2 "RegSrcD";
    .port_info 5 /OUTPUT 2 "ImmSrcD";
    .port_info 6 /OUTPUT 1 "ALUSrcE";
    .port_info 7 /OUTPUT 1 "BranchTakenE";
    .port_info 8 /OUTPUT 5 "ALUControlE";
    .port_info 9 /OUTPUT 1 "CarryE";
    .port_info 10 /OUTPUT 1 "MemWriteM";
    .port_info 11 /OUTPUT 1 "MemtoRegW";
    .port_info 12 /OUTPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 1 "RegWriteW";
    .port_info 14 /OUTPUT 1 "RegWriteM";
    .port_info 15 /OUTPUT 1 "MemtoRegE";
    .port_info 16 /OUTPUT 1 "PCWrPendingF";
    .port_info 17 /INPUT 1 "FlushE";
P_0x118ece90 .param/l "ALUCONTROL_WIDTH" 1 7 21, +C4<00000000000000000000000000000101>;
P_0x118eced0 .param/l "ALU_FLAGS_WIDTH" 1 7 22, +C4<00000000000000000000000000000101>;
L_0x11915940 .functor NOT 1, L_0x11915810, C4<0>, C4<0>, C4<0>;
L_0x11916700 .functor NOT 1, L_0x11915810, C4<0>, C4<0>, C4<0>;
L_0x11916550 .functor AND 1, L_0x11917940, L_0x11916970, C4<1>, C4<1>;
L_0x11917bf0 .functor OR 1, L_0x11916550, L_0x11917300, C4<0>, C4<0>;
L_0x11919bf0 .functor AND 1, L_0x11918060, v0x118edb10_0, C4<1>, C4<1>;
L_0x11919cf0 .functor AND 1, L_0x119182e0, v0x118edb10_0, C4<1>, C4<1>;
L_0x11919da0 .functor AND 1, L_0x11918150, v0x118edb10_0, C4<1>, C4<1>;
L_0x11919e60 .functor AND 1, L_0x11918380, v0x118edb10_0, C4<1>, C4<1>;
L_0x1191af20 .functor OR 1, L_0x11917bf0, L_0x11918380, C4<0>, C4<0>;
L_0x1191af90 .functor OR 1, L_0x1191af20, L_0x1191a600, C4<0>, C4<0>;
v0x118f1830_0 .var "ALUControlD", 4 0;
v0x118f1930_0 .net "ALUControlE", 4 0, L_0x11918810;  alias, 1 drivers
v0x118f1a10_0 .net "ALUFlagsE", 4 0, L_0x11935950;  alias, 1 drivers
v0x118f1ad0_0 .net "ALUOpD", 0 0, L_0x119176a0;  1 drivers
v0x118f1b90_0 .net "ALUSrcD", 0 0, L_0x119162a0;  1 drivers
v0x118f1ca0_0 .net "ALUSrcE", 0 0, L_0x11918770;  alias, 1 drivers
v0x118f1d60_0 .net "BranchD", 0 0, L_0x11917300;  1 drivers
v0x118f1e20_0 .net "BranchE", 0 0, L_0x11918060;  1 drivers
v0x118f1ee0_0 .net "BranchTakenE", 0 0, L_0x11919bf0;  alias, 1 drivers
o0x71672a683278 .functor BUFZ 1, C4<z>; HiZ drive
v0x118f1fa0_0 .net "CarryD", 0 0, o0x71672a683278;  0 drivers
v0x118f2060_0 .net8 "CarryE", 0 0, RS_0x71672a682768;  alias, 2 drivers
v0x118f2100_0 .net "CondE", 3 0, v0x118ef160_0;  1 drivers
v0x118f21a0_0 .net "CondExE", 0 0, v0x118edb10_0;  1 drivers
v0x118f2240_0 .var "FlagWriteD", 1 0;
v0x118f2300_0 .net "FlagWriteE", 1 0, L_0x11917e90;  1 drivers
v0x118f23f0_0 .net "FlagsE", 3 0, v0x118ef840_0;  1 drivers
v0x118f24e0_0 .net "FlagsNextE", 3 0, L_0x11919470;  1 drivers
v0x118f25f0_0 .net "FlushE", 0 0, L_0x11936620;  alias, 1 drivers
v0x118f2690_0 .net "ImmSrcD", 1 0, L_0x11915f90;  alias, 1 drivers
v0x118f2750_0 .net "InstrD", 31 12, L_0x1191b050;  1 drivers
v0x118f2830_0 .net "MemWriteD", 0 0, L_0x11916dc0;  1 drivers
v0x118f28f0_0 .net "MemWriteE", 0 0, L_0x11918150;  1 drivers
v0x118f29b0_0 .net "MemWriteGatedE", 0 0, L_0x11919da0;  1 drivers
v0x118f2a70_0 .net "MemWriteM", 0 0, L_0x1191a280;  alias, 1 drivers
v0x118f2b10_0 .net "MemtoRegD", 0 0, L_0x119165c0;  1 drivers
v0x118f2bb0_0 .net "MemtoRegE", 0 0, L_0x11918520;  alias, 1 drivers
v0x118f2c70_0 .net "MemtoRegM", 0 0, L_0x1191a320;  1 drivers
v0x118f2d30_0 .net "MemtoRegW", 0 0, L_0x1191a9c0;  alias, 1 drivers
v0x118f2df0_0 .net "PCSrcD", 0 0, L_0x11917bf0;  1 drivers
v0x118f2eb0_0 .net "PCSrcE", 0 0, L_0x11918380;  1 drivers
v0x118f2f70_0 .net "PCSrcGatedE", 0 0, L_0x11919e60;  1 drivers
v0x118f3030_0 .net "PCSrcM", 0 0, L_0x1191a600;  1 drivers
v0x118f30f0_0 .net "PCSrcW", 0 0, L_0x1191ad00;  alias, 1 drivers
v0x118f33c0_0 .net "PCWrPendingF", 0 0, L_0x1191af90;  alias, 1 drivers
v0x118f3480_0 .net "RegSrcD", 1 0, L_0x11915c20;  alias, 1 drivers
v0x118f3560_0 .net "RegWriteD", 0 0, L_0x11916970;  1 drivers
v0x118f3620_0 .net "RegWriteE", 0 0, L_0x119182e0;  1 drivers
v0x118f36e0_0 .net "RegWriteGatedE", 0 0, L_0x11919cf0;  1 drivers
v0x118f37a0_0 .net "RegWriteM", 0 0, L_0x1191a560;  alias, 1 drivers
v0x118f3860_0 .net "RegWriteW", 0 0, L_0x1191ac60;  alias, 1 drivers
L_0x71672a0e7060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x118f3920_0 .net/2u *"_ivl_10", 1 0, L_0x71672a0e7060;  1 drivers
v0x118f3a00_0 .net *"_ivl_12", 0 0, L_0x11915940;  1 drivers
L_0x71672a0e70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118f3ae0_0 .net/2u *"_ivl_14", 0 0, L_0x71672a0e70a8;  1 drivers
v0x118f3bc0_0 .net *"_ivl_144", 0 0, L_0x1191af20;  1 drivers
v0x118f3ca0_0 .net *"_ivl_16", 1 0, L_0x119159b0;  1 drivers
v0x118f3d80_0 .net *"_ivl_18", 1 0, L_0x11915a50;  1 drivers
L_0x71672a0e70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x118f3e60_0 .net/2u *"_ivl_22", 1 0, L_0x71672a0e70f0;  1 drivers
L_0x71672a0e7138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x118f3f40_0 .net/2u *"_ivl_24", 1 0, L_0x71672a0e7138;  1 drivers
L_0x71672a0e7180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x118f4020_0 .net/2u *"_ivl_26", 1 0, L_0x71672a0e7180;  1 drivers
v0x118f4100_0 .net *"_ivl_28", 1 0, L_0x11915e00;  1 drivers
L_0x71672a0e71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118f41e0_0 .net/2u *"_ivl_32", 0 0, L_0x71672a0e71c8;  1 drivers
L_0x71672a0e7210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x118f42c0_0 .net/2u *"_ivl_34", 0 0, L_0x71672a0e7210;  1 drivers
v0x118f43a0_0 .net *"_ivl_36", 0 0, L_0x11916110;  1 drivers
L_0x71672a0e7258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118f4480_0 .net/2u *"_ivl_40", 0 0, L_0x71672a0e7258;  1 drivers
L_0x71672a0e72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118f4560_0 .net/2u *"_ivl_42", 0 0, L_0x71672a0e72a0;  1 drivers
v0x118f4640_0 .net *"_ivl_44", 0 0, L_0x119164b0;  1 drivers
L_0x71672a0e72e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x118f4720_0 .net/2u *"_ivl_48", 0 0, L_0x71672a0e72e8;  1 drivers
L_0x71672a0e7330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118f4800_0 .net/2u *"_ivl_50", 0 0, L_0x71672a0e7330;  1 drivers
v0x118f48e0_0 .net *"_ivl_52", 0 0, L_0x11916700;  1 drivers
v0x118f49c0_0 .net *"_ivl_54", 0 0, L_0x11916800;  1 drivers
L_0x71672a0e7378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118f4aa0_0 .net/2u *"_ivl_58", 0 0, L_0x71672a0e7378;  1 drivers
L_0x71672a0e73c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x118f4b80_0 .net/2u *"_ivl_60", 0 0, L_0x71672a0e73c0;  1 drivers
L_0x71672a0e7408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118f4c60_0 .net/2u *"_ivl_62", 0 0, L_0x71672a0e7408;  1 drivers
L_0x71672a0e7450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x118f4d40_0 .net/2u *"_ivl_64", 0 0, L_0x71672a0e7450;  1 drivers
v0x118f4e20_0 .net *"_ivl_66", 0 0, L_0x11916ab0;  1 drivers
v0x118f5310_0 .net *"_ivl_68", 0 0, L_0x11916c80;  1 drivers
L_0x71672a0e7498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118f53f0_0 .net/2u *"_ivl_72", 0 0, L_0x71672a0e7498;  1 drivers
L_0x71672a0e74e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x118f54d0_0 .net/2u *"_ivl_74", 0 0, L_0x71672a0e74e0;  1 drivers
L_0x71672a0e7528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118f55b0_0 .net/2u *"_ivl_76", 0 0, L_0x71672a0e7528;  1 drivers
v0x118f5690_0 .net *"_ivl_78", 0 0, L_0x119170b0;  1 drivers
L_0x71672a0e7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x118f5770_0 .net/2u *"_ivl_8", 1 0, L_0x71672a0e7018;  1 drivers
L_0x71672a0e7570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x118f5850_0 .net/2u *"_ivl_82", 0 0, L_0x71672a0e7570;  1 drivers
L_0x71672a0e75b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118f5930_0 .net/2u *"_ivl_84", 0 0, L_0x71672a0e75b8;  1 drivers
L_0x71672a0e7600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118f5a10_0 .net/2u *"_ivl_86", 0 0, L_0x71672a0e7600;  1 drivers
v0x118f5af0_0 .net *"_ivl_88", 0 0, L_0x11916e60;  1 drivers
v0x118f5bd0_0 .net *"_ivl_93", 3 0, L_0x119178a0;  1 drivers
L_0x71672a0e7648 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x118f5cb0_0 .net/2u *"_ivl_94", 3 0, L_0x71672a0e7648;  1 drivers
v0x118f5d90_0 .net *"_ivl_96", 0 0, L_0x11917940;  1 drivers
v0x118f5e50_0 .net *"_ivl_98", 0 0, L_0x11916550;  1 drivers
v0x118f5f30_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x118f5fd0_0 .net "is_alu_src", 0 0, L_0x11915770;  1 drivers
v0x118f6090_0 .net "is_branch", 0 0, L_0x119156d0;  1 drivers
v0x118f6150_0 .net "is_data_op", 0 0, L_0x11915630;  1 drivers
v0x118f6210_0 .net "modifies_memory", 0 0, L_0x11915810;  1 drivers
v0x118f62d0_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
E_0x1181e960 .event anyedge, v0x118f1ad0_0, v0x118f2750_0, v0x118f1830_0;
L_0x11915630 .part L_0x1191b050, 15, 1;
L_0x119156d0 .part L_0x1191b050, 14, 1;
L_0x11915770 .part L_0x1191b050, 13, 1;
L_0x11915810 .part L_0x1191b050, 8, 1;
L_0x119159b0 .concat [ 1 1 0 0], L_0x71672a0e70a8, L_0x11915940;
L_0x11915a50 .functor MUXZ 2, L_0x119159b0, L_0x71672a0e7060, L_0x119156d0, C4<>;
L_0x11915c20 .functor MUXZ 2, L_0x11915a50, L_0x71672a0e7018, L_0x11915630, C4<>;
L_0x11915e00 .functor MUXZ 2, L_0x71672a0e7180, L_0x71672a0e7138, L_0x119156d0, C4<>;
L_0x11915f90 .functor MUXZ 2, L_0x11915e00, L_0x71672a0e70f0, L_0x11915630, C4<>;
L_0x11916110 .functor MUXZ 1, L_0x71672a0e7210, L_0x71672a0e71c8, L_0x119156d0, C4<>;
L_0x119162a0 .functor MUXZ 1, L_0x11916110, L_0x11915770, L_0x11915630, C4<>;
L_0x119164b0 .functor MUXZ 1, L_0x11915810, L_0x71672a0e72a0, L_0x119156d0, C4<>;
L_0x119165c0 .functor MUXZ 1, L_0x119164b0, L_0x71672a0e7258, L_0x11915630, C4<>;
L_0x11916800 .functor MUXZ 1, L_0x11916700, L_0x71672a0e7330, L_0x119156d0, C4<>;
L_0x11916970 .functor MUXZ 1, L_0x11916800, L_0x71672a0e72e8, L_0x11915630, C4<>;
L_0x11916ab0 .functor MUXZ 1, L_0x71672a0e7450, L_0x71672a0e7408, L_0x11915810, C4<>;
L_0x11916c80 .functor MUXZ 1, L_0x11916ab0, L_0x71672a0e73c0, L_0x119156d0, C4<>;
L_0x11916dc0 .functor MUXZ 1, L_0x11916c80, L_0x71672a0e7378, L_0x11915630, C4<>;
L_0x119170b0 .functor MUXZ 1, L_0x71672a0e7528, L_0x71672a0e74e0, L_0x119156d0, C4<>;
L_0x11917300 .functor MUXZ 1, L_0x119170b0, L_0x71672a0e7498, L_0x11915630, C4<>;
L_0x11916e60 .functor MUXZ 1, L_0x71672a0e7600, L_0x71672a0e75b8, L_0x119156d0, C4<>;
L_0x119176a0 .functor MUXZ 1, L_0x11916e60, L_0x71672a0e7570, L_0x11915630, C4<>;
L_0x119178a0 .part L_0x1191b050, 0, 4;
L_0x11917940 .cmp/eq 4, L_0x119178a0, L_0x71672a0e7648;
LS_0x11917d00_0_0 .concat [ 1 1 1 1], L_0x119165c0, L_0x11917bf0, L_0x11916970, L_0x11916dc0;
LS_0x11917d00_0_4 .concat [ 1 2 0 0], L_0x11917300, v0x118f2240_0;
L_0x11917d00 .concat [ 4 3 0 0], LS_0x11917d00_0_0, LS_0x11917d00_0_4;
L_0x11917e90 .part v0x118f00f0_0, 5, 2;
L_0x11918060 .part v0x118f00f0_0, 4, 1;
L_0x11918150 .part v0x118f00f0_0, 3, 1;
L_0x119182e0 .part v0x118f00f0_0, 2, 1;
L_0x11918380 .part v0x118f00f0_0, 1, 1;
L_0x11918520 .part v0x118f00f0_0, 0, 1;
L_0x119185c0 .concat [ 1 5 1 0], o0x71672a683278, v0x118f1830_0, L_0x119162a0;
L_0x11918770 .part v0x118f0880_0, 6, 1;
L_0x11918810 .part v0x118f0880_0, 1, 5;
L_0x119189d0 .part v0x118f0880_0, 0, 1;
L_0x11918a70 .part L_0x1191b050, 16, 4;
L_0x11919ac0 .part L_0x11935950, 0, 4;
L_0x11919f70 .concat [ 1 1 1 1], L_0x11919e60, L_0x11919cf0, L_0x11918520, L_0x11919da0;
L_0x1191a280 .part v0x118f0f20_0, 3, 1;
L_0x1191a320 .part v0x118f0f20_0, 2, 1;
L_0x1191a560 .part v0x118f0f20_0, 1, 1;
L_0x1191a600 .part v0x118f0f20_0, 0, 1;
L_0x1191a890 .concat [ 1 1 1 0], L_0x1191a600, L_0x1191a560, L_0x1191a320;
L_0x1191a9c0 .part v0x118f15f0_0, 2, 1;
L_0x1191ac60 .part v0x118f15f0_0, 1, 1;
L_0x1191ad00 .part v0x118f15f0_0, 0, 1;
S_0x118ed620 .scope module, "Cond" "conditional" 7 163, 8 1 0, S_0x118ed090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /INPUT 4 "ALUFlags";
    .port_info 3 /INPUT 2 "FlagsWrite";
    .port_info 4 /OUTPUT 1 "CondEx";
    .port_info 5 /OUTPUT 4 "FlagsNext";
    .port_info 6 /OUTPUT 1 "carry";
L_0x11918950 .functor BUFZ 4, v0x118ef840_0, C4<0000>, C4<0000>, C4<0000>;
L_0x11918eb0 .functor XNOR 1, L_0x119188b0, L_0x11918d80, C4<0>, C4<0>;
L_0x11918fc0 .functor AND 1, L_0x11918f20, v0x118edb10_0, C4<1>, C4<1>;
L_0x11919690 .functor AND 1, L_0x11919560, v0x118edb10_0, C4<1>, C4<1>;
v0x118ed930_0 .net "ALUFlags", 3 0, L_0x11919ac0;  1 drivers
v0x118eda30_0 .net "Cond", 3 0, v0x118ef160_0;  alias, 1 drivers
v0x118edb10_0 .var "CondEx", 0 0;
v0x118edbe0_0 .net "Flags", 3 0, v0x118ef840_0;  alias, 1 drivers
v0x118edcc0_0 .net "FlagsNext", 3 0, L_0x11919470;  alias, 1 drivers
v0x118eddf0_0 .net "FlagsWrite", 1 0, L_0x11917e90;  alias, 1 drivers
v0x118eded0_0 .net *"_ivl_12", 0 0, L_0x11918f20;  1 drivers
v0x118edfb0_0 .net *"_ivl_13", 0 0, L_0x11918fc0;  1 drivers
v0x118ee090_0 .net *"_ivl_16", 1 0, L_0x119190d0;  1 drivers
v0x118ee170_0 .net *"_ivl_18", 1 0, L_0x119191b0;  1 drivers
v0x118ee250_0 .net *"_ivl_19", 1 0, L_0x119192e0;  1 drivers
v0x118ee330_0 .net *"_ivl_25", 0 0, L_0x11919560;  1 drivers
v0x118ee410_0 .net *"_ivl_26", 0 0, L_0x11919690;  1 drivers
v0x118ee4f0_0 .net *"_ivl_29", 1 0, L_0x11919730;  1 drivers
v0x118ee5d0_0 .net *"_ivl_31", 1 0, L_0x119197d0;  1 drivers
v0x118ee6b0_0 .net *"_ivl_32", 1 0, L_0x119198e0;  1 drivers
v0x118ee790_0 .net *"_ivl_6", 3 0, L_0x11918950;  1 drivers
v0x118ee870_0 .net8 "carry", 0 0, RS_0x71672a682768;  alias, 2 drivers
v0x118ee930_0 .net "ge", 0 0, L_0x11918eb0;  1 drivers
v0x118ee9f0_0 .net "neg", 0 0, L_0x119188b0;  1 drivers
v0x118eeab0_0 .net "overflow", 0 0, L_0x11918d80;  1 drivers
v0x118eeb70_0 .net "zero", 0 0, L_0x11918c40;  1 drivers
E_0x118e5a40/0 .event anyedge, v0x118eda30_0, v0x118eeb70_0, v0x118ee870_0, v0x118ee9f0_0;
E_0x118e5a40/1 .event anyedge, v0x118eeab0_0, v0x118ee930_0;
E_0x118e5a40 .event/or E_0x118e5a40/0, E_0x118e5a40/1;
L_0x119188b0 .part L_0x11918950, 3, 1;
L_0x11918c40 .part L_0x11918950, 2, 1;
L_0x11918ce0 .part L_0x11918950, 1, 1;
L_0x11918d80 .part L_0x11918950, 0, 1;
L_0x11918f20 .part L_0x11917e90, 1, 1;
L_0x119190d0 .part L_0x11919ac0, 2, 2;
L_0x119191b0 .part v0x118ef840_0, 2, 2;
L_0x119192e0 .functor MUXZ 2, L_0x119191b0, L_0x119190d0, L_0x11918fc0, C4<>;
L_0x11919470 .concat8 [ 2 2 0 0], L_0x119198e0, L_0x119192e0;
L_0x11919560 .part L_0x11917e90, 0, 1;
L_0x11919730 .part L_0x11919ac0, 0, 2;
L_0x119197d0 .part v0x118ef840_0, 0, 2;
L_0x119198e0 .functor MUXZ 2, L_0x119197d0, L_0x11919730, L_0x11919690, C4<>;
S_0x118eed10 .scope module, "condregE" "registro_flanco_positivo" 7 149, 9 66 0, S_0x118ed090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x118eeec0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x118eefb0_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x118ef0a0_0 .net "d", 3 0, L_0x11918a70;  1 drivers
v0x118ef160_0 .var "q", 3 0;
v0x118ef260_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
E_0x117cc3c0 .event posedge, v0x118ef260_0, v0x117a5e40_0;
S_0x118ef3b0 .scope module, "flagsreg" "registro_flanco_positivo" 7 157, 9 66 0, S_0x118ed090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x118ef590 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x118ef690_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x118ef780_0 .net "d", 3 0, L_0x11919470;  alias, 1 drivers
v0x118ef840_0 .var "q", 3 0;
v0x118ef940_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x118efa60 .scope module, "flushedregsE" "registro_flanco_positivo_habilitacion_limpieza" 7 131, 9 25 0, S_0x118ed090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 7 "d";
    .port_info 5 /OUTPUT 7 "q";
P_0x118efc40 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000000111>;
v0x118efdc0_0 .net "clear", 0 0, L_0x11936620;  alias, 1 drivers
v0x118efea0_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x118eff60_0 .net "d", 6 0, L_0x11917d00;  1 drivers
L_0x71672a0e7690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x118f0030_0 .net "en", 0 0, L_0x71672a0e7690;  1 drivers
v0x118f00f0_0 .var "q", 6 0;
v0x118f0220_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x118f0410 .scope module, "regsE" "registro_flanco_positivo" 7 141, 9 66 0, S_0x118ed090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "d";
    .port_info 3 /OUTPUT 7 "q";
P_0x118f0640 .param/l "WIDTH" 0 9 72, +C4<000000000000000000000000000000111>;
v0x118f06e0_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x118f07a0_0 .net "d", 6 0, L_0x119185c0;  1 drivers
v0x118f0880_0 .var "q", 6 0;
v0x118f0940_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x118f0a90 .scope module, "regs_M" "registro_flanco_positivo" 7 182, 9 66 0, S_0x118ed090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x118f0c20 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x118f0d80_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x118f0e40_0 .net "d", 3 0, L_0x11919f70;  1 drivers
v0x118f0f20_0 .var "q", 3 0;
v0x118f1010_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x118f1160 .scope module, "regs_W" "registro_flanco_positivo" 7 190, 9 66 0, S_0x118ed090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "d";
    .port_info 3 /OUTPUT 3 "q";
P_0x118f12f0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000011>;
v0x118f1450_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x118f1510_0 .net "d", 2 0, L_0x1191a890;  1 drivers
v0x118f15f0_0 .var "q", 2 0;
v0x118f16e0_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x118f6650 .scope module, "Data_path" "datapath" 6 63, 10 1 0, S_0x118ecbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrcD";
    .port_info 3 /INPUT 2 "ImmSrcD";
    .port_info 4 /INPUT 1 "ALUSrcE";
    .port_info 5 /INPUT 1 "BranchTakenE";
    .port_info 6 /INPUT 5 "ALUControlE";
    .port_info 7 /INPUT 1 "CarryE";
    .port_info 8 /INPUT 1 "MemtoRegW";
    .port_info 9 /INPUT 1 "PCSrcW";
    .port_info 10 /INPUT 1 "RegWriteW";
    .port_info 11 /OUTPUT 32 "PCF";
    .port_info 12 /INPUT 32 "InstrF";
    .port_info 13 /OUTPUT 32 "InstrD";
    .port_info 14 /OUTPUT 32 "ALUOutM";
    .port_info 15 /OUTPUT 32 "WriteDataM";
    .port_info 16 /INPUT 32 "ReadDataM";
    .port_info 17 /OUTPUT 5 "ALUFlagsE";
    .port_info 18 /OUTPUT 1 "Match_1E_M";
    .port_info 19 /OUTPUT 1 "Match_1E_W";
    .port_info 20 /OUTPUT 1 "Match_2E_M";
    .port_info 21 /OUTPUT 1 "Match_2E_W";
    .port_info 22 /OUTPUT 1 "Match_12D_E";
    .port_info 23 /INPUT 2 "ForwardAE";
    .port_info 24 /INPUT 2 "ForwardBE";
    .port_info 25 /INPUT 1 "StallF";
    .port_info 26 /INPUT 1 "StallD";
    .port_info 27 /INPUT 1 "FlushD";
P_0x118f1390 .param/l "ALUCONTROL_WIDTH" 0 10 35, +C4<00000000000000000000000000000101>;
P_0x118f13d0 .param/l "ALU_FLAGS_WIDTH" 1 10 34, +C4<00000000000000000000000000000101>;
L_0x1191b9c0 .functor NOT 1, L_0x11936490, C4<0>, C4<0>, C4<0>;
L_0x1191bad0 .functor BUFZ 32, L_0x1191ba30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1192bbe0 .functor NOT 1, L_0x11936420, C4<0>, C4<0>, C4<0>;
L_0x11936340 .functor OR 1, L_0x11936200, L_0x119362a0, C4<0>, C4<0>;
v0x1190e290_0 .net "ALUControlE", 4 0, L_0x11918810;  alias, 1 drivers
v0x1190e3c0_0 .net "ALUFlagsE", 4 0, L_0x11935950;  alias, 1 drivers
v0x1190e4d0_0 .net "ALUOutM", 31 0, v0x119015e0_0;  alias, 1 drivers
v0x1190e570_0 .net "ALUOutW", 31 0, v0x11900f60_0;  1 drivers
v0x1190e680_0 .net "ALUResultE", 31 0, v0x118f86d0_0;  1 drivers
v0x1190e790_0 .net "ALUSrcE", 0 0, L_0x11918770;  alias, 1 drivers
v0x1190e880_0 .net "BranchTakenE", 0 0, L_0x11919bf0;  alias, 1 drivers
v0x1190e970_0 .net8 "CarryE", 0 0, RS_0x71672a682768;  alias, 2 drivers
v0x1190ea60_0 .net "ExtImmD", 31 0, v0x11903870_0;  1 drivers
v0x1190eb20_0 .net "ExtImmE", 31 0, v0x11903fe0_0;  1 drivers
v0x1190ec30_0 .net "FlushD", 0 0, L_0x11936820;  alias, 1 drivers
v0x1190ecd0_0 .net "ForwardAE", 1 0, v0x11911d90_0;  alias, 1 drivers
v0x1190ed70_0 .net "ForwardBE", 1 0, v0x11911e80_0;  alias, 1 drivers
v0x1190ee10_0 .net "ImmSrcD", 1 0, L_0x11915f90;  alias, 1 drivers
v0x1190ef00_0 .net "InstrD", 31 0, v0x119048a0_0;  alias, 1 drivers
v0x1190efc0_0 .net "InstrF", 31 0, L_0x11936c50;  alias, 1 drivers
v0x1190f0b0_0 .net "Match_12D_E", 0 0, L_0x11936340;  alias, 1 drivers
v0x1190f170_0 .net "Match_1D_E", 0 0, L_0x11936200;  1 drivers
v0x1190f210_0 .net "Match_1E_M", 0 0, L_0x11935e60;  alias, 1 drivers
v0x1190f2b0_0 .net "Match_1E_W", 0 0, L_0x11935f00;  alias, 1 drivers
v0x1190f350_0 .net "Match_2D_E", 0 0, L_0x119362a0;  1 drivers
v0x1190f3f0_0 .net "Match_2E_M", 0 0, L_0x11935fa0;  alias, 1 drivers
v0x1190f490_0 .net "Match_2E_W", 0 0, L_0x119360d0;  alias, 1 drivers
v0x1190f530_0 .net "MemtoRegW", 0 0, L_0x1191a9c0;  alias, 1 drivers
v0x1190f620_0 .net "PCF", 31 0, v0x11908390_0;  alias, 1 drivers
v0x1190f6c0_0 .net "PCPlus4F", 31 0, L_0x1191ba30;  1 drivers
v0x1190f7b0_0 .net "PCPlus8D", 31 0, L_0x1191bad0;  1 drivers
v0x1190f850_0 .net "PCSrcW", 0 0, L_0x1191ad00;  alias, 1 drivers
v0x1190f940_0 .net "PCnext1F", 31 0, L_0x1191b760;  1 drivers
v0x1190fa30_0 .net "PCnextF", 31 0, L_0x1191b800;  1 drivers
v0x1190fb20_0 .net "RA1D", 3 0, L_0x1191b0f0;  1 drivers
v0x1190fbc0_0 .net "RA1E", 3 0, v0x119091e0_0;  1 drivers
v0x1190fc60_0 .net "RA2D", 3 0, L_0x1191b440;  1 drivers
v0x1190ffc0_0 .net "RA2E", 3 0, v0x1190a020_0;  1 drivers
v0x11910080_0 .net "ReadDataM", 31 0, L_0x11936ea0;  alias, 1 drivers
v0x11910140_0 .net "ReadDataW", 31 0, v0x1190b4f0_0;  1 drivers
v0x11910200_0 .net "RegSrcD", 1 0, L_0x11915c20;  alias, 1 drivers
v0x119102c0_0 .net "RegWriteW", 0 0, L_0x1191ac60;  alias, 1 drivers
v0x119103b0_0 .net "ResultW", 31 0, L_0x11935dc0;  1 drivers
v0x11910450_0 .net "SrcAE", 31 0, L_0x1192c8a0;  1 drivers
v0x11910560_0 .net "SrcBE", 31 0, L_0x1192ce60;  1 drivers
v0x11910670_0 .net "StallD", 0 0, L_0x11936420;  alias, 1 drivers
v0x11910730_0 .net "StallF", 0 0, L_0x11936490;  alias, 1 drivers
v0x119107f0_0 .net "WA3E", 3 0, v0x1190cbc0_0;  1 drivers
v0x11910940_0 .net "WA3M", 3 0, v0x1190d2a0_0;  1 drivers
v0x11910a90_0 .net "WA3W", 3 0, v0x1190d980_0;  1 drivers
v0x11910be0_0 .net "WriteDataE", 31 0, L_0x1192cd40;  1 drivers
v0x11910ca0_0 .net "WriteDataM", 31 0, v0x1190e090_0;  alias, 1 drivers
o0x71672a684238 .functor BUFZ 1, C4<z>; HiZ drive
v0x11910d60_0 .net "carryE", 0 0, o0x71672a684238;  0 drivers
v0x11910e00_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x11910ea0_0 .net "rd1D", 31 0, L_0x1192bed0;  1 drivers
v0x11910f40_0 .net "rd1E", 31 0, v0x1190a730_0;  1 drivers
v0x11911000_0 .net "rd2D", 31 0, L_0x1192c320;  1 drivers
v0x11911110_0 .net "rd2E", 31 0, v0x1190ae10_0;  1 drivers
v0x11911220_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
L_0x1191b190 .part v0x119048a0_0, 16, 4;
L_0x1191b2c0 .part L_0x11915c20, 0, 1;
L_0x1191b4e0 .part v0x119048a0_0, 0, 4;
L_0x1191b580 .part v0x119048a0_0, 12, 4;
L_0x1191b670 .part L_0x11915c20, 1, 1;
L_0x1192c540 .part v0x119048a0_0, 0, 24;
L_0x1192c620 .part v0x119048a0_0, 12, 4;
S_0x118f6c90 .scope module, "ALU" "alu" 10 254, 11 1 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "ALUControl";
    .port_info 3 /INPUT 1 "CarryIn";
    .port_info 4 /OUTPUT 32 "Result";
    .port_info 5 /OUTPUT 5 "ALUFlags";
P_0x118f6e70 .param/l "ADC" 1 11 16, C4<00001>;
P_0x118f6eb0 .param/l "ADD" 1 11 15, C4<00000>;
P_0x118f6ef0 .param/l "ALUCONTROL_WIDTH" 0 11 10, +C4<00000000000000000000000000000101>;
P_0x118f6f30 .param/l "ALU_FLAGS_WIDTH" 1 11 11, +C4<00000000000000000000000000000101>;
P_0x118f6f70 .param/l "AND_OP" 1 11 36, C4<10000>;
P_0x118f6fb0 .param/l "ASHIFT" 1 11 50, C4<11011>;
P_0x118f6ff0 .param/l "BIC" 1 11 37, C4<10001>;
P_0x118f7030 .param/l "CMN" 1 11 42, C4<10101>;
P_0x118f7070 .param/l "CMP" 1 11 45, C4<11000>;
P_0x118f70b0 .param/l "DATA_WIDTH" 0 11 12, +C4<00000000000000000000000000100000>;
P_0x118f70f0 .param/l "EOR" 1 11 40, C4<10100>;
P_0x118f7130 .param/l "LSHIFT" 1 11 48, C4<11100>;
P_0x118f7170 .param/l "MOV" 1 11 47, C4<11001>;
P_0x118f71b0 .param/l "MUL" 1 11 24, C4<00111>;
P_0x118f71f0 .param/l "ORN" 1 11 39, C4<10011>;
P_0x118f7230 .param/l "ORR" 1 11 38, C4<10010>;
P_0x118f7270 .param/l "QADD" 1 11 17, C4<00010>;
P_0x118f72b0 .param/l "QSUB" 1 11 22, C4<00110>;
P_0x118f72f0 .param/l "ROR" 1 11 51, C4<11101>;
P_0x118f7330 .param/l "RRX" 1 11 52, C4<11110>;
P_0x118f7370 .param/l "RSB" 1 11 21, C4<00101>;
P_0x118f73b0 .param/l "RSHIFT" 1 11 49, C4<11010>;
P_0x118f73f0 .param/l "SATURATED_MAX" 1 11 62, C4<01111111111111111111111111111111>;
P_0x118f7430 .param/l "SATURATED_MIN" 1 11 63, C4<10000000000000000000000000000000>;
P_0x118f7470 .param/l "SBC" 1 11 20, C4<00100>;
P_0x118f74b0 .param/l "SDIV" 1 11 34, C4<01111>;
P_0x118f74f0 .param/l "SUB" 1 11 19, C4<00011>;
P_0x118f7530 .param/l "TEQ" 1 11 44, C4<10111>;
P_0x118f7570 .param/l "TST" 1 11 43, C4<10110>;
P_0x118f75b0 .param/l "UDIV" 1 11 33, C4<01110>;
L_0x1192de60 .functor AND 1, L_0x1192e2c0, L_0x1192e360, C4<1>, C4<1>;
L_0x1192d2a0 .functor AND 1, L_0x1192e560, L_0x1192e600, C4<1>, C4<1>;
L_0x1192e810 .functor OR 1, L_0x1192de60, L_0x1192d2a0, C4<0>, C4<0>;
L_0x1192eb10 .functor AND 1, L_0x1192e920, L_0x1192e9c0, C4<1>, C4<1>;
L_0x1192ec50 .functor OR 1, L_0x1192e810, L_0x1192eb10, C4<0>, C4<0>;
L_0x1192ed60 .functor NOT 1, L_0x1192e6a0, C4<0>, C4<0>, C4<0>;
L_0x1192efc0 .functor AND 1, L_0x1192ed60, L_0x1192ee60, C4<1>, C4<1>;
L_0x1192f2e0 .functor AND 1, L_0x1192f0d0, L_0x1192f170, C4<1>, C4<1>;
L_0x1192f440 .functor OR 1, L_0x1192efc0, L_0x1192f2e0, C4<0>, C4<0>;
L_0x1192f880 .functor NOT 1, L_0x1192f700, C4<0>, C4<0>, C4<0>;
L_0x1192f940 .functor AND 1, L_0x1192f550, L_0x1192f880, C4<1>, C4<1>;
L_0x1192fa00 .functor OR 1, L_0x1192f440, L_0x1192f940, C4<0>, C4<0>;
L_0x1192ff40 .functor XOR 1, L_0x11931620, L_0x11931710, C4<0>, C4<0>;
L_0x11931dc0 .functor XOR 1, L_0x11931ab0, L_0x11931d20, C4<0>, C4<0>;
L_0x1192fb10 .functor OR 1, L_0x11932da0, L_0x11933090, C4<0>, C4<0>;
L_0x11933730 .functor OR 1, L_0x1192fb10, L_0x11933250, C4<0>, C4<0>;
L_0x71672a0e8068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11934740 .functor XNOR 1, L_0x11934490, L_0x71672a0e8068, C4<0>, C4<0>;
L_0x11934dc0 .functor XOR 1, L_0x11934850, L_0x11934b00, C4<0>, C4<0>;
L_0x11935010 .functor XOR 1, L_0x11934dc0, L_0x11934f70, C4<0>, C4<0>;
L_0x11935120 .functor NOT 1, L_0x11935010, C4<0>, C4<0>, C4<0>;
L_0x11935290 .functor AND 1, L_0x11934740, L_0x11935120, C4<1>, C4<1>;
L_0x11935670 .functor XOR 1, L_0x11934ed0, L_0x119355d0, C4<0>, C4<0>;
L_0x11935840 .functor AND 1, L_0x11935290, L_0x11935670, C4<1>, C4<1>;
v0x118f8420_0 .net "ALUControl", 4 0, L_0x11918810;  alias, 1 drivers
v0x118f8530_0 .net "ALUFlags", 4 0, L_0x11935950;  alias, 1 drivers
v0x118f8600_0 .net "CarryIn", 0 0, o0x71672a684238;  alias, 0 drivers
v0x118f86d0_0 .var "Result", 31 0;
L_0x71672a0e7b58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x118f8790_0 .net *"_ivl_101", 26 0, L_0x71672a0e7b58;  1 drivers
v0x118f88c0_0 .net *"_ivl_102", 31 0, L_0x1192fea0;  1 drivers
v0x118f89a0_0 .net *"_ivl_105", 0 0, L_0x11930050;  1 drivers
L_0x71672a0e7ba0 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v0x118f8a80_0 .net/2u *"_ivl_106", 4 0, L_0x71672a0e7ba0;  1 drivers
v0x118f8b60_0 .net *"_ivl_108", 0 0, L_0x11930240;  1 drivers
v0x118f8c20_0 .net *"_ivl_110", 31 0, L_0x11930330;  1 drivers
L_0x71672a0e7be8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x118f8d00_0 .net *"_ivl_113", 26 0, L_0x71672a0e7be8;  1 drivers
L_0x71672a0e7c30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x118f8de0_0 .net/2u *"_ivl_114", 31 0, L_0x71672a0e7c30;  1 drivers
v0x118f8ec0_0 .net *"_ivl_116", 31 0, L_0x11930560;  1 drivers
v0x118f8fa0_0 .net *"_ivl_119", 0 0, L_0x119306d0;  1 drivers
L_0x71672a0e7918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118f9080_0 .net/2u *"_ivl_12", 0 0, L_0x71672a0e7918;  1 drivers
L_0x71672a0e7c78 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x118f9160_0 .net/2u *"_ivl_120", 4 0, L_0x71672a0e7c78;  1 drivers
v0x118f9240_0 .net *"_ivl_122", 0 0, L_0x119308e0;  1 drivers
v0x118f9300_0 .net *"_ivl_125", 0 0, L_0x119309d0;  1 drivers
L_0x71672a0e7cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118f93e0_0 .net/2u *"_ivl_126", 0 0, L_0x71672a0e7cc0;  1 drivers
v0x118f94c0_0 .net *"_ivl_128", 0 0, L_0x119307f0;  1 drivers
v0x118f95a0_0 .net *"_ivl_130", 0 0, L_0x11930c90;  1 drivers
L_0x71672a0e7d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x118f9680_0 .net/2u *"_ivl_136", 31 0, L_0x71672a0e7d08;  1 drivers
v0x118f9760_0 .net *"_ivl_14", 32 0, L_0x1192d5f0;  1 drivers
L_0x71672a0e7d50 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x118f9840_0 .net/2u *"_ivl_140", 4 0, L_0x71672a0e7d50;  1 drivers
v0x118f9920_0 .net *"_ivl_142", 0 0, L_0x119313d0;  1 drivers
v0x118f99e0_0 .net *"_ivl_145", 0 0, L_0x11931620;  1 drivers
v0x118f9ac0_0 .net *"_ivl_147", 0 0, L_0x11931710;  1 drivers
v0x118f9ba0_0 .net *"_ivl_148", 0 0, L_0x1192ff40;  1 drivers
L_0x71672a0e7d98 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x118f9c60_0 .net/2u *"_ivl_150", 4 0, L_0x71672a0e7d98;  1 drivers
v0x118f9d40_0 .net *"_ivl_152", 0 0, L_0x119319c0;  1 drivers
v0x118f9e00_0 .net *"_ivl_155", 0 0, L_0x11931ab0;  1 drivers
v0x118f9ee0_0 .net *"_ivl_157", 0 0, L_0x11931d20;  1 drivers
v0x118f9fc0_0 .net *"_ivl_158", 0 0, L_0x11931dc0;  1 drivers
L_0x71672a0e7960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118fa080_0 .net/2u *"_ivl_16", 0 0, L_0x71672a0e7960;  1 drivers
L_0x71672a0e7de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118fa160_0 .net/2u *"_ivl_160", 0 0, L_0x71672a0e7de0;  1 drivers
v0x118fa240_0 .net *"_ivl_162", 0 0, L_0x11931f50;  1 drivers
L_0x71672a0e7e28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x118fa320_0 .net/2u *"_ivl_166", 4 0, L_0x71672a0e7e28;  1 drivers
v0x118fa400_0 .net *"_ivl_168", 0 0, L_0x11932400;  1 drivers
v0x118fa4c0_0 .net *"_ivl_171", 0 0, L_0x11932690;  1 drivers
L_0x71672a0e7e70 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x118fa5a0_0 .net/2u *"_ivl_172", 4 0, L_0x71672a0e7e70;  1 drivers
v0x118fa680_0 .net *"_ivl_174", 0 0, L_0x11932730;  1 drivers
v0x118fa740_0 .net *"_ivl_177", 0 0, L_0x11932980;  1 drivers
L_0x71672a0e7eb8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x118fa820_0 .net/2u *"_ivl_178", 4 0, L_0x71672a0e7eb8;  1 drivers
v0x118fa900_0 .net *"_ivl_18", 32 0, L_0x1192d6e0;  1 drivers
v0x118fa9e0_0 .net *"_ivl_180", 0 0, L_0x11932a20;  1 drivers
L_0x71672a0e7f00 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x118faaa0_0 .net/2u *"_ivl_182", 4 0, L_0x71672a0e7f00;  1 drivers
v0x118fab80_0 .net *"_ivl_184", 0 0, L_0x11932c80;  1 drivers
L_0x71672a0e7f48 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x118fac40_0 .net/2u *"_ivl_186", 4 0, L_0x71672a0e7f48;  1 drivers
v0x118fad20_0 .net *"_ivl_188", 0 0, L_0x11932da0;  1 drivers
L_0x71672a0e7f90 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v0x118fade0_0 .net/2u *"_ivl_190", 4 0, L_0x71672a0e7f90;  1 drivers
v0x118faec0_0 .net *"_ivl_192", 0 0, L_0x11933090;  1 drivers
v0x118faf80_0 .net *"_ivl_195", 0 0, L_0x1192fb10;  1 drivers
L_0x71672a0e7fd8 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x118fb040_0 .net/2u *"_ivl_196", 4 0, L_0x71672a0e7fd8;  1 drivers
v0x118fb120_0 .net *"_ivl_198", 0 0, L_0x11933250;  1 drivers
L_0x71672a0e7888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118fb1e0_0 .net/2u *"_ivl_2", 0 0, L_0x71672a0e7888;  1 drivers
v0x118fb2c0_0 .net *"_ivl_201", 0 0, L_0x11933730;  1 drivers
L_0x71672a0e8020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118fb380_0 .net/2u *"_ivl_202", 0 0, L_0x71672a0e8020;  1 drivers
v0x118fb460_0 .net *"_ivl_204", 0 0, L_0x119338d0;  1 drivers
v0x118fb540_0 .net *"_ivl_206", 0 0, L_0x11933a60;  1 drivers
v0x118fb620_0 .net *"_ivl_208", 0 0, L_0x11933de0;  1 drivers
v0x118fb700_0 .net *"_ivl_210", 0 0, L_0x11933f70;  1 drivers
v0x118fb7e0_0 .net *"_ivl_215", 0 0, L_0x11934490;  1 drivers
v0x118fb8c0_0 .net/2u *"_ivl_216", 0 0, L_0x71672a0e8068;  1 drivers
v0x118fb9a0_0 .net *"_ivl_218", 0 0, L_0x11934740;  1 drivers
L_0x71672a0e79a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x118fba60_0 .net/2u *"_ivl_22", 31 0, L_0x71672a0e79a8;  1 drivers
v0x118fbf50_0 .net *"_ivl_221", 0 0, L_0x11934850;  1 drivers
v0x118fc030_0 .net *"_ivl_223", 0 0, L_0x11934b00;  1 drivers
v0x118fc110_0 .net *"_ivl_224", 0 0, L_0x11934dc0;  1 drivers
v0x118fc1f0_0 .net *"_ivl_227", 0 0, L_0x11934f70;  1 drivers
v0x118fc2d0_0 .net *"_ivl_228", 0 0, L_0x11935010;  1 drivers
v0x118fc3b0_0 .net *"_ivl_230", 0 0, L_0x11935120;  1 drivers
v0x118fc490_0 .net *"_ivl_232", 0 0, L_0x11935290;  1 drivers
v0x118fc570_0 .net *"_ivl_235", 0 0, L_0x11934ed0;  1 drivers
v0x118fc650_0 .net *"_ivl_237", 0 0, L_0x119355d0;  1 drivers
v0x118fc730_0 .net *"_ivl_238", 0 0, L_0x11935670;  1 drivers
v0x118fc810_0 .net *"_ivl_24", 0 0, L_0x1192d950;  1 drivers
v0x118fc8d0_0 .net *"_ivl_26", 31 0, L_0x1192da90;  1 drivers
L_0x71672a0e79f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x118fc9b0_0 .net/2u *"_ivl_28", 31 0, L_0x71672a0e79f0;  1 drivers
L_0x71672a0e7a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x118fca90_0 .net/2u *"_ivl_32", 31 0, L_0x71672a0e7a38;  1 drivers
v0x118fcb70_0 .net *"_ivl_34", 0 0, L_0x1192dcd0;  1 drivers
v0x118fcc30_0 .net *"_ivl_36", 31 0, L_0x1192ddc0;  1 drivers
L_0x71672a0e7a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x118fcd10_0 .net/2u *"_ivl_38", 31 0, L_0x71672a0e7a80;  1 drivers
v0x118fcdf0_0 .net *"_ivl_4", 32 0, L_0x1192d030;  1 drivers
v0x118fced0_0 .net *"_ivl_45", 0 0, L_0x1192e2c0;  1 drivers
v0x118fcfb0_0 .net *"_ivl_47", 0 0, L_0x1192e360;  1 drivers
v0x118fd090_0 .net *"_ivl_48", 0 0, L_0x1192de60;  1 drivers
v0x118fd170_0 .net *"_ivl_51", 0 0, L_0x1192e560;  1 drivers
v0x118fd250_0 .net *"_ivl_53", 0 0, L_0x1192e600;  1 drivers
v0x118fd330_0 .net *"_ivl_54", 0 0, L_0x1192d2a0;  1 drivers
v0x118fd410_0 .net *"_ivl_56", 0 0, L_0x1192e810;  1 drivers
v0x118fd4f0_0 .net *"_ivl_59", 0 0, L_0x1192e920;  1 drivers
L_0x71672a0e78d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x118fd5d0_0 .net/2u *"_ivl_6", 0 0, L_0x71672a0e78d0;  1 drivers
v0x118fd6b0_0 .net *"_ivl_61", 0 0, L_0x1192e9c0;  1 drivers
v0x118fd790_0 .net *"_ivl_62", 0 0, L_0x1192eb10;  1 drivers
v0x118fd870_0 .net *"_ivl_67", 0 0, L_0x1192e6a0;  1 drivers
v0x118fd950_0 .net *"_ivl_68", 0 0, L_0x1192ed60;  1 drivers
v0x118fda30_0 .net *"_ivl_71", 0 0, L_0x1192ee60;  1 drivers
v0x118fdb10_0 .net *"_ivl_72", 0 0, L_0x1192efc0;  1 drivers
v0x118fdbf0_0 .net *"_ivl_75", 0 0, L_0x1192f0d0;  1 drivers
v0x118fdcd0_0 .net *"_ivl_77", 0 0, L_0x1192f170;  1 drivers
v0x118fddb0_0 .net *"_ivl_78", 0 0, L_0x1192f2e0;  1 drivers
v0x118fde90_0 .net *"_ivl_8", 32 0, L_0x1192d160;  1 drivers
v0x118fdf70_0 .net *"_ivl_80", 0 0, L_0x1192f440;  1 drivers
v0x118fe050_0 .net *"_ivl_83", 0 0, L_0x1192f550;  1 drivers
v0x118fe130_0 .net *"_ivl_85", 0 0, L_0x1192f700;  1 drivers
v0x118fe210_0 .net *"_ivl_86", 0 0, L_0x1192f880;  1 drivers
v0x118fe2f0_0 .net *"_ivl_88", 0 0, L_0x1192f940;  1 drivers
L_0x71672a0e7ac8 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x118fe3d0_0 .net/2u *"_ivl_92", 4 0, L_0x71672a0e7ac8;  1 drivers
v0x118fe4b0_0 .net *"_ivl_94", 0 0, L_0x1192fb80;  1 drivers
L_0x71672a0e7b10 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x118fe570_0 .net/2u *"_ivl_96", 31 0, L_0x71672a0e7b10;  1 drivers
v0x118fe650_0 .net *"_ivl_98", 31 0, L_0x1192fc70;  1 drivers
v0x118fe730_0 .net "a", 31 0, L_0x1192c8a0;  alias, 1 drivers
v0x118fe810_0 .net "b", 31 0, L_0x1192ce60;  alias, 1 drivers
v0x118fe8f0_0 .net "carry", 0 0, L_0x11934300;  1 drivers
v0x118fe9b0_0 .net "carry_adc", 0 0, L_0x1192ec50;  1 drivers
v0x118fea70_0 .net "carry_sbc", 0 0, L_0x1192fa00;  1 drivers
v0x118feb30_0 .net "carry_shift", 0 0, L_0x11930f60;  1 drivers
v0x118febf0_0 .net "carry_sub", 0 0, L_0x1192e090;  1 drivers
v0x118fecb0_0 .net "extended_add", 32 0, L_0x1192d200;  1 drivers
v0x118fed90_0 .net "extended_sub", 32 0, L_0x1192d810;  1 drivers
v0x118fee70_0 .net "neg", 0 0, L_0x119310f0;  1 drivers
v0x118fef30_0 .net "overflow", 0 0, L_0x11935840;  1 drivers
v0x118feff0_0 .net "saturated", 0 0, L_0x11932270;  1 drivers
v0x118ff0b0_0 .net "sdiv_result", 31 0, L_0x1192db30;  1 drivers
v0x118ff190_0 .net "shift_amount", 4 0, L_0x1192cf00;  1 drivers
v0x118ff270_0 .net "udiv_result", 31 0, L_0x1192ded0;  1 drivers
v0x118ff350_0 .net "zero", 0 0, L_0x119312e0;  1 drivers
E_0x118f8390/0 .event anyedge, v0x118f1930_0, v0x118fe730_0, v0x118fe810_0, v0x118f8600_0;
E_0x118f8390/1 .event anyedge, v0x118fecb0_0, v0x118fed90_0, v0x118ff270_0, v0x118ff0b0_0;
E_0x118f8390/2 .event anyedge, v0x118ff190_0;
E_0x118f8390 .event/or E_0x118f8390/0, E_0x118f8390/1, E_0x118f8390/2;
L_0x1192cf00 .part L_0x1192ce60, 0, 5;
L_0x1192d030 .concat [ 32 1 0 0], L_0x1192c8a0, L_0x71672a0e7888;
L_0x1192d160 .concat [ 32 1 0 0], L_0x1192ce60, L_0x71672a0e78d0;
L_0x1192d200 .arith/sum 33, L_0x1192d030, L_0x1192d160;
L_0x1192d5f0 .concat [ 32 1 0 0], L_0x1192c8a0, L_0x71672a0e7918;
L_0x1192d6e0 .concat [ 32 1 0 0], L_0x1192ce60, L_0x71672a0e7960;
L_0x1192d810 .arith/sub 33, L_0x1192d5f0, L_0x1192d6e0;
L_0x1192d950 .cmp/ne 32, L_0x1192ce60, L_0x71672a0e79a8;
L_0x1192da90 .arith/div 32, L_0x1192c8a0, L_0x1192ce60;
L_0x1192db30 .functor MUXZ 32, L_0x71672a0e79f0, L_0x1192da90, L_0x1192d950, C4<>;
L_0x1192dcd0 .cmp/ne 32, L_0x1192ce60, L_0x71672a0e7a38;
L_0x1192ddc0 .arith/div 32, L_0x1192c8a0, L_0x1192ce60;
L_0x1192ded0 .functor MUXZ 32, L_0x71672a0e7a80, L_0x1192ddc0, L_0x1192dcd0, C4<>;
L_0x1192e090 .part L_0x1192c8a0, 0, 1;
L_0x1192e2c0 .part L_0x1192c8a0, 0, 1;
L_0x1192e360 .part L_0x1192ce60, 0, 1;
L_0x1192e560 .part L_0x1192ce60, 0, 1;
L_0x1192e600 .part v0x118f86d0_0, 0, 1;
L_0x1192e920 .part v0x118f86d0_0, 0, 1;
L_0x1192e9c0 .part L_0x1192c8a0, 0, 1;
L_0x1192e6a0 .part L_0x1192c8a0, 0, 1;
L_0x1192ee60 .part L_0x1192ce60, 0, 1;
L_0x1192f0d0 .part L_0x1192ce60, 0, 1;
L_0x1192f170 .part v0x118f86d0_0, 0, 1;
L_0x1192f550 .part v0x118f86d0_0, 0, 1;
L_0x1192f700 .part L_0x1192c8a0, 0, 1;
L_0x1192fb80 .cmp/eq 5, L_0x11918810, L_0x71672a0e7ac8;
L_0x1192fc70 .concat [ 5 27 0 0], L_0x1192cf00, L_0x71672a0e7b58;
L_0x1192fea0 .arith/sub 32, L_0x71672a0e7b10, L_0x1192fc70;
L_0x11930050 .part/v L_0x1192c8a0, L_0x1192fea0, 1;
L_0x11930240 .cmp/eq 5, L_0x11918810, L_0x71672a0e7ba0;
L_0x11930330 .concat [ 5 27 0 0], L_0x1192cf00, L_0x71672a0e7be8;
L_0x11930560 .arith/sub 32, L_0x11930330, L_0x71672a0e7c30;
L_0x119306d0 .part/v L_0x1192c8a0, L_0x11930560, 1;
L_0x119308e0 .cmp/eq 5, L_0x11918810, L_0x71672a0e7c78;
L_0x119309d0 .part L_0x1192c8a0, 31, 1;
L_0x119307f0 .functor MUXZ 1, L_0x71672a0e7cc0, L_0x119309d0, L_0x119308e0, C4<>;
L_0x11930c90 .functor MUXZ 1, L_0x119307f0, L_0x119306d0, L_0x11930240, C4<>;
L_0x11930f60 .functor MUXZ 1, L_0x11930c90, L_0x11930050, L_0x1192fb80, C4<>;
L_0x119310f0 .part v0x118f86d0_0, 31, 1;
L_0x119312e0 .cmp/eq 32, v0x118f86d0_0, L_0x71672a0e7d08;
L_0x119313d0 .cmp/eq 5, L_0x11918810, L_0x71672a0e7d50;
L_0x11931620 .part L_0x1192d200, 32, 1;
L_0x11931710 .part L_0x1192d200, 31, 1;
L_0x119319c0 .cmp/eq 5, L_0x11918810, L_0x71672a0e7d98;
L_0x11931ab0 .part L_0x1192d810, 32, 1;
L_0x11931d20 .part L_0x1192d810, 31, 1;
L_0x11931f50 .functor MUXZ 1, L_0x71672a0e7de0, L_0x11931dc0, L_0x119319c0, C4<>;
L_0x11932270 .functor MUXZ 1, L_0x11931f50, L_0x1192ff40, L_0x119313d0, C4<>;
L_0x11932400 .cmp/eq 5, L_0x11918810, L_0x71672a0e7e28;
L_0x11932690 .part L_0x1192d200, 32, 1;
L_0x11932730 .cmp/eq 5, L_0x11918810, L_0x71672a0e7e70;
L_0x11932980 .part L_0x1192d810, 32, 1;
L_0x11932a20 .cmp/eq 5, L_0x11918810, L_0x71672a0e7eb8;
L_0x11932c80 .cmp/eq 5, L_0x11918810, L_0x71672a0e7f00;
L_0x11932da0 .cmp/eq 5, L_0x11918810, L_0x71672a0e7f48;
L_0x11933090 .cmp/eq 5, L_0x11918810, L_0x71672a0e7f90;
L_0x11933250 .cmp/eq 5, L_0x11918810, L_0x71672a0e7fd8;
L_0x119338d0 .functor MUXZ 1, L_0x71672a0e8020, L_0x11930f60, L_0x11933730, C4<>;
L_0x11933a60 .functor MUXZ 1, L_0x119338d0, L_0x1192fa00, L_0x11932c80, C4<>;
L_0x11933de0 .functor MUXZ 1, L_0x11933a60, L_0x1192ec50, L_0x11932a20, C4<>;
L_0x11933f70 .functor MUXZ 1, L_0x11933de0, L_0x11932980, L_0x11932730, C4<>;
L_0x11934300 .functor MUXZ 1, L_0x11933f70, L_0x11932690, L_0x11932400, C4<>;
L_0x11934490 .part L_0x11918810, 1, 1;
L_0x11934850 .part L_0x1192c8a0, 31, 1;
L_0x11934b00 .part L_0x1192ce60, 31, 1;
L_0x11934f70 .part L_0x11918810, 0, 1;
L_0x11934ed0 .part L_0x1192c8a0, 31, 1;
L_0x119355d0 .part L_0x1192d200, 31, 1;
LS_0x11935950_0_0 .concat [ 1 1 1 1], L_0x11932270, L_0x11935840, o0x71672a684238, L_0x119312e0;
LS_0x11935950_0_4 .concat [ 1 0 0 0], L_0x119310f0;
L_0x11935950 .concat [ 4 1 0 0], LS_0x11935950_0_0, LS_0x11935950_0_4;
S_0x118ff510 .scope module, "Registros" "regfile" 10 144, 12 3 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x118ff810 .array "Registros", 0 14, 31 0;
L_0x71672a0e7768 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x118ff8f0_0 .net/2u *"_ivl_0", 3 0, L_0x71672a0e7768;  1 drivers
L_0x71672a0e77f8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x118ff9d0_0 .net/2u *"_ivl_12", 3 0, L_0x71672a0e77f8;  1 drivers
v0x118ffa90_0 .net *"_ivl_14", 0 0, L_0x1192c010;  1 drivers
v0x118ffb50_0 .net *"_ivl_16", 31 0, L_0x1192c100;  1 drivers
v0x118ffc80_0 .net *"_ivl_18", 5 0, L_0x1192c1e0;  1 drivers
v0x118ffd60_0 .net *"_ivl_2", 0 0, L_0x1192bc50;  1 drivers
L_0x71672a0e7840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x118ffe20_0 .net *"_ivl_21", 1 0, L_0x71672a0e7840;  1 drivers
v0x118fff00_0 .net *"_ivl_4", 31 0, L_0x1192bcf0;  1 drivers
v0x118fffe0_0 .net *"_ivl_6", 5 0, L_0x1192bd90;  1 drivers
L_0x71672a0e77b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x119000c0_0 .net *"_ivl_9", 1 0, L_0x71672a0e77b0;  1 drivers
v0x119001a0_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x11900240_0 .net "r15", 31 0, L_0x1191bad0;  alias, 1 drivers
v0x11900320_0 .net "ra1", 3 0, L_0x1191b0f0;  alias, 1 drivers
v0x11900400_0 .net "ra2", 3 0, L_0x1191b440;  alias, 1 drivers
v0x119004e0_0 .net "rd1", 31 0, L_0x1192bed0;  alias, 1 drivers
v0x119005c0_0 .net "rd2", 31 0, L_0x1192c320;  alias, 1 drivers
v0x119007b0_0 .net "wa3", 3 0, v0x1190d980_0;  alias, 1 drivers
v0x11900890_0 .net "wd3", 31 0, L_0x11935dc0;  alias, 1 drivers
v0x11900970_0 .net "we3", 0 0, L_0x1191ac60;  alias, 1 drivers
E_0x118efce0 .event negedge, v0x117a5e40_0;
L_0x1192bc50 .cmp/eq 4, L_0x1191b0f0, L_0x71672a0e7768;
L_0x1192bcf0 .array/port v0x118ff810, L_0x1192bd90;
L_0x1192bd90 .concat [ 4 2 0 0], L_0x1191b0f0, L_0x71672a0e77b0;
L_0x1192bed0 .functor MUXZ 32, L_0x1192bcf0, L_0x1191bad0, L_0x1192bc50, C4<>;
L_0x1192c010 .cmp/eq 4, L_0x1191b440, L_0x71672a0e77f8;
L_0x1192c100 .array/port v0x118ff810, L_0x1192c1e0;
L_0x1192c1e0 .concat [ 4 2 0 0], L_0x1191b440, L_0x71672a0e7840;
L_0x1192c320 .functor MUXZ 32, L_0x1192c100, L_0x1191bad0, L_0x1192c010, C4<>;
S_0x11900b10 .scope module, "alu_out_reg" "registro_flanco_positivo" 10 296, 9 66 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x11900cd0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x11900dd0_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x11900e70_0 .net "d", 31 0, v0x119015e0_0;  alias, 1 drivers
v0x11900f60_0 .var "q", 31 0;
v0x11901030_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x11901180 .scope module, "alu_res_reg" "registro_flanco_positivo" 10 266, 9 66 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x11901360 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x11901430_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x119014f0_0 .net "d", 31 0, v0x118f86d0_0;  alias, 1 drivers
v0x119015e0_0 .var "q", 31 0;
v0x11901700_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x11901910 .scope module, "branch_mux" "mux2" 10 104, 9 82 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x11901b40 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x11901c50_0 .net "d0", 31 0, L_0x1191b760;  alias, 1 drivers
v0x11901d50_0 .net "d1", 31 0, v0x118f86d0_0;  alias, 1 drivers
v0x11901e60_0 .net "s", 0 0, L_0x11919bf0;  alias, 1 drivers
v0x11901f30_0 .net "y", 31 0, L_0x1191b800;  alias, 1 drivers
L_0x1191b800 .functor MUXZ 32, L_0x1191b760, v0x118f86d0_0, L_0x11919bf0, C4<>;
S_0x11902080 .scope module, "by_pass1_mux" "mux3" 10 226, 9 96 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x11902260 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x11902330_0 .net *"_ivl_1", 0 0, L_0x1192c6c0;  1 drivers
v0x11902430_0 .net *"_ivl_3", 0 0, L_0x1192c760;  1 drivers
v0x11902510_0 .net *"_ivl_4", 31 0, L_0x1192c800;  1 drivers
v0x11902600_0 .net "d0", 31 0, v0x1190a730_0;  alias, 1 drivers
v0x119026e0_0 .net "d1", 31 0, L_0x11935dc0;  alias, 1 drivers
v0x119027f0_0 .net "d2", 31 0, v0x119015e0_0;  alias, 1 drivers
v0x11902890_0 .net "s", 1 0, v0x11911d90_0;  alias, 1 drivers
v0x11902970_0 .net "y", 31 0, L_0x1192c8a0;  alias, 1 drivers
L_0x1192c6c0 .part v0x11911d90_0, 1, 1;
L_0x1192c760 .part v0x11911d90_0, 0, 1;
L_0x1192c800 .functor MUXZ 32, v0x1190a730_0, L_0x11935dc0, L_0x1192c760, C4<>;
L_0x1192c8a0 .functor MUXZ 32, L_0x1192c800, v0x119015e0_0, L_0x1192c6c0, C4<>;
S_0x11902b10 .scope module, "by_pass2_mux" "mux3" 10 235, 9 96 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x11902cf0 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x11902dc0_0 .net *"_ivl_1", 0 0, L_0x1192c9c0;  1 drivers
v0x11902ec0_0 .net *"_ivl_3", 0 0, L_0x1192caf0;  1 drivers
v0x11902fa0_0 .net *"_ivl_4", 31 0, L_0x1192cb90;  1 drivers
v0x11903090_0 .net "d0", 31 0, v0x1190ae10_0;  alias, 1 drivers
v0x11903170_0 .net "d1", 31 0, L_0x11935dc0;  alias, 1 drivers
v0x119032d0_0 .net "d2", 31 0, v0x119015e0_0;  alias, 1 drivers
v0x11903390_0 .net "s", 1 0, v0x11911e80_0;  alias, 1 drivers
v0x11903470_0 .net "y", 31 0, L_0x1192cd40;  alias, 1 drivers
L_0x1192c9c0 .part v0x11911e80_0, 1, 1;
L_0x1192caf0 .part v0x11911e80_0, 0, 1;
L_0x1192cb90 .functor MUXZ 32, v0x1190ae10_0, L_0x11935dc0, L_0x1192caf0, C4<>;
L_0x1192cd40 .functor MUXZ 32, L_0x1192cb90, v0x119015e0_0, L_0x1192c9c0, C4<>;
S_0x119035f0 .scope module, "extender" "extend" 10 155, 13 1 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x11903870_0 .var "ExtImm", 31 0;
v0x11903970_0 .net "ImmSrc", 1 0, L_0x11915f90;  alias, 1 drivers
v0x11903a30_0 .net "Instr", 23 0, L_0x1192c540;  1 drivers
E_0x119037f0 .event anyedge, v0x118f2690_0, v0x11903a30_0;
S_0x11903b50 .scope module, "imm_reg" "registro_flanco_positivo" 10 184, 9 66 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x11901af0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x11903e50_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x11903ef0_0 .net "d", 31 0, v0x11903870_0;  alias, 1 drivers
v0x11903fe0_0 .var "q", 31 0;
v0x119040b0_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x11904200 .scope module, "instr_reg" "registro_flanco_positivo_habilitacion_limpieza" 10 136, 9 25 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0x119043e0 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000100000>;
v0x11904560_0 .net "clear", 0 0, L_0x11936820;  alias, 1 drivers
v0x11904640_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x11904700_0 .net "d", 31 0, L_0x11936c50;  alias, 1 drivers
v0x11904800_0 .net "en", 0 0, L_0x1192bbe0;  1 drivers
v0x119048a0_0 .var "q", 31 0;
v0x119049b0_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x11904b50 .scope module, "m0" "comparador_igualdad" 10 337, 9 13 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x11904d30 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x11904e40_0 .net "a", 3 0, v0x1190d2a0_0;  alias, 1 drivers
v0x11904f40_0 .net "b", 3 0, v0x119091e0_0;  alias, 1 drivers
v0x11905020_0 .net "y", 0 0, L_0x11935e60;  alias, 1 drivers
L_0x11935e60 .cmp/eq 4, v0x1190d2a0_0, v0x119091e0_0;
S_0x11905170 .scope module, "m1" "comparador_igualdad" 10 347, 9 13 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x11905350 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x11905470_0 .net "a", 3 0, v0x1190d980_0;  alias, 1 drivers
v0x11905580_0 .net "b", 3 0, v0x119091e0_0;  alias, 1 drivers
v0x11905650_0 .net "y", 0 0, L_0x11935f00;  alias, 1 drivers
L_0x11935f00 .cmp/eq 4, v0x1190d980_0, v0x119091e0_0;
S_0x11905780 .scope module, "m2" "comparador_igualdad" 10 357, 9 13 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x11905960 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x11905a80_0 .net "a", 3 0, v0x1190d2a0_0;  alias, 1 drivers
v0x11905b90_0 .net "b", 3 0, v0x1190a020_0;  alias, 1 drivers
v0x11905c50_0 .net "y", 0 0, L_0x11935fa0;  alias, 1 drivers
L_0x11935fa0 .cmp/eq 4, v0x1190d2a0_0, v0x1190a020_0;
S_0x11905da0 .scope module, "m3" "comparador_igualdad" 10 367, 9 13 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x11905f80 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x119060a0_0 .net "a", 3 0, v0x1190d980_0;  alias, 1 drivers
v0x119061d0_0 .net "b", 3 0, v0x1190a020_0;  alias, 1 drivers
v0x11906290_0 .net "y", 0 0, L_0x119360d0;  alias, 1 drivers
L_0x119360d0 .cmp/eq 4, v0x1190d980_0, v0x1190a020_0;
S_0x119063c0 .scope module, "m4a" "comparador_igualdad" 10 377, 9 13 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x119065a0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x119066c0_0 .net "a", 3 0, v0x1190cbc0_0;  alias, 1 drivers
v0x119067c0_0 .net "b", 3 0, L_0x1191b0f0;  alias, 1 drivers
v0x119068b0_0 .net "y", 0 0, L_0x11936200;  alias, 1 drivers
L_0x11936200 .cmp/eq 4, v0x1190cbc0_0, L_0x1191b0f0;
S_0x119069e0 .scope module, "m4b" "comparador_igualdad" 10 387, 9 13 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x11906bc0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x11906ce0_0 .net "a", 3 0, v0x1190cbc0_0;  alias, 1 drivers
v0x11906df0_0 .net "b", 3 0, L_0x1191b440;  alias, 1 drivers
v0x11906ec0_0 .net "y", 0 0, L_0x119362a0;  alias, 1 drivers
L_0x119362a0 .cmp/eq 4, v0x1190cbc0_0, L_0x1191b440;
S_0x11906ff0 .scope module, "pc_add" "adder" 10 125, 9 1 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x119072e0 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v0x11907400_0 .net "a", 31 0, v0x11908390_0;  alias, 1 drivers
L_0x71672a0e7720 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11907510_0 .net "b", 31 0, L_0x71672a0e7720;  1 drivers
v0x119075d0_0 .net "y", 31 0, L_0x1191ba30;  alias, 1 drivers
L_0x1191ba30 .arith/sum 32, v0x11908390_0, L_0x71672a0e7720;
S_0x11907740 .scope module, "pc_next_mux" "mux2" 10 93, 9 82 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x11907920 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x11907a90_0 .net "d0", 31 0, L_0x1191ba30;  alias, 1 drivers
v0x11907b80_0 .net "d1", 31 0, L_0x11935dc0;  alias, 1 drivers
v0x11907c20_0 .net "s", 0 0, L_0x1191ad00;  alias, 1 drivers
v0x11907d20_0 .net "y", 31 0, L_0x1191b760;  alias, 1 drivers
L_0x1191b760 .functor MUXZ 32, L_0x1191ba30, L_0x11935dc0, L_0x1191ad00, C4<>;
S_0x11907e60 .scope module, "pc_reg_Stalls" "registro_flanco_positivo_habilitacion" 10 115, 9 48 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x11908040 .param/l "WIDTH" 0 9 55, +C4<00000000000000000000000000100000>;
v0x11908110_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x119081d0_0 .net "d", 31 0, L_0x1191b800;  alias, 1 drivers
v0x119082c0_0 .net "en", 0 0, L_0x1191b9c0;  1 drivers
v0x11908390_0 .var "q", 31 0;
v0x11908480_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x11908610 .scope module, "ra1_mux" "mux2" 10 71, 9 82 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x119087f0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x11908900_0 .net "d0", 3 0, L_0x1191b190;  1 drivers
L_0x71672a0e76d8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x11908a00_0 .net "d1", 3 0, L_0x71672a0e76d8;  1 drivers
v0x11908ae0_0 .net "s", 0 0, L_0x1191b2c0;  1 drivers
v0x11908bb0_0 .net "y", 3 0, L_0x1191b0f0;  alias, 1 drivers
L_0x1191b0f0 .functor MUXZ 4, L_0x1191b190, L_0x71672a0e76d8, L_0x1191b2c0, C4<>;
S_0x11908d40 .scope module, "ra1_reg" "registro_flanco_positivo" 10 204, 9 66 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x11908f20 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x11909060_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x11909120_0 .net "d", 3 0, L_0x1191b0f0;  alias, 1 drivers
v0x119091e0_0 .var "q", 3 0;
v0x11909300_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x11909420 .scope module, "ra2_mux" "mux2" 10 82, 9 82 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x11909600 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x11909740_0 .net "d0", 3 0, L_0x1191b4e0;  1 drivers
v0x11909840_0 .net "d1", 3 0, L_0x1191b580;  1 drivers
v0x11909920_0 .net "s", 0 0, L_0x1191b670;  1 drivers
v0x119099f0_0 .net "y", 3 0, L_0x1191b440;  alias, 1 drivers
L_0x1191b440 .functor MUXZ 4, L_0x1191b4e0, L_0x1191b580, L_0x1191b670, C4<>;
S_0x11909b80 .scope module, "ra2_reg" "registro_flanco_positivo" 10 214, 9 66 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x11909d60 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x11909ea0_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x11909f60_0 .net "d", 3 0, L_0x1191b440;  alias, 1 drivers
v0x1190a020_0 .var "q", 3 0;
v0x1190a140_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x1190a260 .scope module, "rd1_reg" "registro_flanco_positivo" 10 164, 9 66 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x1190a440 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x1190a580_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x1190a640_0 .net "d", 31 0, L_0x1192bed0;  alias, 1 drivers
v0x1190a730_0 .var "q", 31 0;
v0x1190a830_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x1190a940 .scope module, "rd2_reg" "registro_flanco_positivo" 10 174, 9 66 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x1190ab20 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x1190ac60_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x1190ad20_0 .net "d", 31 0, L_0x1192c320;  alias, 1 drivers
v0x1190ae10_0 .var "q", 31 0;
v0x1190af10_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x1190b020 .scope module, "rd_reg" "registro_flanco_positivo" 10 306, 9 66 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x1190b200 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x1190b340_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x1190b400_0 .net "d", 31 0, L_0x11936ea0;  alias, 1 drivers
v0x1190b4f0_0 .var "q", 31 0;
v0x1190b5c0_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x1190b920 .scope module, "res_mux" "mux2" 10 326, 9 82 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x1190bb00 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x1190bc40_0 .net "d0", 31 0, v0x11900f60_0;  alias, 1 drivers
v0x1190bd50_0 .net "d1", 31 0, v0x1190b4f0_0;  alias, 1 drivers
v0x1190be20_0 .net "s", 0 0, L_0x1191a9c0;  alias, 1 drivers
v0x1190bf20_0 .net "y", 31 0, L_0x11935dc0;  alias, 1 drivers
L_0x11935dc0 .functor MUXZ 32, v0x11900f60_0, v0x1190b4f0_0, L_0x1191a9c0, C4<>;
S_0x1190c030 .scope module, "srcb_mux" "mux2" 10 247, 9 82 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x1190c1c0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x1190c300_0 .net "d0", 31 0, L_0x1192cd40;  alias, 1 drivers
v0x1190c410_0 .net "d1", 31 0, v0x11903fe0_0;  alias, 1 drivers
v0x1190c4e0_0 .net "s", 0 0, L_0x11918770;  alias, 1 drivers
v0x1190c5e0_0 .net "y", 31 0, L_0x1192ce60;  alias, 1 drivers
L_0x1192ce60 .functor MUXZ 32, L_0x1192cd40, v0x11903fe0_0, L_0x11918770, C4<>;
S_0x1190c700 .scope module, "wa3e_reg" "registro_flanco_positivo" 10 194, 9 66 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x1190c8e0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x1190ca20_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x1190cae0_0 .net "d", 3 0, L_0x1192c620;  1 drivers
v0x1190cbc0_0 .var "q", 3 0;
v0x1190cce0_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x1190ce00 .scope module, "wa3m_reg" "registro_flanco_positivo" 10 286, 9 66 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x1190cfe0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x1190d120_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x1190d1e0_0 .net "d", 3 0, v0x1190cbc0_0;  alias, 1 drivers
v0x1190d2a0_0 .var "q", 3 0;
v0x1190d3c0_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x1190d4e0 .scope module, "wa3w_reg" "registro_flanco_positivo" 10 316, 9 66 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x1190d6c0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x1190d800_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x1190d8c0_0 .net "d", 3 0, v0x1190d2a0_0;  alias, 1 drivers
v0x1190d980_0 .var "q", 3 0;
v0x1190da50_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x1190dba0 .scope module, "wd_reg" "registro_flanco_positivo" 10 276, 9 66 0, S_0x118f6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x1190dd80 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x1190dec0_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x1190df80_0 .net "d", 31 0, L_0x1192cd40;  alias, 1 drivers
v0x1190e090_0 .var "q", 31 0;
v0x1190e160_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
S_0x11911640 .scope module, "Hazard_unit" "hazardUnit" 6 98, 14 1 0, S_0x118ecbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Match_1E_M";
    .port_info 3 /INPUT 1 "Match_1E_W";
    .port_info 4 /INPUT 1 "Match_2E_M";
    .port_info 5 /INPUT 1 "Match_2E_W";
    .port_info 6 /INPUT 1 "Match_12D_E";
    .port_info 7 /INPUT 1 "RegWriteM";
    .port_info 8 /INPUT 1 "RegWriteW";
    .port_info 9 /INPUT 1 "BranchTakenE";
    .port_info 10 /INPUT 1 "MemtoRegE";
    .port_info 11 /INPUT 1 "PCWrPendingF";
    .port_info 12 /INPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 2 "ForwardAE";
    .port_info 14 /OUTPUT 2 "ForwardBE";
    .port_info 15 /OUTPUT 1 "StallF";
    .port_info 16 /OUTPUT 1 "StallD";
    .port_info 17 /OUTPUT 1 "FlushD";
    .port_info 18 /OUTPUT 1 "FlushE";
L_0x119363b0 .functor AND 1, L_0x11936340, L_0x11918520, C4<1>, C4<1>;
L_0x11936420 .functor BUFZ 1, L_0x119363b0, C4<0>, C4<0>, C4<0>;
L_0x11936490 .functor OR 1, L_0x119363b0, L_0x1191af90, C4<0>, C4<0>;
L_0x11936620 .functor OR 1, L_0x119363b0, L_0x11919bf0, C4<0>, C4<0>;
L_0x119367b0 .functor OR 1, L_0x1191af90, L_0x1191ad00, C4<0>, C4<0>;
L_0x11936820 .functor OR 1, L_0x119367b0, L_0x11919bf0, C4<0>, C4<0>;
v0x11911ad0_0 .net "BranchTakenE", 0 0, L_0x11919bf0;  alias, 1 drivers
v0x11911b90_0 .net "FlushD", 0 0, L_0x11936820;  alias, 1 drivers
v0x11911ca0_0 .net "FlushE", 0 0, L_0x11936620;  alias, 1 drivers
v0x11911d90_0 .var "ForwardAE", 1 0;
v0x11911e80_0 .var "ForwardBE", 1 0;
v0x11911fc0_0 .net "Match_12D_E", 0 0, L_0x11936340;  alias, 1 drivers
v0x11912060_0 .net "Match_1E_M", 0 0, L_0x11935e60;  alias, 1 drivers
v0x11912150_0 .net "Match_1E_W", 0 0, L_0x11935f00;  alias, 1 drivers
v0x11912240_0 .net "Match_2E_M", 0 0, L_0x11935fa0;  alias, 1 drivers
v0x11912370_0 .net "Match_2E_W", 0 0, L_0x119360d0;  alias, 1 drivers
v0x11912460_0 .net "MemtoRegE", 0 0, L_0x11918520;  alias, 1 drivers
v0x11912500_0 .net "PCSrcW", 0 0, L_0x1191ad00;  alias, 1 drivers
v0x119125a0_0 .net "PCWrPendingF", 0 0, L_0x1191af90;  alias, 1 drivers
v0x11912640_0 .net "RegWriteM", 0 0, L_0x1191a560;  alias, 1 drivers
v0x119126e0_0 .net "RegWriteW", 0 0, L_0x1191ac60;  alias, 1 drivers
v0x11912780_0 .net "StallD", 0 0, L_0x11936420;  alias, 1 drivers
v0x11912820_0 .net "StallF", 0 0, L_0x11936490;  alias, 1 drivers
v0x119128c0_0 .net *"_ivl_8", 0 0, L_0x119367b0;  1 drivers
v0x11912960_0 .net "clk", 0 0, v0x119154f0_0;  alias, 1 drivers
v0x11912a00_0 .net "ldrStallD", 0 0, L_0x119363b0;  1 drivers
v0x11912aa0_0 .net "reset", 0 0, v0x11915590_0;  alias, 1 drivers
v0x11912b40_0 .var "temp", 0 0;
E_0x11904480/0 .event anyedge, v0x11905020_0, v0x118f37a0_0, v0x11905650_0, v0x118f3860_0;
E_0x11904480/1 .event anyedge, v0x11905c50_0, v0x11906290_0;
E_0x11904480 .event/or E_0x11904480/0, E_0x11904480/1;
    .scope S_0x118efa60;
T_0 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x118f0220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x118f00f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x118f0030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x118efdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x118f00f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x118eff60_0;
    %assign/vec4 v0x118f00f0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x118f0410;
T_1 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x118f0940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x118f0880_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x118f07a0_0;
    %assign/vec4 v0x118f0880_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x118eed10;
T_2 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x118ef260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x118ef160_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x118ef0a0_0;
    %assign/vec4 v0x118ef160_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x118ef3b0;
T_3 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x118ef940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x118ef840_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x118ef780_0;
    %assign/vec4 v0x118ef840_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x118ed620;
T_4 ;
    %wait E_0x118e5a40;
    %load/vec4 v0x118eda30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x118eeb70_0;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x118eeb70_0;
    %inv;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x118ee870_0;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x118ee870_0;
    %inv;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x118ee9f0_0;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x118ee9f0_0;
    %inv;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x118eeab0_0;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x118eeab0_0;
    %inv;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x118ee870_0;
    %load/vec4 v0x118eeb70_0;
    %inv;
    %and;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x118ee870_0;
    %load/vec4 v0x118eeb70_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x118ee930_0;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x118ee930_0;
    %inv;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x118eeb70_0;
    %inv;
    %load/vec4 v0x118ee930_0;
    %and;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x118eeb70_0;
    %inv;
    %load/vec4 v0x118ee930_0;
    %and;
    %inv;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x118edb10_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x118f0a90;
T_5 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x118f1010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x118f0f20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x118f0e40_0;
    %assign/vec4 v0x118f0f20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x118f1160;
T_6 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x118f16e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x118f15f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x118f1510_0;
    %assign/vec4 v0x118f15f0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x118ed090;
T_7 ;
    %wait E_0x1181e960;
    %load/vec4 v0x118f1ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x118f2750_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x118f2750_0;
    %parti/s 4, 9, 5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.3 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.4 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.5 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.6 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.7 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.8 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.9 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.10 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.11 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.12 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.13 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.14 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.15 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.16 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.17 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.18 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.19 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.20 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.21 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.22 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.23 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.24 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.30 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.31 ;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.32 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %load/vec4 v0x118f2750_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118f2240_0, 4, 1;
    %load/vec4 v0x118f2750_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x118f1830_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x118f1830_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118f2240_0, 4, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x118f1830_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x118f2240_0, 0, 2;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x11907e60;
T_8 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x11908480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11908390_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x119082c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x119081d0_0;
    %assign/vec4 v0x11908390_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x11904200;
T_9 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x119049b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x119048a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x11904800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x11904560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x119048a0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x11904700_0;
    %assign/vec4 v0x119048a0_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x118ff510;
T_10 ;
    %wait E_0x118efce0;
    %load/vec4 v0x11900970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x11900890_0;
    %load/vec4 v0x119007b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x118ff810, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x119035f0;
T_11 ;
    %wait E_0x119037f0;
    %load/vec4 v0x11903970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x11903870_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x11903a30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11903870_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x11903a30_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11903870_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x11903a30_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x11903a30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x11903870_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1190a260;
T_12 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x1190a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1190a730_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1190a640_0;
    %assign/vec4 v0x1190a730_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1190a940;
T_13 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x1190af10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1190ae10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1190ad20_0;
    %assign/vec4 v0x1190ae10_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x11903b50;
T_14 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x119040b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11903fe0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x11903ef0_0;
    %assign/vec4 v0x11903fe0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1190c700;
T_15 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x1190cce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1190cbc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1190cae0_0;
    %assign/vec4 v0x1190cbc0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x11908d40;
T_16 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x11909300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x119091e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x11909120_0;
    %assign/vec4 v0x119091e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x11909b80;
T_17 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x1190a140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1190a020_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x11909f60_0;
    %assign/vec4 v0x1190a020_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x118f6c90;
T_18 ;
    %wait E_0x118f8390;
    %load/vec4 v0x118f8420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/x;
    %jmp/1 T_18.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/x;
    %jmp/1 T_18.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/x;
    %jmp/1 T_18.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/x;
    %jmp/1 T_18.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/x;
    %jmp/1 T_18.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/x;
    %jmp/1 T_18.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/x;
    %jmp/1 T_18.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/x;
    %jmp/1 T_18.7, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/x;
    %jmp/1 T_18.8, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/x;
    %jmp/1 T_18.9, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/x;
    %jmp/1 T_18.10, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/x;
    %jmp/1 T_18.11, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/x;
    %jmp/1 T_18.12, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/x;
    %jmp/1 T_18.13, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/x;
    %jmp/1 T_18.14, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/x;
    %jmp/1 T_18.15, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/x;
    %jmp/1 T_18.16, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/x;
    %jmp/1 T_18.17, 4;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/x;
    %jmp/1 T_18.18, 4;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/x;
    %jmp/1 T_18.19, 4;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/x;
    %jmp/1 T_18.20, 4;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/x;
    %jmp/1 T_18.21, 4;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/x;
    %jmp/1 T_18.22, 4;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/x;
    %jmp/1 T_18.23, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.0 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %add;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.1 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %add;
    %load/vec4 v0x118f8600_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.2 ;
    %load/vec4 v0x118fecb0_0;
    %cmpi/u 2147483647, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.26, 8;
    %pushi/vec4 2147483647, 0, 32;
    %jmp/1 T_18.27, 8;
T_18.26 ; End of true expr.
    %load/vec4 v0x118fecb0_0;
    %cmpi/u 2147483648, 0, 33;
    %flag_mov 9, 5;
    %jmp/0 T_18.28, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_18.29, 9;
T_18.28 ; End of true expr.
    %load/vec4 v0x118fecb0_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_18.29, 9;
 ; End of false expr.
    %blend;
T_18.29;
    %jmp/0 T_18.27, 8;
 ; End of false expr.
    %blend;
T_18.27;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.3 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %sub;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.4 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %sub;
    %load/vec4 v0x118f8600_0;
    %pad/u 32;
    %inv;
    %sub;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.5 ;
    %load/vec4 v0x118fe810_0;
    %load/vec4 v0x118fe730_0;
    %sub;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.6 ;
    %load/vec4 v0x118fed90_0;
    %cmpi/u 2147483647, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.30, 8;
    %pushi/vec4 2147483647, 0, 32;
    %jmp/1 T_18.31, 8;
T_18.30 ; End of true expr.
    %load/vec4 v0x118fed90_0;
    %cmpi/u 2147483648, 0, 33;
    %flag_mov 9, 5;
    %jmp/0 T_18.32, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_18.33, 9;
T_18.32 ; End of true expr.
    %load/vec4 v0x118fed90_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_18.33, 9;
 ; End of false expr.
    %blend;
T_18.33;
    %jmp/0 T_18.31, 8;
 ; End of false expr.
    %blend;
T_18.31;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.7 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %mul;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.8 ;
    %load/vec4 v0x118ff270_0;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.9 ;
    %load/vec4 v0x118ff0b0_0;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.10 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %and;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.11 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %inv;
    %and;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.12 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %or;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.13 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %inv;
    %or;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.14 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %xor;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.15 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %add;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.16 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %and;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.17 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %xor;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.18 ;
    %load/vec4 v0x118fe730_0;
    %load/vec4 v0x118fe810_0;
    %sub;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.19 ;
    %load/vec4 v0x118fe730_0;
    %ix/getv 4, v0x118ff190_0;
    %shiftl 4;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.20 ;
    %load/vec4 v0x118fe730_0;
    %ix/getv 4, v0x118ff190_0;
    %shiftr/s 4;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.21 ;
    %load/vec4 v0x118fe730_0;
    %ix/getv 4, v0x118ff190_0;
    %shiftr 4;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.22 ;
    %load/vec4 v0x118fe730_0;
    %ix/getv 4, v0x118ff190_0;
    %shiftr 4;
    %load/vec4 v0x118fe730_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x118ff190_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.23 ;
    %load/vec4 v0x118f8600_0;
    %load/vec4 v0x118fe730_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x118f86d0_0, 0, 32;
    %jmp T_18.25;
T_18.25 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x11901180;
T_19 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x11901700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x119015e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x119014f0_0;
    %assign/vec4 v0x119015e0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1190dba0;
T_20 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x1190e160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1190e090_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1190df80_0;
    %assign/vec4 v0x1190e090_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1190ce00;
T_21 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x1190d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1190d2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1190d1e0_0;
    %assign/vec4 v0x1190d2a0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x11900b10;
T_22 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x11901030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11900f60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x11900e70_0;
    %assign/vec4 v0x11900f60_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1190b020;
T_23 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x1190b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1190b4f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1190b400_0;
    %assign/vec4 v0x1190b4f0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1190d4e0;
T_24 ;
    %wait E_0x117cc3c0;
    %load/vec4 v0x1190da50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1190d980_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1190d8c0_0;
    %assign/vec4 v0x1190d980_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x11911640;
T_25 ;
    %wait E_0x11904480;
    %load/vec4 v0x11912060_0;
    %load/vec4 v0x11912640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11911d90_0, 0, 2;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x11912150_0;
    %load/vec4 v0x119126e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11911d90_0, 0, 2;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11911d90_0, 0, 2;
T_25.3 ;
T_25.1 ;
    %load/vec4 v0x11912240_0;
    %load/vec4 v0x11912640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11911e80_0, 0, 2;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x11912370_0;
    %load/vec4 v0x119126e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11911e80_0, 0, 2;
    %jmp T_25.7;
T_25.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11911e80_0, 0, 2;
T_25.7 ;
T_25.5 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x11911640;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11912b40_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x118ec370;
T_27 ;
    %vpi_call 5 10 "$readmemh", "memfile.dat", v0x118ec520 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x117a7fc0;
T_28 ;
    %vpi_call 4 9 "$readmemh", "memfile.dat", v0x11895c00 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x117a7fc0;
T_29 ;
    %wait E_0x1181edd0;
    %load/vec4 v0x118ec130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x118ec1f0_0;
    %load/vec4 v0x117a6400_0;
    %parti/s 21, 2, 3;
    %pad/u 23;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11895c00, 0, 4;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x117bb730;
T_30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11915590_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11915590_0, 0;
    %end;
    .thread T_30;
    .scope S_0x117bb730;
T_31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x119154f0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x119154f0_0, 0;
    %delay 5, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x117bb730;
T_32 ;
    %wait E_0x118efce0;
    %load/vec4 v0x11915390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x119152b0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x11915450_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %vpi_call 2 28 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 29 "$stop" {0 0 0};
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x119152b0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_32.4, 6;
    %vpi_call 2 31 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 32 "$stop" {0 0 0};
T_32.4 ;
T_32.3 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "arm.v";
    "controller.v";
    "conditional.v";
    "estructuras_varias.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
    "extend.v";
    "hazard.v";
