
<html>
<head>
<title>September, 2004: Optimizing Pixomatic For Modern x86 Processors: Part II</title>
</head>

<body BGCOLOR="#ffffff" LINK="#0000ff" VLINK="#330066" ALINK="#ff0000" TEXT="#000000">
<!--Copyright &#169; Dr. Dobb's Journal-->






<table cellpadding=3 cellspacing=3>
  <tr>
    <td></td>
  </tr>
  <tr>
    <td>EAX</td>
    <td>Scratch register</td>
  </tr>
  <tr>
    <td>EBX</td>
    <td>Z-buffer pixel address</td>
  </tr>
  <tr>
    <td>ECX</td>
    <td>Loop counter</td>
  </tr>
  <tr>
    <td>EDX</td>
    <td>Texture 0 pointer</td>
  </tr>
  <tr>
    <td>ESI</td>
    <td>Span-list pointer</td>
  </tr>
  <tr>
    <td>EDI</td>
    <td>Pixel-buffer pixel address</td>
  </tr>
  <tr>
    <td>EBP</td>
    <td>Texture 1 pointer</td>
  </tr>
  <tr>
    <td>ESP</td>
    <td>1/z</td>
  </tr>
  <tr>
    <td>MM0</td>
    <td>Texture 0 coordinates (u0, v0)</td>
  </tr>
  <tr>
    <td>MM1</td>
    <td>Texture 1 coordinates (u1, v1)</td>
  </tr>
  <tr>
    <td>MM2</td>
    <td>Gouraud color</td>
  </tr>
  <tr>
    <td>MM3</td>
    <td>Specular color</td>
  </tr>
  <tr>
    <td>MM4-MM7</td>
    <td>Scratch registers</td>
  </tr>
</table>

<h4><b>Table 1:</b> Pixel pipeline register allocation.</h4>

<a href="0409f.html#rt1">Back to Article</a>

</body>
</html>
