// Seed: 3457751021
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input logic id_3
);
  logic id_4;
  always @(negedge id_4) id_0 = 1;
endmodule
