{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.11112",
   "Default View_TopLeft":"394,-4",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 1890 -y 220 -defaultsOSRD
preplace inst AXI_lite_Slave_0 -pg 1 -lvl 7 -x 2730 -y 610 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 6 -x 2380 -y 310 -defaultsOSRD
preplace inst rst_ps8_0_100M -pg 1 -lvl 1 -x 200 -y 450 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1420 -y 180 -defaultsOSRD
preplace inst MI_memoryInterface_A_0 -pg 1 -lvl 3 -x 1050 -y 160 -defaultsOSRD
preplace inst ddr_interface_0 -pg 1 -lvl 2 -x 630 -y 150 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 7 30 320 380 320 850 280 1260 300 1580 330 2200 620 NJ
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 6 20 10 NJ 10 NJ 10 NJ 10 NJ 10 2200
preplace netloc rst_ps8_0_100M_peripheral_aresetn 1 1 6 370 340 860 290 1270 310 1570J 340 2220 510 2530J
preplace netloc MI_memoryInterface_A_0_o_AMU_P 1 3 1 N 140
preplace netloc MI_memoryInterface_A_0_o_MI_writeTxnDone 1 1 3 390 330 NJ 330 1250
preplace netloc MI_memoryInterface_A_0_o_MI_readTxnDone 1 1 3 420 310 NJ 310 1240
preplace netloc ddr_interface_0_o_write_address 1 2 1 N 100
preplace netloc ddr_interface_0_o_write_payload 1 2 1 N 120
preplace netloc ddr_interface_0_o_readAdress 1 2 1 N 140
preplace netloc ddr_interface_0_o_initwritetxn 1 2 1 N 160
preplace netloc ddr_interface_0_o_initreadtxn 1 2 1 N 180
preplace netloc ddr_interface_0_o_finish 1 2 5 840 320 NJ 320 NJ 320 2210J 130 2550J
preplace netloc AXI_lite_Slave_0_o_finish_read 1 1 7 440 300 830J 40 NJ 40 NJ 40 NJ 40 NJ 40 2930
preplace netloc AXI_lite_Slave_0_o_filtertype 1 1 7 430 290 820J 30 NJ 30 NJ 30 NJ 30 NJ 30 2940
preplace netloc AXI_lite_Slave_0_o_pointcloud_size 1 1 7 410 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 2910
preplace netloc AXI_lite_Slave_0_o_start 1 1 7 400 500 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 2920
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 5 1 N 190
preplace netloc ps8_0_axi_periph_M00_AXI 1 6 1 2540 310n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 5 1 N 210
preplace netloc MI_memoryInterface_A_0_M_AXI 1 3 1 N 120
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 N 180
levelinfo -pg 1 0 200 630 1050 1420 1890 2380 2730 2960
pagesize -pg 1 -db -bbox -sgen 0 0 2960 700
"
}
{
   "da_axi4_cnt":"3",
   "da_clkrst_cnt":"4",
   "da_zynq_ultra_ps_e_cnt":"1"
}
