// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _aes_add_round_key_HH_
#define _aes_add_round_key_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct aes_add_round_key : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > state_matrix_V_address0;
    sc_out< sc_logic > state_matrix_V_ce0;
    sc_out< sc_logic > state_matrix_V_we0;
    sc_out< sc_lv<16> > state_matrix_V_d0;
    sc_in< sc_lv<16> > state_matrix_V_q0;
    sc_out< sc_lv<4> > round_key_matrix_V_address0;
    sc_out< sc_logic > round_key_matrix_V_ce0;
    sc_in< sc_lv<16> > round_key_matrix_V_q0;


    // Module declarations
    aes_add_round_key(sc_module_name name);
    SC_HAS_PROCESS(aes_add_round_key);

    ~aes_add_round_key();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > row_index_fu_74_p2;
    sc_signal< sc_lv<3> > row_index_reg_129;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<6> > zext_ln126_fu_88_p1;
    sc_signal< sc_lv<6> > zext_ln126_reg_134;
    sc_signal< sc_lv<1> > icmp_ln124_fu_68_p2;
    sc_signal< sc_lv<3> > column_index_fu_98_p2;
    sc_signal< sc_lv<3> > column_index_reg_142;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > state_matrix_V_addr_reg_147;
    sc_signal< sc_lv<1> > icmp_ln126_fu_92_p2;
    sc_signal< sc_lv<3> > row_index_0_reg_46;
    sc_signal< sc_lv<3> > column_index_0_reg_57;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > zext_ln719_1_fu_113_p1;
    sc_signal< sc_lv<5> > tmp_fu_80_p3;
    sc_signal< sc_lv<6> > zext_ln719_fu_104_p1;
    sc_signal< sc_lv<6> > add_ln719_fu_108_p2;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln719_fu_108_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_column_index_fu_98_p2();
    void thread_icmp_ln124_fu_68_p2();
    void thread_icmp_ln126_fu_92_p2();
    void thread_round_key_matrix_V_address0();
    void thread_round_key_matrix_V_ce0();
    void thread_row_index_fu_74_p2();
    void thread_state_matrix_V_address0();
    void thread_state_matrix_V_ce0();
    void thread_state_matrix_V_d0();
    void thread_state_matrix_V_we0();
    void thread_tmp_fu_80_p3();
    void thread_zext_ln126_fu_88_p1();
    void thread_zext_ln719_1_fu_113_p1();
    void thread_zext_ln719_fu_104_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
