library IEEE;
use IEEE.numeric_std.all;

use IEEE.std_logic_1164.all;
--use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity ex16 is
 port( s8: in std_logic_vector(7 downto 0);
  s16: out std_logic_vector(15 downto 0);
  control: in std_logic);
end ex16;

architecture behaviour of ex16 is

begin
  
with control select

  
  s16 <= std_logic_vector(resize(signed(s8), s16'length)) when '1',
        std_logic_vector(resize(unsigned(s8), s16'length)) when others;


end;

