#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul  8 11:28:40 2019
# Process ID: 16904
# Current directory: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.runs/design_1_FirAxi_0_0_synth_1
# Command line: vivado.exe -log design_1_FirAxi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FirAxi_0_0.tcl
# Log file: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.runs/design_1_FirAxi_0_0_synth_1/design_1_FirAxi_0_0.vds
# Journal file: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.runs/design_1_FirAxi_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_FirAxi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.cache/ip 
Command: synth_design -top design_1_FirAxi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 474.441 ; gain = 95.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_FirAxi_0_0' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ip/design_1_FirAxi_0_0/synth/design_1_FirAxi_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FirAxi_v5_0' declared at 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0.vhd:5' bound to instance 'U0' of component 'FirAxi_v5_0' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ip/design_1_FirAxi_0_0/synth/design_1_FirAxi_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'FirAxi_v5_0' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FirAxi_v5_0_S00_AXI' declared at 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0_S00_AXI.vhd:5' bound to instance 'FirAxi_v5_0_S00_AXI_inst' of component 'FirAxi_v5_0_S00_AXI' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'FirAxi_v5_0_S00_AXI' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0_S00_AXI.vhd:244]
INFO: [Synth 8-226] default block is never used [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0_S00_AXI.vhd:372]
INFO: [Synth 8-3491] module 'Filtro_FIR_4in' declared at 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/Fir.vhd:4' bound to instance 'FiltroFirAxi_inst' of component 'Filtro_FIR_4in' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0_S00_AXI.vhd:406]
INFO: [Synth 8-638] synthesizing module 'Filtro_FIR_4in' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/Fir.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Filtro_FIR_4in' (1#1) [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/Fir.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0_S00_AXI.vhd:239]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0_S00_AXI.vhd:240]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0_S00_AXI.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0_S00_AXI.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'FirAxi_v5_0_S00_AXI' (2#1) [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'FirAxi_v5_0' (3#1) [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_FirAxi_0_0' (4#1) [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ip/design_1_FirAxi_0_0/synth/design_1_FirAxi_0_0.vhd:82]
WARNING: [Synth 8-3331] design FirAxi_v5_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design FirAxi_v5_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design FirAxi_v5_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design FirAxi_v5_0_S00_AXI has unconnected port S_AXI_ARADDR[3]
WARNING: [Synth 8-3331] design FirAxi_v5_0_S00_AXI has unconnected port S_AXI_ARADDR[2]
WARNING: [Synth 8-3331] design FirAxi_v5_0_S00_AXI has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design FirAxi_v5_0_S00_AXI has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design FirAxi_v5_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design FirAxi_v5_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design FirAxi_v5_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 529.961 ; gain = 150.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 529.961 ; gain = 150.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 529.961 ; gain = 150.961
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 874.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 874.434 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.070 . Memory (MB): peak = 877.961 ; gain = 3.527
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 877.961 ; gain = 498.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 877.961 ; gain = 498.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 877.961 ; gain = 498.961
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.srcs/sources_1/bd/design_1/ipshared/0923/src/FirAxi_v5_0_S00_AXI.vhd:374]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 877.961 ; gain = 498.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Filtro_FIR_4in 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 1     
Module FirAxi_v5_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_araddr[3]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_araddr[2]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[10]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[11]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[12]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[13]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[14]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[15]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[16]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[17]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[18]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[19]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[20]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[21]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[22]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[23]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[24]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[25]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[26]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[27]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[28]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[29]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[30]' (LD) to 'U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/FirAxi_v5_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[10]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[11]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[12]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[13]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[14]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[15]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[16]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[17]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[18]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[19]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[20]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[21]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[22]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[23]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[24]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[25]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[26]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[27]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[28]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[29]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[30]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v5_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/FirAxi_v5_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/FirAxi_v5_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v5_0_S00_AXI_inst/reg_data_out_reg[31]) is unused and will be removed from module design_1_FirAxi_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 877.961 ; gain = 498.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 880.941 ; gain = 501.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 881.461 ; gain = 502.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 895.789 ; gain = 516.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 895.789 ; gain = 516.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 895.789 ; gain = 516.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 895.789 ; gain = 516.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 895.789 ; gain = 516.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 895.789 ; gain = 516.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 895.789 ; gain = 516.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    67|
|2     |LUT1   |     4|
|3     |LUT2   |   156|
|4     |LUT3   |    25|
|5     |LUT4   |   109|
|6     |LUT5   |    24|
|7     |LUT6   |   108|
|8     |FDCE   |   183|
|9     |FDRE   |    57|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   734|
|2     |  U0                         |FirAxi_v5_0         |   734|
|3     |    FirAxi_v5_0_S00_AXI_inst |FirAxi_v5_0_S00_AXI |   734|
|4     |      FiltroFirAxi_inst      |Filtro_FIR_4in      |   661|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 895.789 ; gain = 516.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 895.789 ; gain = 168.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 895.789 ; gain = 516.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 907.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 907.574 ; gain = 540.039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 907.574 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.runs/design_1_FirAxi_0_0_synth_1/design_1_FirAxi_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_FirAxi_0_0, cache-ID = 9ae4f0a9a94056b9
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 907.574 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/Fir/Fir.runs/design_1_FirAxi_0_0_synth_1/design_1_FirAxi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FirAxi_0_0_utilization_synth.rpt -pb design_1_FirAxi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 11:29:17 2019...
