// Generated by CIRCT unknown git version
module ct_fspu_half(	// file.cleaned.mlir:2:3
  input         check_nan,	// file.cleaned.mlir:2:30
                ex1_op_fmvvf,	// file.cleaned.mlir:2:50
                ex1_op_fsgnj,	// file.cleaned.mlir:2:73
                ex1_op_fsgnjn,	// file.cleaned.mlir:2:96
                ex1_op_fsgnjx,	// file.cleaned.mlir:2:120
  input  [63:0] ex1_oper0,	// file.cleaned.mlir:2:144
                ex1_oper1,	// file.cleaned.mlir:2:165
  input         ex1_scalar,	// file.cleaned.mlir:2:186
  input  [63:0] mtvr_src0,	// file.cleaned.mlir:2:207
  output [63:0] ex1_result,	// file.cleaned.mlir:2:229
  output [15:0] result_fclass,	// file.cleaned.mlir:2:251
  output [63:0] result_fmfvr	// file.cleaned.mlir:2:276
);

  wire [15:0] _GEN =
    ex1_scalar & ex1_oper0[63:16] != 48'hFFFFFFFFFFFF ? 16'h7E00 : ex1_oper0[15:0];	// file.cleaned.mlir:7:19, :8:16, :10:10, :11:10, :12:10, :16:10, :17:10
  wire        _GEN_0 =
    ~(ex1_scalar & ex1_oper1[63:16] != 48'hFFFFFFFFFFFF) & ex1_oper1[15];	// file.cleaned.mlir:8:16, :13:10, :14:10, :15:10, :18:10, :19:10, :20:11
  wire        ex1_half_expnt0_zero = _GEN[14:10] == 5'h0;	// file.cleaned.mlir:4:14, :17:10, :22:11, :24:11
  wire        ex1_half_frac0_all0 = _GEN[9:0] == 10'h0;	// file.cleaned.mlir:3:15, :17:10, :25:11, :26:11
  wire        _GEN_1 = _GEN[15] & ex1_half_expnt0_zero;	// file.cleaned.mlir:17:10, :21:11, :24:11, :32:11
  wire        _GEN_2 = ~(_GEN[15]) & ex1_half_expnt0_zero;	// file.cleaned.mlir:17:10, :21:11, :24:11, :36:11, :37:11
  assign ex1_result =
    {64{ex1_op_fmvvf}}
    & {48'hFFFFFFFFFFFF,
       check_nan & mtvr_src0[63:16] != 48'hFFFFFFFFFFFF ? 16'h7E00 : mtvr_src0[15:0]}
    | {64{ex1_op_fsgnj}} & {48'hFFFFFFFFFFFF, _GEN_0, _GEN[14:0]} | {64{ex1_op_fsgnjn}}
    & {48'hFFFFFFFFFFFF, ~_GEN_0, _GEN[14:0]} | {64{ex1_op_fsgnjx}}
    & {48'hFFFFFFFFFFFF, _GEN[15] ^ _GEN_0, _GEN[14:0]};	// file.cleaned.mlir:7:19, :8:16, :17:10, :20:11, :21:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:5
  assign result_fclass =
    {6'h0,
     (&(_GEN[14:10])) & _GEN[9],
     (&(_GEN[14:10])) & ~ex1_half_frac0_all0 & ~(_GEN[9]),
     ~(_GEN[15]) & (&(_GEN[14:10])) & ex1_half_frac0_all0,
     ~(_GEN[15]) & ~(&(_GEN[14:10])) & ~ex1_half_expnt0_zero,
     _GEN_2 & ~ex1_half_frac0_all0,
     _GEN_2 & ex1_half_frac0_all0,
     _GEN_1 & ex1_half_frac0_all0,
     _GEN_1 & ~ex1_half_frac0_all0,
     _GEN[15] & ~(&(_GEN[14:10])) & ~ex1_half_expnt0_zero,
     _GEN[15] & (&(_GEN[14:10])) & ex1_half_frac0_all0};	// file.cleaned.mlir:9:14, :17:10, :21:11, :22:11, :23:11, :24:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :70:5
  assign result_fmfvr = {{48{ex1_oper0[15]}}, ex1_oper0[15:0]};	// file.cleaned.mlir:16:10, :58:11, :59:11, :60:11, :70:5
endmodule

