AR clock_divider behavioral "C:/Users/Samir/Desktop/VHDL/Cetvrta lab vezba/registar8bit/clock_divider.vhd" sub00/vhpl03 1716284359
EN clock_divider NULL "C:/Users/Samir/Desktop/VHDL/Cetvrta lab vezba/registar8bit/clock_divider.vhd" sub00/vhpl02 1716284358
EN registar8bit NULL "C:/Users/Samir/Desktop/VHDL/Cetvrta lab vezba/registar8bit/registar8bit.vhd" sub00/vhpl00 1716284360
AR registar8bit behavioral "C:/Users/Samir/Desktop/VHDL/Cetvrta lab vezba/registar8bit/registar8bit.vhd" sub00/vhpl01 1716284361
