Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 56d5ca072aec4285abefab3cb7f652db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataIO_behav xil_defaultlib.DataIO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'din0' [D:/VivadoProjects/Experiment_5/Experiment_5.srcs/sources_1/new/DataIO.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'din3' [D:/VivadoProjects/Experiment_5/Experiment_5.srcs/sources_1/new/DataIO.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'din3' [D:/VivadoProjects/Experiment_5/Experiment_5.srcs/sources_1/new/DataIO.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra1' [D:/VivadoProjects/Experiment_5/Experiment_5.srcs/sources_1/new/DataIO.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'd4' [D:/VivadoProjects/Experiment_5/Experiment_5.srcs/sources_1/new/DataIO.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'd5' [D:/VivadoProjects/Experiment_5/Experiment_5.srcs/sources_1/new/DataIO.v:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Counter(WIDTH=20,RST_VLU=20'b111...
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.GetPosedge
Compiling module xil_defaultlib.DIO_DB_PS
Compiling module xil_defaultlib.Encoder
Compiling module xil_defaultlib.MUX(WIDTH=5)
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.AddressRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Counter(WIDTH=20,RST_VLU=1)
Compiling module xil_defaultlib.FrequencyDivider(kWIDTH=20)
Compiling module xil_defaultlib.Counter(WIDTH=3,RST_VLU=7)
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.CU_CLn
Compiling module xil_defaultlib.CU_SR
Compiling module xil_defaultlib.CU_CLo
Compiling module xil_defaultlib.CU_OR
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataIO
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataIO_behav
