{ 
  "design_name" : "bsg_div_srt", 

  "run_config" : [
    {
      "name" : "bsg_div_srt_8bit_100MHz",
      "description" : "A radix-4 SRT divider using carry save addition to store intermittent remainder, non-floating",
      "clone_path" : "https://github.com/Xusine1131/basejump_stl.git",
      "parameters" : ["width_p = 8"],
      "constraints" : {"clock_period" : "10", "clk_port_name" : "clk_i", "input" : "0", "output" : "0", "uncertainty" : "0", "io_time_format" : "period"},
      "commit" : "srt_div",
      "filelist" : [ 
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_div_srt.v", 
        "basejump_stl/bsg_misc/bsg_counting_leading_zeros.v",
        "basejump_stl/bsg_misc/bsg_priority_encode.v",
        "basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v",
        "basejump_stl/bsg_misc/bsg_scan.v",
        "basejump_stl/bsg_misc/bsg_encode_one_hot.v",
        "basejump_stl/bsg_misc/bsg_div_srt_sel_rom.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v"
      ]
    },

    {
      "name" : "bsg_div_srt_8bit_150MHz",
      "description" : "A radix-4 SRT divider using carry save addition to store intermittent remainder, non-floating",
      "clone_path" : "https://github.com/Xusine1131/basejump_stl.git",
      "parameters" : ["width_p = 8"],
      "constraints" : {"clock_period" : "6.67", "clk_port_name" : "clk_i", "input" : "0", "output" : "0", "uncertainty" : "0", "io_time_format" : "period"},
      "commit" : "srt_div",
      "filelist" : [ 
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_div_srt.v", 
        "basejump_stl/bsg_misc/bsg_counting_leading_zeros.v",
        "basejump_stl/bsg_misc/bsg_priority_encode.v",
        "basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v",
        "basejump_stl/bsg_misc/bsg_scan.v",
        "basejump_stl/bsg_misc/bsg_encode_one_hot.v",
        "basejump_stl/bsg_misc/bsg_div_srt_sel_rom.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v"
      ]
    },

    {
      "name" : "bsg_div_srt_8bit_200MHz",
      "description" : "A radix-4 SRT divider using carry save addition to store intermittent remainder, non-floating",
      "clone_path" : "https://github.com/Xusine1131/basejump_stl.git",
      "parameters" : ["width_p = 8"],
      "constraints" : {"clock_period" : "5", "clk_port_name" : "clk_i", "input" : "0", "output" : "0", "uncertainty" : "0", "io_time_format" : "period"},
      "commit" : "srt_div",
      "filelist" : [ 
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_div_srt.v", 
        "basejump_stl/bsg_misc/bsg_counting_leading_zeros.v",
        "basejump_stl/bsg_misc/bsg_priority_encode.v",
        "basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v",
        "basejump_stl/bsg_misc/bsg_scan.v",
        "basejump_stl/bsg_misc/bsg_encode_one_hot.v",
        "basejump_stl/bsg_misc/bsg_div_srt_sel_rom.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v"
      ]
    },

    {
      "name" : "bsg_div_srt_8bit_250MHz",
      "description" : "A radix-4 SRT divider using carry save addition to store intermittent remainder, non-floating",
      "clone_path" : "https://github.com/Xusine1131/basejump_stl.git",
      "parameters" : ["width_p = 8"],
      "constraints" : {"clock_period" : "4", "clk_port_name" : "clk_i", "input" : "0", "output" : "0", "uncertainty" : "0", "io_time_format" : "period"},
      "commit" : "srt_div",
      "filelist" : [ 
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_div_srt.v", 
        "basejump_stl/bsg_misc/bsg_counting_leading_zeros.v",
        "basejump_stl/bsg_misc/bsg_priority_encode.v",
        "basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v",
        "basejump_stl/bsg_misc/bsg_scan.v",
        "basejump_stl/bsg_misc/bsg_encode_one_hot.v",
        "basejump_stl/bsg_misc/bsg_div_srt_sel_rom.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v"
      ]
    },

    {
      "name" : "bsg_div_srt_8bit_300MHz",
      "description" : "A radix-4 SRT divider using carry save addition to store intermittent remainder, non-floating",
      "clone_path" : "https://github.com/Xusine1131/basejump_stl.git",
      "parameters" : ["width_p = 8"],
      "constraints" : {"clock_period" : "3.33", "clk_port_name" : "clk_i", "input" : "0", "output" : "0", "uncertainty" : "0", "io_time_format" : "period"},
      "commit" : "srt_div",
      "filelist" : [ 
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_div_srt.v", 
        "basejump_stl/bsg_misc/bsg_counting_leading_zeros.v",
        "basejump_stl/bsg_misc/bsg_priority_encode.v",
        "basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v",
        "basejump_stl/bsg_misc/bsg_scan.v",
        "basejump_stl/bsg_misc/bsg_encode_one_hot.v",
        "basejump_stl/bsg_misc/bsg_div_srt_sel_rom.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v"
      ]
    },

    {
      "name" : "bsg_div_srt_8bit_350MHz",
      "description" : "A radix-4 SRT divider using carry save addition to store intermittent remainder, non-floating",
      "clone_path" : "https://github.com/Xusine1131/basejump_stl.git",
      "parameters" : ["width_p = 8"],
      "constraints" : {"clock_period" : "2.86", "clk_port_name" : "clk_i", "input" : "0", "output" : "0", "uncertainty" : "0", "io_time_format" : "period"},
      "commit" : "srt_div",
      "filelist" : [ 
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_div_srt.v", 
        "basejump_stl/bsg_misc/bsg_counting_leading_zeros.v",
        "basejump_stl/bsg_misc/bsg_priority_encode.v",
        "basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v",
        "basejump_stl/bsg_misc/bsg_scan.v",
        "basejump_stl/bsg_misc/bsg_encode_one_hot.v",
        "basejump_stl/bsg_misc/bsg_div_srt_sel_rom.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v"
      ]
    },

    {
      "name" : "bsg_div_srt_8bit_400MHz",
      "description" : "A radix-4 SRT divider using carry save addition to store intermittent remainder, non-floating",
      "clone_path" : "https://github.com/Xusine1131/basejump_stl.git",
      "parameters" : ["width_p = 8"],
      "constraints" : {"clock_period" : "2.5", "clk_port_name" : "clk_i", "input" : "0", "output" : "0", "uncertainty" : "0", "io_time_format" : "period"},
      "commit" : "srt_div",
      "filelist" : [ 
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_div_srt.v", 
        "basejump_stl/bsg_misc/bsg_counting_leading_zeros.v",
        "basejump_stl/bsg_misc/bsg_priority_encode.v",
        "basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v",
        "basejump_stl/bsg_misc/bsg_scan.v",
        "basejump_stl/bsg_misc/bsg_encode_one_hot.v",
        "basejump_stl/bsg_misc/bsg_div_srt_sel_rom.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v"
      ]
    },          

    {
      "name" : "bsg_div_srt_8bit_450MHz",
      "description" : "A radix-4 SRT divider using carry save addition to store intermittent remainder, non-floating",
      "clone_path" : "https://github.com/Xusine1131/basejump_stl.git",
      "parameters" : ["width_p = 8"],
      "constraints" : {"clock_period" : "2.22", "clk_port_name" : "clk_i", "input" : "0", "output" : "0", "uncertainty" : "0", "io_time_format" : "period"},
      "commit" : "srt_div",
      "filelist" : [ 
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_div_srt.v", 
        "basejump_stl/bsg_misc/bsg_counting_leading_zeros.v",
        "basejump_stl/bsg_misc/bsg_priority_encode.v",
        "basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v",
        "basejump_stl/bsg_misc/bsg_scan.v",
        "basejump_stl/bsg_misc/bsg_encode_one_hot.v",
        "basejump_stl/bsg_misc/bsg_div_srt_sel_rom.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v"
      ]
    },

    {
      "name" : "bsg_div_srt_8bit_500MHz",
      "description" : "A radix-4 SRT divider using carry save addition to store intermittent remainder, non-floating",
      "clone_path" : "https://github.com/Xusine1131/basejump_stl.git",
      "parameters" : ["width_p = 8"],
      "constraints" : {"clock_period" : "2", "clk_port_name" : "clk_i", "input" : "0", "output" : "0", "uncertainty" : "0", "io_time_format" : "period"},
      "commit" : "srt_div",
      "filelist" : [ 
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_div_srt.v", 
        "basejump_stl/bsg_misc/bsg_counting_leading_zeros.v",
        "basejump_stl/bsg_misc/bsg_priority_encode.v",
        "basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v",
        "basejump_stl/bsg_misc/bsg_scan.v",
        "basejump_stl/bsg_misc/bsg_encode_one_hot.v",
        "basejump_stl/bsg_misc/bsg_div_srt_sel_rom.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v"
      ]
    }    

  ]

}