Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/FPGAPrj/CONTROLLOR/CONTROLLOR_VHDL_isim_beh.exe -prj C:/FPGAPrj/CONTROLLOR/CONTROLLOR_VHDL_beh.prj work.CONTROLLOR_VHDL 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/FPGAPrj/CONTROLLOR/TEXT_INPUT_VHDL.vhd" into library work
Parsing VHDL file "C:/FPGAPrj/CONTROLLOR/STR_VHDL.vhd" into library work
Parsing VHDL file "C:/FPGAPrj/CONTROLLOR/STATE_CONTROLLOR_VHDL.vhd" into library work
Parsing VHDL file "C:/FPGAPrj/CONTROLLOR/SET_VHDL.vhd" into library work
Parsing VHDL file "C:/FPGAPrj/CONTROLLOR/RSET_VHDL.vhd" into library work
Parsing VHDL file "C:/FPGAPrj/CONTROLLOR/OBYTE_VHDL.vhd" into library work
Parsing VHDL file "C:/FPGAPrj/CONTROLLOR/NANY_VHDL.vhd" into library work
Parsing VHDL file "C:/FPGAPrj/CONTROLLOR/FILE_INPUT_VHDL.vhd" into library work
Parsing VHDL file "C:/FPGAPrj/CONTROLLOR/BYTE_VHDL.vhd" into library work
Parsing VHDL file "C:/FPGAPrj/CONTROLLOR/CONTROLLOR_VHDL.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package textio
Compiling package std_logic_textio
Compiling package vcomponents
Compiling package std_logic_unsigned
Compiling architecture behave of entity FILE_INPUT_VHDL [file_input_vhdl_default]
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ramb4_s8_v of entity RAMB4_S8 [\RAMB4_S8("000000000000000000000...]
Compiling architecture behavioral of entity TEXT_INPUT_VHDL [text_input_vhdl_default]
Compiling architecture behavioral of entity STATE_CONTROLLOR_VHDL [state_controllor_vhdl_default]
Compiling architecture behavioral of entity BYTE_VHDL [byte_vhdl_default]
Compiling architecture behavioral of entity SET_VHDL [set_vhdl_default]
Compiling architecture behavioral of entity RSET_VHDL [rset_vhdl_default]
Compiling architecture behavioral of entity OBYTE_VHDL [obyte_vhdl_default]
Compiling architecture behavioral of entity STR_VHDL [str_vhdl_default]
Compiling architecture behavioral of entity NANY_VHDL [nany_vhdl_default]
Compiling architecture behavioral of entity controllor_vhdl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 32 VHDL Units
Built simulation executable C:/FPGAPrj/CONTROLLOR/CONTROLLOR_VHDL_isim_beh.exe
Fuse Memory Usage: 56388 KB
Fuse CPU Usage: 1312 ms
