
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000867                       # Number of seconds simulated
sim_ticks                                   866753500                       # Number of ticks simulated
final_tick                                  866753500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80249                       # Simulator instruction rate (inst/s)
host_op_rate                                   152446                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              113535281                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708552                       # Number of bytes of host memory used
host_seconds                                     7.63                       # Real time elapsed on the host
sim_insts                                      612636                       # Number of instructions simulated
sim_ops                                       1163804                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          119424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           33472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              152896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       119424                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         119424                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1866                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              523                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2389                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          137783118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           38617669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              176400788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     137783118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         137783118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         137783118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          38617669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             176400788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1866.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4869                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2389                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2389                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  152896                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   152896                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                264                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                281                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                190                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                169                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                129                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                168                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                154                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                116                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               165                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                60                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      866660500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2389                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1663                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      607                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      101                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          559                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     268.593918                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    167.843050                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    279.972281                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           215     38.46%     38.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          140     25.04%     63.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           66     11.81%     75.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           31      5.55%     80.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           30      5.37%     86.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           23      4.11%     90.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      1.97%     92.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           11      1.97%     94.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           32      5.72%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           559                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       119424                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        33472                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 137783118.268342733383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 38617669.268136791885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1866                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          523                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     69594500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     26729750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37296.09                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     51108.51                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      51530500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 96324250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11945000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21569.90                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 40319.90                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        176.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     176.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.38                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.38                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.15                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1821                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.22                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      362771.24                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.22                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2470440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1282710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10745700                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              24694110                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1923360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        127978110                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         43920480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         105641580                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               353690970                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             408.064081                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             807414500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3558500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       14820000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     412561500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    114372750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       40799750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    280641000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1585080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    838695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6311760                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              21929610                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3176640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        171902880                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         99725760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          52182360                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               411741105                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             475.038295                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             810354000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       6065000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       22880000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     173709500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    259705250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       27404750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    376989000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  240964                       # Number of BP lookups
system.cpu.branchPred.condPredicted            240964                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             41256                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                80377                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   60959                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              14683                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           80377                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              38084                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42293                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        15031                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      239818                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      179320                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1476                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           186                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      193286                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           657                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       866753500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1733508                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             166027                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1300116                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      240964                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              99043                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1448907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   83946                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  355                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5246                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    192752                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2638                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1662666                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.503360                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.827979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   362095     21.78%     21.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   101556      6.11%     27.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1199015     72.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1662666                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.139004                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.749991                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   266698                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                161929                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1123485                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 68581                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  41973                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2192543                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                142914                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  41973                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   413155                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   43162                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2011                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1043425                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                118940                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2045249                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 71319                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   101                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  43563                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  46800                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              591                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1857791                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4866426                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3552095                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              5241                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1050245                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   807546                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 42                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             39                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     99441                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               338055                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              240501                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36331                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13378                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1899112                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 965                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1449808                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             84021                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          736272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1272126                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            949                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1662666                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.871978                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.765454                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              607148     36.52%     36.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              661228     39.77%     76.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              394290     23.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1662666                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  454496     80.94%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    337      0.06%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.00%     81.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  76610     13.64%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 30052      5.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9078      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                989929     68.28%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  942      0.06%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    82      0.01%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  812      0.06%     69.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  290      0.02%     69.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 295      0.02%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               260368     17.96%     87.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              186399     12.86%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1177      0.08%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            418      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1449808                       # Type of FU issued
system.cpu.iq.rate                           0.836343                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      561537                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.387318                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5201181                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2630071                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1341203                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6659                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               6740                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2393                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1998870                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3397                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            83128                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       139932                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          584                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          497                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        72721                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           56                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            70                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  41973                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   24556                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4660                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1900077                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             42146                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                338055                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               240501                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                350                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    219                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4171                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            497                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          14972                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        29168                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                44140                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1359040                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                239658                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             90768                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       418934                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   118749                       # Number of branches executed
system.cpu.iew.exec_stores                     179276                       # Number of stores executed
system.cpu.iew.exec_rate                     0.783983                       # Inst execution rate
system.cpu.iew.wb_sent                        1347237                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1343596                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    918577                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1615923                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.775073                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.568453                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          663718                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             41581                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1599960                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.727396                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.871280                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       884814     55.30%     55.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       266488     16.66%     71.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       448658     28.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1599960                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               612636                       # Number of instructions committed
system.cpu.commit.committedOps                1163804                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         365903                       # Number of memory references committed
system.cpu.commit.loads                        198123                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     111689                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2194                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1152553                       # Number of committed integer instructions.
system.cpu.commit.function_calls                40011                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3858      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           791780     68.03%     68.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             895      0.08%     68.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.06%     68.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.02%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.02%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          197613     16.98%     85.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         167416     14.39%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          510      0.04%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          364      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1163804                       # Class of committed instruction
system.cpu.commit.bw_lim_events                448658                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2978824                       # The number of ROB reads
system.cpu.rob.rob_writes                     3717838                       # The number of ROB writes
system.cpu.timesIdled                             831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           70842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      612636                       # Number of Instructions Simulated
system.cpu.committedOps                       1163804                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.829589                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.829589                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.353408                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.353408                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2336455                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1023641                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3158                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1752                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    223262                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   198289                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  631999                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.988370                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              318894                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7962                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.051997                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.988370                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2591434                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2591434                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       145265                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          145265                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       165646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165646                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       310911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           310911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       310911                       # number of overall hits
system.cpu.dcache.overall_hits::total          310911                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9862                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9862                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2161                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        12023                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12023                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        12023                       # number of overall misses
system.cpu.dcache.overall_misses::total         12023                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    143275500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    143275500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     57885500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     57885500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    201161000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    201161000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    201161000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    201161000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       155127                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       155127                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       167807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       322934                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       322934                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       322934                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       322934                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.063574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063574                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012878                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012878                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037231                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037231                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037231                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037231                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14528.036909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14528.036909                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26786.441462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26786.441462                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16731.348249                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16731.348249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16731.348249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16731.348249                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          959                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                77                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.454545                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7182                       # number of writebacks
system.cpu.dcache.writebacks::total              7182                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3976                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3976                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           67                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           67                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4043                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4043                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4043                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4043                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5886                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5886                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2094                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2094                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7980                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7980                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     85723000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     85723000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     55234499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     55234499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    140957499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    140957499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    140957499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    140957499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012479                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012479                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024711                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024711                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024711                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024711                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14563.880394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14563.880394                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26377.506686                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26377.506686                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17663.846992                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17663.846992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17663.846992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17663.846992                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7946                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.848654                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              191999                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3917                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             49.016850                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.848654                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.966501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1545933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1545933                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       188082                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          188082                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       188082                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           188082                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       188082                       # number of overall hits
system.cpu.icache.overall_hits::total          188082                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4670                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4670                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         4670                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4670                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4670                       # number of overall misses
system.cpu.icache.overall_misses::total          4670                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    224374000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    224374000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    224374000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    224374000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    224374000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    224374000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       192752                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       192752                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       192752                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       192752                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       192752                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       192752                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024228                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024228                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024228                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024228                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024228                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024228                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48045.824411                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48045.824411                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48045.824411                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48045.824411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48045.824411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48045.824411                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1540                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.956522                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          752                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          752                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          752                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          752                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          752                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          752                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3918                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3918                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         3918                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3918                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3918                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3918                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    186243000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    186243000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    186243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    186243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    186243000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    186243000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020327                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020327                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020327                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020327                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47535.222052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47535.222052                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47535.222052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47535.222052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47535.222052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47535.222052                       # average overall mshr miss latency
system.cpu.icache.replacements                   3386                       # number of replacements
system.l2bus.snoop_filter.tot_requests          23230                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        11340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          382                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                9799                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          7182                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4154                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                18                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2080                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2080                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           9800                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        11207                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        23878                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   35085                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       249792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       968576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1218368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                33                       # Total snoops (count)
system.l2bus.snoopTraffic                        1536                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              11902                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032684                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.177815                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    11513     96.73%     96.73% # Request fanout histogram
system.l2bus.snoop_fanout::1                      389      3.27%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                11902                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             25979499                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             9818947                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            19907999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1924.168017                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  19037                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2389                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.968606                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1471.873419                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   452.294598                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.359344                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.110423                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.469768                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2385                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2235                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.582275                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               154693                       # Number of tag accesses
system.l2cache.tags.data_accesses              154693                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         7182                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         7182                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1763                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1763                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         2037                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5666                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7703                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            2037                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7429                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                9466                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2037                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7429                       # number of overall hits
system.l2cache.overall_hits::total               9466                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          316                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            316                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1867                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          207                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2074                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1867                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           523                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2390                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1867                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          523                       # number of overall misses
system.l2cache.overall_misses::total             2390                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     33995500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     33995500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    159562500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     17939000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    177501500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    159562500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     51934500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    211497000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    159562500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     51934500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    211497000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         7182                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         7182                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3904                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5873                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         9777                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         3904                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7952                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           11856                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3904                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7952                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          11856                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.151996                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.151996                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.478227                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.035246                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.212131                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.478227                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.065770                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.201586                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.478227                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.065770                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.201586                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 107580.696203                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 107580.696203                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85464.649170                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 86661.835749                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85584.136933                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85464.649170                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 99301.147228                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 88492.468619                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85464.649170                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 99301.147228                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 88492.468619                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          316                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          316                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1867                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          207                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2074                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1867                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          523                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2390                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1867                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          523                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2390                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     33363500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     33363500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    155830500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17525000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    173355500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    155830500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     50888500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    206719000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    155830500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     50888500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    206719000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.151996                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.151996                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.478227                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.035246                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.212131                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.478227                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.065770                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.201586                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.478227                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.065770                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.201586                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 105580.696203                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 105580.696203                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83465.720407                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84661.835749                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83585.101254                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83465.720407                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 97301.147228                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 86493.305439                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83465.720407                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 97301.147228                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 86493.305439                       # average overall mshr miss latency
system.l2cache.replacements                         4                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2393                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                2073                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                316                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               316                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           2073                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4782                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       152896                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2389                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2389    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2389                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1196500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5972500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1925.844456                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2389                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2389                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1473.541377                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   452.303079                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.044969                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.013803                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.058772                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2389                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         2239                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.072906                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                40613                       # Number of tag accesses
system.l3cache.tags.data_accesses               40613                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          316                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            316                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1866                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          207                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         2073                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1866                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           523                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2389                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1866                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          523                       # number of overall misses
system.l3cache.overall_misses::total             2389                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     30519500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     30519500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    139036500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     15662000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    154698500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    139036500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     46181500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    185218000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    139036500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     46181500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    185218000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          316                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          316                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1866                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          207                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         2073                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1866                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          523                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2389                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1866                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          523                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2389                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 96580.696203                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 96580.696203                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74510.450161                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 75661.835749                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74625.422094                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74510.450161                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 88301.147228                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 77529.510255                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74510.450161                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 88301.147228                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 77529.510255                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          316                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          316                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1866                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          207                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         2073                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1866                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          523                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2389                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1866                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          523                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2389                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     29887500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     29887500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    135304500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15248000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    150552500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    135304500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     45135500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    180440000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    135304500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     45135500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    180440000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 94580.696203                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 94580.696203                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72510.450161                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73661.835749                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72625.422094                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72510.450161                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 86301.147228                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 75529.510255                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72510.450161                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 86301.147228                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 75529.510255                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    866753500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2073                       # Transaction distribution
system.membus.trans_dist::ReadExReq               316                       # Transaction distribution
system.membus.trans_dist::ReadExResp              316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2073                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       152896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       152896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  152896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2389                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2389    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2389                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1194500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6473250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
