///////////////////////////////////////////////////////////////
//
//  Copyright (c) 2014 PANGO MICROSYSTEMS, INC
//  ALL RIGHTS REVERVED.
//
//////////////////////////////////////////////////////////////////////////////
//  Description:
//  grid device timing model for PCIE
//  Author:     ccmi
//  Reversion:  1.0  
//  Condition : post simulation V 0.9v 1.05v  T -40c 125c
//  2019/12/10: Initial Version.
//////////////////////////////////////////////////////////////////////////////
library work;

use pg2l_device_timing_ids;

timingspec define_arc of device PCIE
{
timing of (posedge PCLK_DIV2 => PHY_RST_N)
{
  tco_pciecore_pclk_div2_phy_rst_n :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.511,0.921):(0.511,0.921))
        (corner "fast" (0.299,0.540):(0.299,0.540))
      )
    );
};

timing of (posedge PCLK_DIV2 => CORE_RST_N)
{
  tco_pciecore_pclk_div2_core_rst_n :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.775,1.147):(0.775,1.147))
        (corner "fast" (0.442,0.694):(0.442,0.694))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_EXT_TAG_EN)
{
  tco_pciecore_pclk_div2_cfg_ext_tag_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.536,0.821):(0.536,0.821))
        (corner "fast" (0.320,0.494):(0.320,0.494))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_HW_AUTO_SP_DIS)
{
  tco_pciecore_pclk_div2_cfg_hw_auto_sp_dis :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.469,0.617):(0.469,0.617))
        (corner "fast" (0.287,0.420):(0.287,0.420))
      )
    );
};

timing of (posedge PCLK_DIV2 => MAC_PHY_TXSWING)
{
  tco_pciecore_pclk_div2_mac_phy_txswing :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.448,0.578):(0.448,0.578))
        (corner "fast" (0.273,0.378):(0.273,0.378))
      )
    );
};

timing of (posedge PCLK_DIV2 *> MAC_PHY_TXMARGIN[2:0])
{
  tco_pciecore_pclk_div2_mac_phy_txmargin :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.491,0.838):(0.491,0.838))
        (corner "fast" (0.260,0.517):(0.260,0.517))
      )
    );
};

timing of (posedge PCLK_DIV2 *> MAC_PHY_TXDEEMPH[1:0])
{
  tco_pciecore_pclk_div2_mac_phy_txdeemph :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.438,0.591):(0.438,0.591))
        (corner "fast" (0.413,0.267):(0.413,0.267))
      )
    );
};

timing of (posedge PCLK_DIV2 => MAC_PHY_RATE)
{
  tco_pciecore_pclk_div2_mac_phy_rate :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.477,0.691):(0.477,0.691))
        (corner "fast" (0.285,0.457):(0.285,0.457))
      )
    );
};

timing of (posedge PCLK_DIV2 *> MAC_PHY_RXPOLARITY[3:0])
{
  tco_pciecore_pclk_div2_mac_phy_rxpolarity :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.407,0.848):(0.407,0.848))
        (corner "fast" (0.256,0.405):(0.256,0.405))
      )
    );
};

timing of (posedge PCLK_DIV2 *> MAC_PHY_TXCOMPLIANCE[3:0])
{
  tco_pciecore_pclk_div2_mac_phy_txcompliance :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.414,0.969):(0.414,0.969))
        (corner "fast" (0.259,0.434):(0.259,0.434))
      )
    );
};

timing of (posedge PCLK_DIV2 *> MAC_PHY_TXELECIDLE_H[3:0])
{
  tco_pciecore_pclk_div2_mac_phy_txelecidle_h :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.417,0.665):(0.417,0.665))
        (corner "fast" (0.247,0.426):(0.247,0.426))
      )
    );
};

timing of (posedge PCLK_DIV2 *> MAC_PHY_TXELECIDLE_L[3:0])
{
  tco_pciecore_pclk_div2_mac_phy_txelecidle_l :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.423,0.884):(0.423,0.884))
        (corner "fast" (0.244,0.415):(0.244,0.415))
      )
    );
};

timing of (posedge PCLK_DIV2 *> MAC_PHY_TXDETECTRX_LOOPBACK[3:0])
{
  tco_pciecore_pclk_div2_mac_phy_txdetectrx_loopback :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.425,0.713):(0.425,0.713))
        (corner "fast" (0.246,0.465):(0.246,0.465))
      )
    );
};

timing of (posedge PCLK_DIV2 *> MAC_PHY_TXDATAK[15:0])
{
  tco_pciecore_pclk_div2_mac_phy_txdatak :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.395,0.818):(0.395,0.818))
        (corner "fast" (0.249,0.391):(0.249,0.391))
      )
    );
};

timing of (posedge PCLK_DIV2 *> MAC_PHY_TXDATA[127:0])
{
  tco_pciecore_pclk_div2_mac_phy_txdata :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.390,0.848):(0.390,0.848))
        (corner "fast" (0.245,0.432):(0.245,0.432))
      )
    );
};

timing of (posedge PCLK_DIV2 *> MAC_PHY_POWERDOWN[1:0])
{
  tco_pciecore_pclk_div2_mac_phy_powerdown :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.428,0.651):(0.428,0.651))
        (corner "fast" (0.262,0.402):(0.262,0.402))
      )
    );
};

timing of (posedge PCLK_DIV2 *> XADM_CPLD_CDTS[11:0])
{
  tco_pciecore_pclk_div2_xadm_cpld_cdts :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.383,0.529):(0.383,0.529))
        (corner "fast" (0.244,0.370):(0.244,0.370))
      )
    );
};

timing of (posedge PCLK_DIV2 *> XADM_CPLH_CDTS[7:0])
{
  tco_pciecore_pclk_div2_xadm_cplh_cdts :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.383,0.536):(0.383,0.536))
        (corner "fast" (0.244,0.371):(0.244,0.371))
      )
    );
};

timing of (posedge PCLK_DIV2 *> XADM_NPD_CDTS[11:0])
{
  tco_pciecore_pclk_div2_xadm_npd_cdts :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.383,0.532):(0.383,0.532))
        (corner "fast" (0.245,0.364):(0.245,0.364))
      )
    );
};

timing of (posedge PCLK_DIV2 *> XADM_NPH_CDTS[7:0])
{
  tco_pciecore_pclk_div2_xadm_nph_cdts :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.383,0.523):(0.383,0.523))
        (corner "fast" (0.245,0.370):(0.245,0.370))
      )
    );
};

timing of (posedge PCLK_DIV2 *> XADM_PD_CDTS[11:0])
{
  tco_pciecore_pclk_div2_xadm_pd_cdts :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.384,0.571):(0.384,0.571))
        (corner "fast" (0.245,0.377):(0.245,0.377))
      )
    );
};

timing of (posedge PCLK_DIV2 *> XADM_PH_CDTS[7:0])
{
  tco_pciecore_pclk_div2_xadm_ph_cdts :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.389,0.548):(0.389,0.548))
        (corner "fast" (0.241,0.378):(0.241,0.378))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_IDO_CPL_EN)
{
  tco_pciecore_pclk_div2_cfg_ido_cpl_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.414,0.538):(0.414,0.538))
        (corner "fast" (0.253,0.348):(0.253,0.348))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_IDO_REQ_EN)
{
  tco_pciecore_pclk_div2_cfg_ido_req_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.392,0.527):(0.392,0.527))
        (corner "fast" (0.240,0.335):(0.240,0.335))
      )
    );
};

timing of (posedge PCLK_DIV2 *> DEBUG_INFO_MUX[132:0])
{
  tco_pciecore_pclk_div2_debug_info_mux :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.361,1.104):(0.361,1.104))
        (corner "fast" (0.227,0.467):(0.227,0.467))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_PME_MUX)
{
  tco_pciecore_pclk_div2_cfg_pme_mux :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.438,0.772):(0.438,0.772))
        (corner "fast" (0.272,0.443):(0.272,0.443))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_BW_MGT_MUX)
{
  tco_pciecore_pclk_div2_cfg_bw_mgt_mux :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.438,1.054):(0.438,1.054))
        (corner "fast" (0.270,0.457):(0.270,0.457))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_LINK_AUTO_BW_MUX)
{
  tco_pciecore_pclk_div2_cfg_link_auto_bw_mux :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.433,0.743):(0.433,0.743))
        (corner "fast" (0.267,0.453):(0.267,0.453))
      )
    );
};

timing of (posedge PCLK_DIV2 => RADM_QOVERFLOW)
{
  tco_pciecore_pclk_div2_radm_qoverflow :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.498,0.636):(0.498,0.636))
        (corner "fast" (0.302,0.402):(0.302,0.402))
      )
    );
};

timing of (posedge PCLK_DIV2 => RADM_Q_NOT_EMPTY)
{
  tco_pciecore_pclk_div2_radm_q_not_empty :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.480,0.631):(0.480,0.631))
        (corner "fast" (0.290,0.400):(0.290,0.400))
      )
    );
};

timing of (posedge PCLK_DIV2 => RADM_IDLE)
{
  tco_pciecore_pclk_div2_radm_idle :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.511,0.653):(0.511,0.653))
        (corner "fast" (0.269,0.422):(0.269,0.422))
      )
    );
};

timing of (posedge PCLK_DIV2 => RBAR_CTRL_UPDATE)
{
  tco_pciecore_pclk_div2_rbar_ctrl_update :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.633,1.021):(0.633,1.021))
        (corner "fast" (0.369,0.568):(0.369,0.568))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_ATOMIC_EGRESS_BLOCK)
{
  tco_pciecore_pclk_div2_cfg_atomic_egress_block :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.599,0.870):(0.599,0.870))
        (corner "fast" (0.347,0.514):(0.347,0.514))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_ATOMIC_REQ_EN)
{
  tco_pciecore_pclk_div2_cfg_atomic_req_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.631,0.886):(0.631,0.886))
        (corner "fast" (0.368,0.522):(0.368,0.522))
      )
    );
};

timing of (posedge PCLK_DIV2 *> CFG_PBUS_DEV_NUM[4:0])
{
  tco_pciecore_pclk_div2_cfg_pbus_dev_num :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.628,1.009):(0.628,1.009))
        (corner "fast" (0.360,0.583):(0.360,0.583))
      )
    );
};

timing of (posedge PCLK_DIV2 *> CFG_PBUS_NUM[7:0])
{
  tco_pciecore_pclk_div2_cfg_pbus_num :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.580,1.134):(0.580,1.134))
        (corner "fast" (0.335,0.603):(0.335,0.603))
      )
    );
};

timing of (posedge PCLK_DIV2 *> CFG_PF_TPH_ST_MODE[2:0])
{
  tco_pciecore_pclk_div2_cfg_pf_tph_st_mode :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.615,1.024):(0.615,1.024))
        (corner "fast" (0.364,0.570):(0.364,0.570))
      )
    );
};

timing of (posedge PCLK_DIV2 *> CFG_TPH_REQ_EN[1:0])
{
  tco_pciecore_pclk_div2_cfg_tph_req_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.650,1.051):(0.650,1.051))
        (corner "fast" (0.373,0.576):(0.373,0.576))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_RELAX_ORDER_EN)
{
  tco_pciecore_pclk_div2_cfg_relax_order_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.631,1.179):(0.631,1.179))
        (corner "fast" (0.361,0.628):(0.361,0.628))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_CRS_SW_VIS_EN)
{
  tco_pciecore_pclk_div2_cfg_crs_sw_vis_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.634,1.087):(0.634,1.087))
        (corner "fast" (0.364,0.605):(0.364,0.605))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_PM_NO_SOFT_RST)
{
  tco_pciecore_pclk_div2_cfg_pm_no_soft_rst :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.648,1.215):(0.648,1.215))
        (corner "fast" (0.372,0.632):(0.372,0.632))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_MEM_SPACE_EN)
{
  tco_pciecore_pclk_div2_cfg_mem_space_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.589,1.091):(0.589,1.091))
        (corner "fast" (0.338,0.584):(0.338,0.584))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_RCB)
{
  tco_pciecore_pclk_div2_cfg_rcb :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.674,1.226):(0.674,1.226))
        (corner "fast" (0.383,0.645):(0.383,0.645))
      )
    );
};

timing of (posedge PCLK_DIV2 *> CFG_MAX_PAYLOAD_SIZE[2:0])
{
  tco_pciecore_pclk_div2_cfg_max_payload_size :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.644,1.138):(0.644,1.138))
        (corner "fast" (0.370,0.613):(0.370,0.613))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_BUS_MASTER_EN)
{
  tco_pciecore_pclk_div2_cfg_bus_master_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.658,1.160):(0.658,1.160))
        (corner "fast" (0.376,0.618):(0.376,0.618))
      )
    );
};

timing of (posedge PCLK_DIV2 *> CFG_MAX_RD_REQ_SIZE[2:0])
{
  tco_pciecore_pclk_div2_cfg_max_rd_req_size :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.631,1.147):(0.631,1.147))
        (corner "fast" (0.364,0.610):(0.364,0.610))
      )
    );
};

timing of (posedge PCLK_DIV2 *> RADM_TIMEOUT_CPL_LEN[10:0])
{
  tco_pciecore_pclk_div2_radm_timeout_cpl_len :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.403,0.622):(0.403,0.622))
        (corner "fast" (0.251,0.392):(0.251,0.392))
      )
    );
};

timing of (posedge PCLK_DIV2 *> RADM_TIMEOUT_CPL_ATTR[1:0])
{
  tco_pciecore_pclk_div2_radm_timeout_cpl_attr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.426,0.645):(0.426,0.645))
        (corner "fast" (0.262,0.404):(0.262,0.404))
      )
    );
};

timing of (posedge PCLK_DIV2 *> RADM_TIMEOUT_CPL_TAG[7:0])
{
  tco_pciecore_pclk_div2_radm_timeout_cpl_tag :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.404,0.621):(0.404,0.621))
        (corner "fast" (0.253,0.390):(0.253,0.390))
      )
    );
};

timing of (posedge PCLK_DIV2 *> RADM_TIMEOUT_CPL_TC[2:0])
{
  tco_pciecore_pclk_div2_radm_timeout_cpl_tc :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.404,0.578):(0.404,0.578))
        (corner "fast" (0.253,0.371):(0.253,0.371))
      )
    );
};

timing of (posedge PCLK_DIV2 => RADM_CPL_TIMEOUT)
{
  tco_pciecore_pclk_div2_radm_cpl_timeout :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.416,0.545):(0.416,0.545))
        (corner "fast" (0.257,0.357):(0.257,0.357))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_AER_RC_ERR_MUX)
{
  tco_pciecore_pclk_div2_cfg_aer_rc_err_mux :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.439,0.805):(0.439,0.805))
        (corner "fast" (0.269,0.473):(0.269,0.473))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_SYS_ERR_RC)
{
  tco_pciecore_pclk_div2_cfg_sys_err_rc :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.431,1.003):(0.431,1.003))
        (corner "fast" (0.266,0.429):(0.266,0.429))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_SEND_F_ERR_MUX)
{
  tco_pciecore_pclk_div2_cfg_send_f_err_mux :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.446,0.761):(0.446,0.761))
        (corner "fast" (0.248,0.381):(0.248,0.381))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_SEND_NF_ERR_MUX)
{
  tco_pciecore_pclk_div2_cfg_send_nf_err_mux :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.433,0.710):(0.433,0.710))
        (corner "fast" (0.262,0.435):(0.262,0.435))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_SEND_COR_ERR_MUX)
{
  tco_pciecore_pclk_div2_cfg_send_cor_err_mux :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.436,1.163):(0.436,1.163))
        (corner "fast" (0.266,0.473):(0.266,0.473))
      )
    );
};

timing of (posedge PCLK_DIV2 *> PM_SLAVE_STATE[4:0])
{
  tco_pciecore_pclk_div2_pm_slave_state :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.399,0.614):(0.399,0.614))
        (corner "fast" (0.249,0.384):(0.249,0.384))
      )
    );
};

timing of (posedge PCLK_DIV2 *> PM_MASTER_STATE[4:0])
{
  tco_pciecore_pclk_div2_pm_master_state :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.394,0.601):(0.394,0.601))
        (corner "fast" (0.248,0.381):(0.248,0.381))
      )
    );
};

timing of (posedge PCLK_DIV2 => RADM_PM_TO_ACK)
{
  tco_pciecore_pclk_div2_radm_pm_to_ack :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.491,0.636):(0.491,0.636))
        (corner "fast" (0.292,0.393):(0.292,0.393))
      )
    );
};

timing of (posedge PCLK_DIV2 => RADM_PM_PME)
{
  tco_pciecore_pclk_div2_radm_pm_pme :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.392,0.518):(0.392,0.518))
        (corner "fast" (0.246,0.333):(0.246,0.333))
      )
    );
};

timing of (posedge PCLK_DIV2 => WAKE)
{
  tco_pciecore_pclk_div2_wake :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.425,0.624):(0.425,0.624))
        (corner "fast" (0.261,0.368):(0.261,0.368))
     )
    );
};

timing of (posedge PCLK_DIV2 => PM_LINKST_L2_EXIT)
{
  tco_pciecore_pclk_div2_pm_linkst_l2_exit :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.401,0.518):(0.401,0.518))
        (corner "fast" (0.336,0.251):(0.336,0.251))
      )
    );
};

timing of (posedge PCLK_DIV2 => PM_LINKST_IN_L2)
{
  tco_pciecore_pclk_div2_pm_linkst_in_l2 :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.394,0.505):(0.394,0.505))
        (corner "fast" (0.248,0.329):(0.248,0.329))
      )
    );
};

timing of (posedge PCLK_DIV2 => PM_LINKST_IN_L1)
{
  tco_pciecore_pclk_div2_pm_linkst_in_l1 :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.392,0.503):(0.392,0.503))
        (corner "fast" (0.246,0.330):(0.246,0.330))
      )
    );
};

timing of (posedge PCLK_DIV2 => PM_LINKST_IN_L0S)
{
  tco_pciecore_pclk_div2_pm_linkst_in_l0s :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.395,0.507):(0.395,0.507))
        (corner "fast" (0.249,0.334):(0.249,0.334))
      )
    );
};

timing of (posedge PCLK_DIV2 => PM_PME_EN)
{
  tco_pciecore_pclk_div2_pm_pme_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.404,0.534):(0.404,0.534))
        (corner "fast" (0.253,0.338):(0.253,0.338))
      )
    );
};

timing of (posedge PCLK_DIV2 => AUX_PM_EN)
{
  tco_pciecore_pclk_div2_aux_pm_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.457,0.591):(0.457,0.591))
        (corner "fast" (0.277,0.370):(0.277,0.370))
      )
    );
};

timing of (posedge PCLK_DIV2 *> PM_DSTATE[2:0])
{
  tco_pciecore_pclk_div2_pm_dstate :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.410,0.693):(0.410,0.693))
        (corner "fast" (0.255,0.425):(0.255,0.425))
      )
    );
};

timing of (posedge PCLK_DIV2 => PM_STATUS)
{
  tco_pciecore_pclk_div2_pm_status :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.491,0.745):(0.491,0.745))
        (corner "fast" (0.288,0.444):(0.288,0.444))
      )
    );
};

timing of (posedge PCLK_DIV2 => RADM_MSG_UNLOCK)
{
  tco_pciecore_pclk_div2_radm_msg_unlock :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.494,0.764):(0.494,0.764))
        (corner "fast" (0.296,0.442):(0.296,0.442))
      )
    );
};

timing of (posedge PCLK_DIV2 => RADM_PM_TURNOFF)
{
  tco_pciecore_pclk_div2_radm_pm_turnoff :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.480,0.691):(0.480,0.691))
        (corner "fast" (0.280,0.425):(0.280,0.425))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_MSIX_FUNC_MASK)
{
  tco_pciecore_pclk_div2_cfg_msix_func_mask :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.522,0.802):(0.522,0.802))
        (corner "fast" (0.316,0.468):(0.316,0.468))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_MSIX_EN)
{
  tco_pciecore_pclk_div2_cfg_msix_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.545,0.791):(0.545,0.791))
        (corner "fast" (0.329,0.464):(0.329,0.464))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_MSI_EN)
{
  tco_pciecore_pclk_div2_cfg_msi_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.499,0.739):(0.499,0.739))
        (corner "fast" (0.300,0.435):(0.300,0.435))
      )
    );
};

timing of (posedge PCLK_DIV2 => VEN_MSI_GRANT)
{
  tco_pciecore_pclk_div2_ven_msi_grant :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.464,1.287):(0.464,1.287))
        (corner "fast" (0.275,0.460):(0.275,0.460))
      )
    );
};

timing of (posedge PCLK_DIV2 => INTD_GRT_MUX)
{
  tco_pciecore_pclk_div2_intd_grt_mux :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.583,1.023):(0.583,1.023))
        (corner "fast" (0.336,0.573):(0.336,0.573))
      )
    );
};

timing of (posedge PCLK_DIV2 => INTC_GRT_MUX)
{
  tco_pciecore_pclk_div2_intc_grt_mux :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.501,0.792):(0.501,0.792))
        (corner "fast" (0.299,0.460):(0.299,0.460))
      )
    );
};

timing of (posedge PCLK_DIV2 => INTB_GRT_MUX)
{
  tco_pciecore_pclk_div2_intb_grt_mux :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.593,1.111):(0.593,1.111))
        (corner "fast" (0.338,0.587):(0.338,0.587))
      )
    );
};

timing of (posedge PCLK_DIV2 => INTA_GRT_MUX)
{
  tco_pciecore_pclk_div2_inta_grt_mux :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.551,0.959):(0.551,0.959))
        (corner "fast" (0.324,0.510):(0.324,0.510))
      )
    );
};

timing of (posedge PCLK_DIV2 => CFG_INT_DISABLE)
{
  tco_pciecore_pclk_div2_cfg_int_disable :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.468,0.716):(0.468,0.716))
        (corner "fast" (0.272,0.432):(0.272,0.432))
      )
    );
};

timing of (posedge PCLK_DIV2 => SEDO_EN)
{
  tco_pciecore_pclk_div2_sedo_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.467,0.715):(0.467,0.715))
        (corner "fast" (0.283,0.418):(0.283,0.418))
      )
    );
};

timing of (posedge PCLK_DIV2 => SEDO)
{
  tco_pciecore_pclk_div2_sedo :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.472,1.020):(0.472,1.020))
        (corner "fast" (0.288,0.417):(0.288,0.417))
      )
    );
};

timing of (posedge PCLK_DIV2 *> LBC_DBI_DOUT[31:0])
{
  tco_pciecore_pclk_div2_lbc_dbi_dout :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.450,1.550):(0.450,1.550))
        (corner "fast" (0.253,0.558):(0.253,0.558))
      )
    );
};

timing of (posedge PCLK_DIV2 => LBC_DBI_ACK)
{
  tco_pciecore_pclk_div2_lbc_dbi_ack :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.486,0.840):(0.486,0.840))
        (corner "fast" (0.285,0.497):(0.285,0.497))
      )
    );
};

timing of (posedge PCLK_DIV2 => PM_XTLH_BLOCK_TLP)
{
  tco_pciecore_pclk_div2_pm_xtlh_block_tlp :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.438,0.561):(0.438,0.561))
        (corner "fast" (0.368,0.271):(0.368,0.271))
      )
    );
};

timing of (posedge PCLK_DIV2 => AXIS_SLAVE2_TREADY)
{
  tco_pciecore_pclk_div2_axis_slave2_tready :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.461,0.981):(0.461,0.981))
        (corner "fast" (0.276,0.534):(0.276,0.534))
      )
    );
};

timing of (posedge PCLK_DIV2 => AXIS_SLAVE1_TREADY)
{
  tco_pciecore_pclk_div2_axis_slave1_tready :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.524,0.814):(0.524,0.814))
        (corner "fast" (0.306,0.486):(0.306,0.486))
      )
    );
};

timing of (posedge PCLK_DIV2 => AXIS_SLAVE0_TREADY)
{
  tco_pciecore_pclk_div2_axis_slave0_tready :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.525,0.866):(0.525,0.866))
        (corner "fast" (0.309,0.515):(0.309,0.515))
      )
    );
};

timing of (posedge PCLK_DIV2 *> RADM_GRANT_TLP_TYPE[5:0])
{
  tco_pciecore_pclk_div2_radm_grant_tlp_type :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.457,0.872):(0.457,0.872))
        (corner "fast" (0.270,0.484):(0.270,0.484))
      )
    );
};

timing of (posedge PCLK_DIV2 *> AXIS_MASTER_TUSER[7:0])
{
  tco_pciecore_pclk_div2_axis_master_tuser :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.493,1.457):(0.493,1.457))
        (corner "fast" (0.294,0.577):(0.294,0.577))
      )
    );
};

timing of (posedge PCLK_DIV2 => AXIS_MASTER_TLAST)
{
  tco_pciecore_pclk_div2_axis_master_tlast :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.515,0.919):(0.515,0.919))
        (corner "fast" (0.304,0.530):(0.304,0.530))
      )
    );
};

timing of (posedge PCLK_DIV2 *> AXIS_MASTER_TKEEP[3:0])
{
  tco_pciecore_pclk_div2_axis_master_tkeep :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.505,1.509):(0.505,1.509))
        (corner "fast" (0.298,0.562):(0.298,0.562))
      )
    );
};

timing of (posedge PCLK_DIV2 *> AXIS_MASTER_TDATA[127:0])
{
  tco_pciecore_pclk_div2_axis_master_tdata :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.428,1.948):(0.428,1.948))
        (corner "fast" (0.264,0.751):(0.264,0.751))
      )
    );
};

timing of (posedge PCLK_DIV2 => AXIS_MASTER_TVALID)
{
  tco_pciecore_pclk_div2_axis_master_tvalid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.477,0.806):(0.477,0.806))
        (corner "fast" (0.286,0.446):(0.286,0.446))
      )
    );
};

timing of (posedge PCLK_DIV2 *> SMLH_LTSSM_STATE[4:0])
{
  tco_pciecore_pclk_div2_smlh_ltssm_state :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.422,0.698):(0.422,0.698))
        (corner "fast" (0.263,0.413):(0.263,0.413))
      )
    );
};

timing of (posedge PCLK_DIV2 => RDLH_LINK_UP)
{
  tco_pciecore_pclk_div2_rdlh_link_up :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.551,0.846):(0.551,0.846))
        (corner "fast" (0.322,0.491):(0.322,0.491))
      )
    );
};

timing of (posedge PCLK_DIV2 => SMLH_LINK_UP)
{
  tco_pciecore_pclk_div2_smlh_link_up :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.489,0.713):(0.489,0.713))
        (corner "fast" (0.288,0.419):(0.288,0.419))
      )
    );
};

timing of (posedge PCLK_DIV2 => TRAINING_RST_N)
{
  tco_pciecore_pclk_div2_training_rst_n :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.394,0.545):(0.394,0.545))
        (corner "fast" (0.250,0.367):(0.250,0.367))
      )
    );
};

timing of (posedge MEM_CLK => P_HDRQ_WEA)
{
  tco_pciecore_mem_clk_p_hdrq_wea :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.447,0.563):(0.447,0.563))
        (corner "fast" (0.393,0.279):(0.279,0.393))
      )
    );
};

timing of (posedge MEM_CLK => P_HDRQ_ENB)
{
  tco_pciecore_mem_clk_p_hdrq_enb :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.458,0.582):(0.458,0.582))
        (corner "fast" (0.285,0.404):(0.285,0.404))
      )
    );
};

timing of (posedge MEM_CLK => P_HDRQ_ENA)
{
  tco_pciecore_mem_clk_p_hdrq_ena :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.488,0.620):(0.488,0.620))
        (corner "fast" (0.297,0.420):(0.297,0.420))
      )
    );
};

timing of (posedge MEM_CLK *> P_HDRQ_DATAIN[137:0])
{
  tco_pciecore_mem_clk_p_hdrq_datain :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.419,0.836):(0.419,0.836))
        (corner "fast" (0.265,0.507):(0.265,0.507))
      )
    );
};

timing of (posedge MEM_CLK *> P_HDRQ_ADDRB[8:0])
{
  tco_pciecore_mem_clk_p_hdrq_addrb :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.455,0.688):(0.455,0.688))
        (corner "fast" (0.283,0.450):(0.283,0.450))
      )
    );
};

timing of (posedge MEM_CLK *> P_HDRQ_ADDRA[8:0])
{
  tco_pciecore_mem_clk_p_hdrq_addra :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.452,0.773):(0.452,0.773))
        (corner "fast" (0.278,0.474):(0.278,0.474))
      )
    );
};

timing of (posedge MEM_CLK => XDLH_RETRYRAM_EN)
{
  tco_pciecore_mem_clk_xdlh_retryram_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.451,0.583):(0.451,0.583))
        (corner "fast" (0.283,0.411):(0.283,0.411))
      )
    );
};

timing of (posedge MEM_CLK => XDLH_RETRYRAM_WE)
{
  tco_pciecore_mem_clk_xdlh_retryram_we :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.465,0.600):(0.465,0.600))
        (corner "fast" (0.287,0.418):(0.287,0.418))
      )
    );
};

timing of (posedge MEM_CLK *> XDLH_RETRYRAM_DATA[67:0])
{
  tco_pciecore_mem_clk_xdlh_retryram_data :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.468,0.926):(0.468,0.926))
        (corner "fast" (0.266,0.463):(0.266,0.463))
      )
    );
};

timing of (posedge MEM_CLK *> XDLH_RETRYRAM_ADDR[10:0])
{
  tco_pciecore_mem_clk_xdlh_retryram_addr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.468,0.958):(0.468,0.958))
        (corner "fast" (0.288,0.473):(0.288,0.473))
      )
    );
};

timing of (posedge MEM_CLK => P_DATAQ_WEA)
{
  tco_pciecore_mem_clk_p_dataq_wea :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.434,0.733):(0.434,0.733))
        (corner "fast" (0.274,0.385):(0.274,0.385))
      )
    );
};

timing of (posedge MEM_CLK => P_DATAQ_ENB)
{
  tco_pciecore_mem_clk_p_dataq_enb :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.424,0.538):(0.424,0.538))
        (corner "fast" (0.268,0.376):(0.268,0.376))
      )
    );
};

timing of (posedge MEM_CLK => P_DATAQ_ENA)
{
  tco_pciecore_mem_clk_p_dataq_ena :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.478,0.601):(0.478,0.601))
        (corner "fast" (0.294,0.407):(0.294,0.407))
      )
    );
};

timing of (posedge MEM_CLK *> P_DATAQ_DATAIN[65:0])
{
  tco_pciecore_mem_clk_p_dataq_datain :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.420,0.885):(0.420,0.885))
        (corner "fast" (0.267,0.455):(0.267,0.455))
      )
    );
};

timing of (posedge MEM_CLK *> P_DATAQ_ADDRB[9:0])
{
  tco_pciecore_mem_clk_p_dataq_addrb :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.457,0.918):(0.457,0.918))
        (corner "fast" (0.288,0.472):(0.288,0.472))
      )
    );
};

timing of (posedge MEM_CLK *> P_DATAQ_ADDRA[9:0])
{
  tco_pciecore_mem_clk_p_dataq_addra :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.457,1.037):(0.457,1.037))
        (corner "fast" (0.281,0.467):(0.281,0.467))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_RAS_DES_TBA_CTRL[1:0])
{
  tsu_pciecore_pclk_div2_app_ras_des_tba_ctrl :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.193,0.222):(0.193,0.222))
        (corner "fast" (0.014,0.108):(0.014,0.108))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_RAS_DES_SD_HOLD_LTSSM)
{
  tsu_pciecore_pclk_div2_app_ras_des_sd_hold_ltssm :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.176,0.206):(0.176,0.206))
        (corner "fast" (0.005,0.099):(0.005,0.099))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : RAM_TEST_EN)
{
  tsu_pciecore_pclk_div2_ram_test_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.132,0.152):(0.132,0.152))
        (corner "fast" (-0.002,0.070):(-0.002,0.070))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : PHY_MAC_RXSTATUS[11:0])
{
  tsu_pciecore_pclk_div2_phy_mac_rxstatus :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.231,0.425):(0.231,0.425))
        (corner "fast" (0.036,0.128):(0.036,0.128))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : PHY_MAC_RXVALID[3:0])
{
  tsu_pciecore_pclk_div2_phy_mac_rxvalid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.217,0.243):(0.217,0.243))
        (corner "fast" (0.023,0.123):(0.023,0.123))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : PHY_MAC_RXDATAK[15:0])
{
  tsu_pciecore_pclk_div2_phy_mac_rxdatak :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.274,0.292):(0.274,0.292))
        (corner "fast" (0.058,0.152):(0.058,0.152))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : PHY_MAC_RXDATA[127:0])
{
  tsu_pciecore_pclk_div2_phy_mac_rxdata :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.273,0.484):(0.273,0.484))
        (corner "fast" (0.055,0.150):(0.055,0.150))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : PHY_MAC_PHYSTATUS[3:0])
{
  tsu_pciecore_pclk_div2_phy_mac_phystatus :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.396,0.467):(0.396,0.467))
        (corner "fast" (0.088,0.242):(0.088,0.242))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : DIAG_CTRL_BUS[1:0])
{
  tsu_pciecore_pclk_div2_diag_ctrl_bus :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.178,0.207):(0.178,0.207))
        (corner "fast" (0.005,0.100):(0.005,0.100))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_INIT_RST)
{
  tsu_pciecore_pclk_div2_app_init_rst :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.142,0.287):(0.142,0.287))
        (corner "fast" (0.002,0.075):(0.002,0.075))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_ERR_ADVISORY)
{
  tsu_pciecore_pclk_div2_app_err_advisory :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.152,0.181):(0.152,0.181))
        (corner "fast" (-0.001,0.084):(-0.001,0.084))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_ERR_BUS[12:0])
{
  tsu_pciecore_pclk_div2_app_err_bus :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.220,0.257):(0.220,0.257))
        (corner "fast" (0.023,0.124):(0.023,0.124))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_HDR_LOG[127:0])
{
  tsu_pciecore_pclk_div2_app_hdr_log :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.280,0.323):(0.280,0.323))
        (corner "fast" (0.141,0.202):(0.141,0.202))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_HDR_VALID)
{
  tsu_pciecore_pclk_div2_app_hdr_valid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.155,0.193):(0.155,0.193))
        (corner "fast" (0.003,0.090):(0.003,0.090))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : SYS_AUX_PWR_DET)
{
  tsu_pciecore_pclk_div2_sys_aux_pwr_det :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.094,0.113):(0.094,0.113))
        (corner "fast" (-0.020,0.047):(-0.020,0.047))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_CLK_PM_EN)
{
  tsu_pciecore_pclk_div2_app_clk_pm_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.123,0.147):(0.123,0.147))
        (corner "fast" (-0.006,0.067):(-0.006,0.067))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APPS_PM_XMT_PME)
{
  tsu_pciecore_pclk_div2_apps_pm_xmt_pme :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.089,0.108):(0.089,0.108))
        (corner "fast" (-0.021,0.044):(-0.021,0.044))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_UNLOCK_MSG)
{
  tsu_pciecore_pclk_div2_app_unlock_msg :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.116,0.145):(0.116,0.145))
        (corner "fast" (-0.006,0.066):(-0.006,0.066))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APPS_PM_XMT_TURNOFF)
{
  tsu_pciecore_pclk_div2_apps_pm_xmt_turnoff :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.091,0.112):(0.091,0.112))
        (corner "fast" (-0.019,0.046):(-0.019,0.046))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_XFER_PENDING)
{
  tsu_pciecore_pclk_div2_app_xfer_pending :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.097,0.116):(0.097,0.116))
        (corner "fast" (-0.017,0.049):(-0.017,0.049))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_REQ_EXIT_L1)
{
  tsu_pciecore_pclk_div2_app_req_exit_l1 :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.140,0.158):(0.140,0.158))
        (corner "fast" (0.002,0.075):(0.002,0.075))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_READY_ENTR_L23)
{
  tsu_pciecore_pclk_div2_app_ready_entr_l23 :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.091,0.110):(0.091,0.110))
        (corner "fast" (-0.020,0.046):(-0.020,0.046))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_REQ_ENTR_L1)
{
  tsu_pciecore_pclk_div2_app_req_entr_l1 :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.148,0.167):(0.148,0.167))
        (corner "fast" (0.005,0.080):(0.005,0.080))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : OUTBAND_PWRUP_CMD)
{
  tsu_pciecore_pclk_div2_outband_pwrup_cmd :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.135,0.152):(0.135,0.152))
        (corner "fast" (-0.001,0.071):(-0.001,0.071))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : MSIX_DATA[31:0])
{
  tsu_pciecore_pclk_div2_msix_data :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.200,0.253):(0.200,0.253))
        (corner "fast" (0.033,0.129):(0.033,0.129))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : MSIX_ADDR[63:0])
{
  tsu_pciecore_pclk_div2_msix_addr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.188,0.253):(0.188,0.253))
        (corner "fast" (0.046,0.134):(0.046,0.134))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : CFG_MSI_PENDING[31:0])
{
  tsu_pciecore_pclk_div2_cfg_msi_pending :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.223,0.267):(0.223,0.267))
        (corner "fast" (0.032,0.134):(0.032,0.134))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : VEN_MSI_VECTOR[4:0])
{
  tsu_pciecore_pclk_div2_ven_msi_vector :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.149,0.211):(0.149,0.211))
        (corner "fast" (0.018,0.112):(0.018,0.112))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : VEN_MSI_TC[2:0])
{
  tsu_pciecore_pclk_div2_ven_msi_tc :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.131,0.187):(0.131,0.187))
        (corner "fast" (0.018,0.091):(0.018,0.091))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : VEN_MSI_REQ)
{
  tsu_pciecore_pclk_div2_ven_msi_req :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.448,0.511):(0.448,0.511))
        (corner "fast" (0.145,0.280):(0.145,0.280))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : SYS_INT)
{
  tsu_pciecore_pclk_div2_sys_int :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.227,0.269):(0.227,0.269))
        (corner "fast" (0.039,0.142):(0.039,0.142))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : SEDI_ACK)
{
  tsu_pciecore_pclk_div2_sedi_ack :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.065,0.101):(0.065,0.101))
        (corner "fast" (-0.025,0.038):(-0.025,0.038))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : SEDI)
{
  tsu_pciecore_pclk_div2_sedi :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.114,0.150):(0.114,0.150))
        (corner "fast" (0.004,0.069):(0.004,0.069))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_DBI_RO_WR_DISABLE)
{
  tsu_pciecore_pclk_div2_app_dbi_ro_wr_disable :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.084,0.105):(0.084,0.105))
        (corner "fast" (-0.020,0.044):(-0.020,0.044))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : DBI_WR[3:0])
{
  tsu_pciecore_pclk_div2_dbi_wr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.168,0.223):(0.168,0.223))
        (corner "fast" (0.023,0.111):(0.023,0.111))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : DBI_CS2)
{
  tsu_pciecore_pclk_div2_dbi_cs2 :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.260,0.315):(0.260,0.315))
        (corner "fast" (0.057,0.357):(0.057,0.357))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : DBI_CS)
{
  tsu_pciecore_pclk_div2_dbi_cs :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.364,0.425):(0.364,0.425))
        (corner "fast" (0.106,0.230):(0.106,0.230))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : DBI_DIN[31:0])
{
  tsu_pciecore_pclk_div2_dbi_din :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.136,0.313):(0.136,0.313))
        (corner "fast" (0.014,0.096):(0.014,0.096))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : DBI_ADDR[31:0])
{
  tsu_pciecore_pclk_div2_dbi_addr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.152,0.205):(0.152,0.205))
        (corner "fast" (0.029,0.112):(0.029,0.112))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : AXIS_SLAVE2_TUSER)
{
  tsu_pciecore_pclk_div2_axis_slave2_tuser :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.167,0.216):(0.167,0.216))
        (corner "fast" (-0.003,0.101):(-0.003,0.101))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : AXIS_SLAVE2_TLAST)
{
  tsu_pciecore_pclk_div2_axis_slave2_tlast :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.172,0.206):(0.172,0.206))
        (corner "fast" (0.003,0.099):(0.003,0.099))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : AXIS_SLAVE2_TDATA[127:0])
{
  tsu_pciecore_pclk_div2_axis_slave2_tdata :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.300,0.601):(0.300,0.601))
        (corner "fast" (0.069,0.195):(0.069,0.195))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : AXIS_SLAVE2_TVALID)
{
  tsu_pciecore_pclk_div2_axis_slave2_tvalid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.826,0.940):(0.826,0.940))
        (corner "fast" (0.298,0.507):(0.298,0.507))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : AXIS_SLAVE1_TUSER)
{
  tsu_pciecore_pclk_div2_axis_slave1_tuser :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.043,0.070):(0.043,0.070))
        (corner "fast" (-0.019,0.030):(-0.019,0.030))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : AXIS_SLAVE1_TLAST)
{
  tsu_pciecore_pclk_div2_axis_slave1_tlast :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.103,0.134):(0.103,0.134))
        (corner "fast" (-0.005,0.062):(-0.005,0.062))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : AXIS_SLAVE1_TDATA[127:0])
{
  tsu_pciecore_pclk_div2_axis_slave1_tdata :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.245,0.485):(0.245,0.485))
        (corner "fast" (0.060,0.161):(0.060,0.161))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : AXIS_SLAVE1_TVALID)
{
  tsu_pciecore_pclk_div2_axis_slave1_tvalid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.766,0.860):(0.766,0.860))
        (corner "fast" (0.287,0.468):(0.287,0.468))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : AXIS_SLAVE0_TUSER)
{
  tsu_pciecore_pclk_div2_axis_slave0_tuser :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.111,0.158):(0.111,0.158))
        (corner "fast" (-0.005,0.071):(-0.005,0.071))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : AXIS_SLAVE0_TLAST)
{
  tsu_pciecore_pclk_div2_axis_slave0_tlast :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.022,0.041):(0.022,0.041))
        (corner "fast" (-0.022,0.015):(-0.022,0.015))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : AXIS_SLAVE0_TDATA[127:0])
{
  tsu_pciecore_pclk_div2_axis_slave0_tdata :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.298,0.394):(0.298,0.394))
        (corner "fast" (0.065,0.202):(0.065,0.202))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : AXIS_SLAVE0_TVALID)
{
  tsu_pciecore_pclk_div2_axis_slave0_tvalid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.671,0.749):(0.671,0.749))
        (corner "fast" (0.244,0.407):(0.244,0.407))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : TRGT1_RADM_PKT_HALT[2:0])
{
  tsu_pciecore_pclk_div2_trgt1_radm_pkt_halt :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.167,0.190):(0.167,0.190))
        (corner "fast" (0.025,0.106):(0.025,0.106))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : AXIS_MASTER_TREADY)
{
  tsu_pciecore_pclk_div2_axis_master_tready :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.702,0.789):(0.702,0.789))
        (corner "fast" (0.304,0.461):(0.304,0.461))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_REQ_RETRY_EN)
{
  tsu_pciecore_pclk_div2_app_req_retry_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.168,0.199):(0.168,0.199))
        (corner "fast" (0.013,0.096):(0.013,0.096))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : APP_LTSSM_ENABLE)
{
  tsu_pciecore_pclk_div2_app_ltssm_enable :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.096,0.115):(0.096,0.115))
        (corner "fast" (-0.017,0.048):(-0.017,0.048))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : TX_LANE_FLIP_EN)
{
  tsu_pciecore_pclk_div2_tx_lane_flip_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.095,0.115):(0.095,0.115))
        (corner "fast" (-0.018,0.049):(-0.018,0.049))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : RX_LANE_FLIP_EN)
{
  tsu_pciecore_pclk_div2_rx_lane_flip_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.129,0.145):(0.129,0.145))
        (corner "fast" (-0.004,0.067):(-0.004,0.067))
      )
    );
};

SETUP timing of (posedge PCLK_DIV2 : DEVICE_TYPE[1:0])
{
  tsu_pciecore_pclk_div2_device_type :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.149,0.184):(0.149,0.184))
        (corner "fast" (0.008,0.089):(0.008,0.089))
      )
    );
};

SETUP timing of (posedge MEM_CLK : P_HDRQ_DATAOUT[137:0])
{
  tsu_pciecore_mem_clk_p_hdrq_dataout :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.362,0.448):(0.362,0.448))
        (corner "fast" (0.092,0.227):(0.092,0.227))
      )
    );
};

SETUP timing of (posedge MEM_CLK : RETRYRAM_XDLH_DATA[67:0])
{
  tsu_pciecore_mem_clk_retryram_xdlh_data :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.353,0.612):(0.353,0.612))
        (corner "fast" (0.081,0.198):(0.081,0.198))
      )
    );
};

SETUP timing of (posedge MEM_CLK : P_DATAQ_DATAOUT[65:0])
{
  tsu_pciecore_mem_clk_p_dataq_dataout :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.356,0.641):(0.356,0.641))
        (corner "fast" (0.081,0.214):(0.081,0.214))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_RAS_DES_TBA_CTRL[1:0])
{
  thd_pciecore_pclk_div2_app_ras_des_tba_ctrl :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.079,0.016):(-0.079,0.016))
        (corner "fast" (-0.008,0.053):(-0.008,0.053))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_RAS_DES_SD_HOLD_LTSSM)
{
  thd_pciecore_pclk_div2_app_ras_des_sd_hold_ltssm :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.071,0.023):(-0.071,0.023))
        (corner "fast" (-0.005,0.060):(-0.005,0.060))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : RAM_TEST_EN)
{
  thd_pciecore_pclk_div2_ram_test_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.014,0.046):(-0.014,0.046))
        (corner "fast" (0.015,0.066):(0.015,0.066))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : PHY_MAC_RXSTATUS[11:0])
{
  thd_pciecore_pclk_div2_phy_mac_rxstatus :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.034,0.038):(-0.034,0.038))
        (corner "fast" (0.006,0.061):(0.006,0.061))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : PHY_MAC_RXVALID[3:0])
{
  thd_pciecore_pclk_div2_phy_mac_rxvalid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.013,0.064):(-0.013,0.064))
        (corner "fast" (0.024,0.089):(0.024,0.089))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : PHY_MAC_RXDATAK[15:0])
{
  thd_pciecore_pclk_div2_phy_mac_rxdatak :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.026,0.042):(-0.026,0.042))
        (corner "fast" (0.009,0.063):(0.009,0.063))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : PHY_MAC_RXDATA[127:0])
{
  thd_pciecore_pclk_div2_phy_mac_rxdata :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.004,0.054):(-0.004,0.054))
        (corner "fast" (0.016,0.069):(0.016,0.069))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : PHY_MAC_PHYSTATUS[3:0])
{
  thd_pciecore_pclk_div2_phy_mac_phystatus :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.033,0.095):(0.033,0.095))
        (corner "fast" (0.047,0.100):(0.047,0.100))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : DIAG_CTRL_BUS[1:0])
{
  thd_pciecore_pclk_div2_diag_ctrl_bus :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.043,0.037):(-0.043,0.037))
        (corner "fast" (0.005,0.063):(0.005,0.063))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_INIT_RST)
{
  thd_pciecore_pclk_div2_app_init_rst :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.027,0.038):(-0.027,0.038))
        (corner "fast" (0.010,0.061):(0.010,0.061))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_ERR_ADVISORY)
{
  thd_pciecore_pclk_div2_app_err_advisory :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.049,0.033):(-0.049,0.033))
        (corner "fast" (0.002,0.060):(0.002,0.060))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_ERR_BUS[12:0])
{
  thd_pciecore_pclk_div2_app_err_bus :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.043,0.038):(-0.043,0.038))
        (corner "fast" (0.005,0.063):(0.005,0.063))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_HDR_LOG[127:0])
{
  thd_pciecore_pclk_div2_app_hdr_log :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.058,0.112):(0.058,0.112))
        (corner "fast" (0.048,0.111):(0.048,0.111))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_HDR_VALID)
{
  thd_pciecore_pclk_div2_app_hdr_valid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.040,0.041):(-0.040,0.041))
        (corner "fast" (0.010,0.070):(0.010,0.070))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : SYS_AUX_PWR_DET)
{
  thd_pciecore_pclk_div2_sys_aux_pwr_det :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.014,0.066):(0.014,0.066))
        (corner "fast" (0.025,0.076):(0.025,0.076))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_CLK_PM_EN)
{
  thd_pciecore_pclk_div2_app_clk_pm_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.012,0.051):(-0.012,0.051))
        (corner "fast" (0.016,0.067):(0.016,0.067))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APPS_PM_XMT_PME)
{
  thd_pciecore_pclk_div2_apps_pm_xmt_pme :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.021,0.071):(0.021,0.071))
        (corner "fast" (0.028,0.081):(0.028,0.081))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_UNLOCK_MSG)
{
  thd_pciecore_pclk_div2_app_unlock_msg :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.018,0.072):(0.018,0.072))
        (corner "fast" (0.029,0.083):(0.029,0.083))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APPS_PM_XMT_TURNOFF)
{
  thd_pciecore_pclk_div2_apps_pm_xmt_turnoff :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.018,0.068):(0.018,0.068))
        (corner "fast" (0.025,0.077):(0.025,0.077))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_XFER_PENDING)
{
  thd_pciecore_pclk_div2_app_xfer_pending :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.009,0.063):(0.009,0.063))
        (corner "fast" (0.023,0.075):(0.023,0.075))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_REQ_EXIT_L1)
{
  thd_pciecore_pclk_div2_app_req_exit_l1 :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.027,0.034):(-0.027,0.034))
        (corner "fast" (0.008,0.056):(0.008,0.056))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_READY_ENTR_L23)
{
  thd_pciecore_pclk_div2_app_ready_entr_l23 :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.019,0.070):(0.019,0.070))
        (corner "fast" (0.027,0.080):(0.027,0.080))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_REQ_ENTR_L1)
{
  thd_pciecore_pclk_div2_app_req_entr_l1 :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.036,0.030):(-0.036,0.030))
        (corner "fast" (0.005,0.054):(0.005,0.054))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : OUTBAND_PWRUP_CMD)
{
  thd_pciecore_pclk_div2_outband_pwrup_cmd :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.026,0.035):(-0.026,0.035))
        (corner "fast" (0.008,0.057):(0.008,0.057))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : MSIX_DATA[31:0])
{
  thd_pciecore_pclk_div2_msix_data :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.070,0.105):(0.070,0.105))
        (corner "fast" (0.045,0.102):(0.045,0.102))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : MSIX_ADDR[63:0])
{
  thd_pciecore_pclk_div2_msix_addr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.105,0.121):(0.105,0.121))
        (corner "fast" (0.051,0.106):(0.051,0.106))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : CFG_MSI_PENDING[31:0])
{
  thd_pciecore_pclk_div2_cfg_msi_pending :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.049,0.103):(0.049,0.103))
        (corner "fast" (0.042,0.105):(0.042,0.105))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : VEN_MSI_VECTOR[4:0])
{
  thd_pciecore_pclk_div2_ven_msi_vector :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.090,0.115):(0.090,0.115))
        (corner "fast" (0.049,0.105):(0.049,0.105))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : VEN_MSI_TC[2:0])
{
  thd_pciecore_pclk_div2_ven_msi_tc :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.092,0.119):(0.092,0.119))
        (corner "fast" (0.048,0.104):(0.048,0.104))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : VEN_MSI_REQ)
{
  thd_pciecore_pclk_div2_ven_msi_req :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.047,0.041):(-0.047,0.041))
        (corner "fast" (0.017,0.063):(0.017,0.063))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : SYS_INT)
{
  thd_pciecore_pclk_div2_sys_int :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.015,0.075):(0.015,0.075))
        (corner "fast" (0.033,0.092):(0.033,0.092))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : SEDI_ACK)
{
  thd_pciecore_pclk_div2_sedi_ack :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.017,0.065):(0.017,0.065))
        (corner "fast" (0.021,0.067):(0.021,0.067))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : SEDI)
{
  thd_pciecore_pclk_div2_sedi :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.020,0.067):(0.020,0.067))
        (corner "fast" (0.021,0.069):(0.021,0.069))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_DBI_RO_WR_DISABLE)
{
  thd_pciecore_pclk_div2_app_dbi_ro_wr_disable :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.037,0.076):(0.037,0.076))
        (corner "fast" (0.028,0.080):(0.028,0.080))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : DBI_WR[3:0])
{
  thd_pciecore_pclk_div2_dbi_wr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.071,0.107):(0.071,0.107))
        (corner "fast" (0.043,0.097):(0.043,0.097))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : DBI_CS2)
{
  thd_pciecore_pclk_div2_dbi_cs2 :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.025,0.045):(-0.025,0.045))
        (corner "fast" (0.017,0.066):(0.017,0.066))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : DBI_CS)
{
  thd_pciecore_pclk_div2_dbi_cs :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.076,0.018):(-0.076,0.018))
        (corner "fast" (0.003,0.053):(0.003,0.053))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : DBI_DIN[31:0])
{
  thd_pciecore_pclk_div2_dbi_din :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.092,0.119):(0.092,0.119))
        (corner "fast" (0.050,0.103):(0.050,0.103))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : DBI_ADDR[31:0])
{
  thd_pciecore_pclk_div2_dbi_addr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.099,0.121):(0.099,0.121))
        (corner "fast" (0.051,0.106):(0.051,0.106))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : AXIS_SLAVE2_TUSER)
{
  thd_pciecore_pclk_div2_axis_slave2_tuser :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.095,0.037):(-0.095,0.037))
        (corner "fast" (0.009,0.083):(0.009,0.083))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : AXIS_SLAVE2_TLAST)
{
  thd_pciecore_pclk_div2_axis_slave2_tlast :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.126,-0.014):(-0.126,-0.014))
        (corner "fast" (-0.019,0.043):(-0.019,0.043))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : AXIS_SLAVE2_TDATA[127:0])
{
  thd_pciecore_pclk_div2_axis_slave2_tdata :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.029,0.096):(0.029,0.096))
        (corner "fast" (0.035,0.101):(0.035,0.101))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : AXIS_SLAVE2_TVALID)
{
  thd_pciecore_pclk_div2_axis_slave2_tvalid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.192,-0.025):(-0.192,-0.025))
        (corner "fast" (-0.013,0.043):(-0.013,0.043))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : AXIS_SLAVE1_TUSER)
{
  thd_pciecore_pclk_div2_axis_slave1_tuser :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.091,0.112):(0.091,0.112))
        (corner "fast" (0.051,0.099):(0.051,0.099))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : AXIS_SLAVE1_TLAST)
{
  thd_pciecore_pclk_div2_axis_slave1_tlast :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.012,0.071):(0.012,0.071))
        (corner "fast" (0.030,0.081):(0.030,0.081))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : AXIS_SLAVE1_TDATA[127:0])
{
  thd_pciecore_pclk_div2_axis_slave1_tdata :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.108,0.124):(0.108,0.124))
        (corner "fast" (0.060,0.107):(0.060,0.107))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : AXIS_SLAVE1_TVALID)
{
  thd_pciecore_pclk_div2_axis_slave1_tvalid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.153,-0.036):(-0.153,-0.036))
        (corner "fast" (-0.024,0.014):(-0.024,0.014))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : AXIS_SLAVE0_TUSER)
{
  thd_pciecore_pclk_div2_axis_slave0_tuser :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.015,0.086):(0.015,0.086))
        (corner "fast" (0.033,0.094):(0.033,0.094))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : AXIS_SLAVE0_TLAST)
{
  thd_pciecore_pclk_div2_axis_slave0_tlast :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.084,0.096):(0.084,0.096))
        (corner "fast" (0.043,0.081):(0.043,0.081))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : AXIS_SLAVE0_TDATA[127:0])
{
  thd_pciecore_pclk_div2_axis_slave0_tdata :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.090,0.120):(0.090,0.120))
        (corner "fast" (0.055,0.107):(0.055,0.107))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : AXIS_SLAVE0_TVALID)
{
  thd_pciecore_pclk_div2_axis_slave0_tvalid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.114,0.013):(-0.114,0.013))
        (corner "fast" (0.004,0.058):(0.004,0.058))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : TRGT1_RADM_PKT_HALT[2:0])
{
  thd_pciecore_pclk_div2_trgt1_radm_pkt_halt :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.062,0.103):(0.062,0.103))
        (corner "fast" (0.049,0.101):(0.049,0.101))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : AXIS_MASTER_TREADY)
{
  thd_pciecore_pclk_div2_axis_master_tready :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.153,-0.032):(-0.153,-0.032))
        (corner "fast" (-0.017,0.021):(-0.017,0.021))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_REQ_RETRY_EN)
{
  thd_pciecore_pclk_div2_app_req_retry_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.031,0.041):(-0.031,0.041))
        (corner "fast" (0.014,0.068):(0.014,0.068))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : APP_LTSSM_ENABLE)
{
  thd_pciecore_pclk_div2_app_ltssm_enable :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.015,0.066):(0.015,0.066))
        (corner "fast" (0.024,0.076):(0.024,0.076))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : TX_LANE_FLIP_EN)
{
  thd_pciecore_pclk_div2_tx_lane_flip_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.013,0.065):(0.013,0.065))
        (corner "fast" (0.024,0.075):(0.024,0.075))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : RX_LANE_FLIP_EN)
{
  thd_pciecore_pclk_div2_rx_lane_flip_en :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.018,0.041):(-0.018,0.041))
        (corner "fast" (0.012,0.060):(0.012,0.060))
      )
    );
};

HOLD timing of (posedge PCLK_DIV2 : DEVICE_TYPE[1:0])
{
  thd_pciecore_pclk_div2_device_type :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.018,0.071):(0.018,0.071))
        (corner "fast" (0.029,0.081):(0.029,0.081))
      )
    );
};

HOLD timing of (posedge MEM_CLK : P_HDRQ_DATAOUT[137:0])
{
  thd_pciecore_mem_clk_p_hdrq_dataout :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.019,0.091):(0.019,0.091))
        (corner "fast" (0.033,0.099):(0.033,0.099))
      )
    );
};

HOLD timing of (posedge MEM_CLK : RETRYRAM_XDLH_DATA[67:0])
{
  thd_pciecore_mem_clk_retryram_xdlh_data :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.086,0.023):(-0.086,0.023))
        (corner "fast" (-0.011,0.085):(-0.011,0.085))
      )
    );
};

HOLD timing of (posedge MEM_CLK : P_DATAQ_DATAOUT[65:0])
{
  thd_pciecore_mem_clk_p_dataq_dataout :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.071,0.036):(-0.071,0.036))
        (corner "fast" (0.009,0.080):(0.009,0.080))
      )
    );
};

};

