--------------------------------------------------------------------------------
Release 12.4 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/usr/local/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf
-ucf TP1.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
switches<0> |    0.218(R)|    1.086(R)|clk_BUFGP         |   0.000|
switches<1> |    0.062(R)|    1.211(R)|clk_BUFGP         |   0.000|
switches<2> |   -0.192(R)|    1.413(R)|clk_BUFGP         |   0.000|
switches<3> |   -0.240(R)|    1.451(R)|clk_BUFGP         |   0.000|
switches<4> |    0.084(R)|    1.188(R)|clk_BUFGP         |   0.000|
switches<5> |   -0.461(R)|    1.624(R)|clk_BUFGP         |   0.000|
switches<6> |   -0.483(R)|    1.671(R)|clk_BUFGP         |   0.000|
switches<7> |    0.688(R)|    0.733(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sevenseg<0> |   15.002(R)|clk_BUFGP         |   0.000|
sevenseg<1> |   14.661(R)|clk_BUFGP         |   0.000|
sevenseg<2> |   15.731(R)|clk_BUFGP         |   0.000|
sevenseg<3> |   15.801(R)|clk_BUFGP         |   0.000|
sevenseg<4> |   15.262(R)|clk_BUFGP         |   0.000|
sevenseg<5> |   15.588(R)|clk_BUFGP         |   0.000|
sevenseg<6> |   14.207(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.271|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec 16 11:30:50 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 106 MB



