#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 11 16:39:10 2021
# Process ID: 12864
# Current directory: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9440 C:\Users\dimit\Documents\Cours ENSEIRB\Verification_tests_materiels\EN224-Test-et-verification\2_Hardware\Etape_5\etape_5\etape_1.xpr
# Log file: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/vivado.log
# Journal file: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5'
INFO: [Project 1-313] Project file moved from 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_4/etape_4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PGCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PGCD_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PGCD'
ERROR: [VRFC 10-3763] type error near 'nb_cycle_horloge' ; expected type 'unresolved_unsigned' [C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd:176]
ERROR: [VRFC 10-3340] formal 'arg' has no actual or default value [C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd:176]
ERROR: [VRFC 10-3464] indexed name prefix type 'integer' is not an array type [C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd:176]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd:50]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PGCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PGCD_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PGCD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PGCD_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.sim/sim_1/behav/xsim'
"xelab -wto 2c9d428f53e6492a90d8e8574e59f29d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PGCD_tb_behav xil_defaultlib.PGCD_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2c9d428f53e6492a90d8e8574e59f29d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PGCD_tb_behav xil_defaultlib.PGCD_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.PGCD [pgcd_default]
Compiling architecture bench of entity xil_defaultlib.pgcd_tb
Built simulation snapshot PGCD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PGCD_tb_behav -key {Behavioral:sim_1:Functional:PGCD_tb} -tclbatch {PGCD_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source PGCD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: File ../../../../../data_a.txt is not open. Cannot call endfile on it
Time: 80 ns  Iteration: 0  Process: /PGCD_tb/stimulus
  File: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sim_1/new/PGCD_tb.vhd

HDL Line: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sim_1/new/PGCD_tb.vhd:103
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PGCD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 831.629 ; gain = 31.934
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PGCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PGCD_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.sim/sim_1/behav/xsim'
"xelab -wto 2c9d428f53e6492a90d8e8574e59f29d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PGCD_tb_behav xil_defaultlib.PGCD_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2c9d428f53e6492a90d8e8574e59f29d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PGCD_tb_behav xil_defaultlib.PGCD_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Note: nb_cycle_horloge : 12
Time: 215 ns  Iteration: 0  Process: /PGCD_tb/uut/cal_output  File: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd
Note: nb_cycle_horloge : 18
Time: 415 ns  Iteration: 0  Process: /PGCD_tb/uut/cal_output  File: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd
Error: Reste différent de 0 entre A et Copy_A
Time: 415 ns  Iteration: 0  Process: /PGCD_tb/uut/cal_output  File: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd
Error: Reste différent de 0 entre B et Copy_B
Time: 415 ns  Iteration: 0  Process: /PGCD_tb/uut/cal_output  File: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd
Note: nb_cycle_horloge : 12
Time: 555 ns  Iteration: 0  Process: /PGCD_tb/uut/cal_output  File: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd
Note: nb_cycle_horloge : 16
Time: 735 ns  Iteration: 0  Process: /PGCD_tb/uut/cal_output  File: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd
Note: nb_cycle_horloge : 14
Time: 895 ns  Iteration: 0  Process: /PGCD_tb/uut/cal_output  File: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd
Error: Reste différent de 0 entre A et Copy_A
Time: 895 ns  Iteration: 0  Process: /PGCD_tb/uut/cal_output  File: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd
Error: Reste différent de 0 entre B et Copy_B
Time: 895 ns  Iteration: 0  Process: /PGCD_tb/uut/cal_output  File: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5/etape_1.srcs/sources_1/new/PGCD.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 11 17:04:36 2021...
