Quartus Prime Archive log --	/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/dse/dse1/DE4Gen2x8If128.qarlog

Archive:	/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/dse/dse1/DE4Gen2x8If128.qar
Date:		Tue Jul 24 20:35:37 2018
Quartus Prime		17.1.0 Build 590 10/25/2017 SJ Standard Edition

	=========== Files Selected: ===========
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.qip
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8_bb.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.ppf
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.qip
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O_bb.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.html
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.ppf
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.ppx
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.qip
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.tcl
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_bb.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.vo
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/PCIeGen2x8If128_example.sdc
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/PCIeGen2x8If128_example_chaining_pipen1b.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/PCIeGen2x8If128_example_chaining_top.qpf
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/PCIeGen2x8If128_example_chaining_top.qsf
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/PCIeGen2x8If128_example_chaining_top.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/PCIeGen2x8If128_plus.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/PCIeGen2x8If128_rs_hip.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/altpcierd_example_app_chaining.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/testbench/PCIeGen2x8If128_chaining_testbench.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/testbench/altpcietb_bfm_driver_chaining.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/testbench/runtb.bat
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/testbench/runtb.do
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/testbench/runtb.sh
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_examples/chaining_dma/testbench/sim_filelist
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_64b_x1_pipen1b.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_64b_x4_pipen1b.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_64b_x8_pipen1b.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_256_pipen1b.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_pclk_align.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_pclk_pll.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_phasefifo.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_pll_100_125.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_pll_100_250.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_pll_125_250.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_pll_15625_125.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_pll_250_100.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_pll_phy0.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_pll_phy1_62p5.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_pll_phy2.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_pll_phy3_62p5.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_pll_phy4_62p5.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_pll_phy5_62p5.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_reconfig_4sgx.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_1sgx_x1_12500.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_1sgx_x1_15625.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_1sgx_x4_12500.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_1sgx_x4_15625.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x1d_gen1_08p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x1d_gen1_16p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x4d_gen1_08p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x4d_gen1_16p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x8d_gen1_08p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_2sgx_x1d_10000.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_2sgx_x4d_10000.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_2sgx_x8d_10000.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_3cgx_x1d_gen1_08p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_3cgx_x1d_gen1_16p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_3cgx_x2d_gen1_08p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_3cgx_x4d_gen1_08p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x1d_gen1_08p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x1d_gen1_16p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x1d_gen2_08p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x4d_gen1_08p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x4d_gen1_16p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x4d_gen2_08p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x8d_gen1_08p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x8d_gen2_08p.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcierd_reconfig_clk_pll.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/pciexp1x125_ltssm.ocp
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/pciexp4x125_ltssm.ocp
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/pciexp64_dlink.ocp
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/pciexp64_dlink.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/pciexp64_trans.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/pciexp_dcram.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/pciexpx8f_confctrl.v
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/pciexpx8f_ltssm.ocp
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/pciexpx8f_pexreg.ocp
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/DE4Gen2x8If128.dse
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/DE4Gen2x8If128.qpf
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/DE4Gen2x8If128.qsf
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/stp2_auto_stripped.stp
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/stp2.stp
/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/altera.vh
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo_fwft.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_128.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_32.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_64.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/chnl_tester.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/cross_domain_signal.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/demux.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ff.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_128.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_32.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_64.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/functions.vh
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt_controller.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_to_mask.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/one_hot_mux.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_output.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_controller.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_extender.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.vh
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rotate.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_32.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_64.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_channel_gate.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_reader.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_requester_mux.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/schedules.vh
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/scsdpram.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_128.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_32.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_64.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_requester.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sync_fifo.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/syncff.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tlp.vh
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_altera.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_xilinx.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/trellis.vh
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_pipeline.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_selector.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_hdr_fifo.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_32.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_64.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_32.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_64.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_128.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_32.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_64.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_128.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_32.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_64.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/types.vh
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ultrascale.vh
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/widths.vh
/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/xilinx.vh
/opt/intelFPGA/17.1/quartus/linux64/assignment_defaults.qdf
	======= Total: 194 files to archive =======

	================ Status: ===============
All files archived successfully.
