# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: NIVETHA S

RegisterNumber:  23002894

Code:

![Exp2 code](https://github.com/nivethasuresh1408/Experiment--02-Implementation-of-combinational-logic-/assets/152055927/b867a7c3-a1a6-4543-9590-038f96031dca)

Truth table:

![Exp2 truthtable](https://github.com/nivethasuresh1408/Experiment--02-Implementation-of-combinational-logic-/assets/152055927/296790ae-60d0-4272-8e2f-c8bb4c1be21d)

RTL Diagram:

![Exp2 RTL diagram](https://github.com/nivethasuresh1408/Experiment--02-Implementation-of-combinational-logic-/assets/152055927/cf1185ba-be1e-4b27-aded-999a7239c4bf)

## Output:

![Exp2 wave](https://github.com/nivethasuresh1408/Experiment--02-Implementation-of-combinational-logic-/assets/152055927/d1433d31-c63c-4acc-a1e3-75e356d66a7c)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
