/* This source code in this file is licensed to You by Castle Technology
 * Limited ("Castle") and its licensors on contractual terms and conditions
 * ("Licence") which entitle you freely to modify and/or to distribute this
 * source code subject to Your compliance with the terms of the Licence.
 * 
 * This source code has been made available to You without any warranties
 * whatsoever. Consequently, Your use, modification and distribution of this
 * source code is entirely at Your own risk and neither Castle, its licensors
 * nor any other person who has contributed to this source code shall be
 * liable to You for any loss or damage which You may suffer as a result of
 * Your use, modification or distribution of this source code.
 * 
 * Full details of Your rights and obligations are set out in the Licence.
 * You should have received a copy of the Licence with this source code file.
 * If You have not received a copy, the text of the Licence is available
 * online at www.castle-technology.co.uk/riscosbaselicence.htm
 */
#include "dis2.h"

/* Utility functions required by the C disassembler */

#ifdef DISASSEMBLE_ARM
const optval dmb_dsb_opt[16] =
{
	{ "#0", false },
	{ "OSHLD", true },
	{ "OSHST", true },
	{ "OSH", true },
	{ "#4", false },
	{ "NSHLD", true },
	{ "NSHST", true },
	{ "NSH", true },
	{ "#8", false },
	{ "ISHLD", true },
	{ "ISHST", true },
	{ "ISH", true },
	{ "#12", false },
	{ "LD", true },
	{ "ST", true },
	{ "SY", true },
};

const optval isb_opt[16] =
{
	{ "#0", false },
	{ "#1", false },
	{ "#2", false },
	{ "#3", false },
	{ "#4", false },
	{ "#5", false },
	{ "#6", false },
	{ "#7", false },
	{ "#8", false },
	{ "#9", false },
	{ "#10", false },
	{ "#11", false },
	{ "#12", false },
	{ "#13", false },
	{ "#14", false },
	{ "SY", true },
};
#endif

const optval vfp_mrs[16] =
{
	{ "FPSID", true },
	{ "FPSCR", true },
	{ "c2", false },
	{ "c3", false },
	{ "c4", false },
	{ "MVFR2", true },
	{ "MVFR1", true },
	{ "MVFR0", true },
	{ "FPEXC", true },
	{ "FPINST", true },
	{ "FPINST2", true },
	{ "c11", false },
	{ "c12", false },
	{ "c13", false },
	{ "c14", false },
	{ "c15", false },
};

const optval vfp_msr[16] =
{
	{ "FPSID", true },
	{ "FPSCR", true },
	{ "c2", false },
	{ "c3", false },
	{ "c4", false },
	{ "c5", false },
	{ "c6", false },
	{ "c7", false },
	{ "FPEXC", true },
	{ "FPINST", true },
	{ "FPINST2", true },
	{ "c11", false },
	{ "c12", false },
	{ "c13", false },
	{ "c14", false },
	{ "c15", false },
};

#ifndef MODULE
const char *messages[MSG_MAX] =
{
	"Undefined instruction",
	"Unpredictable instruction",
	"Unallocated hint",
	"Permanently undefined instruction",
	"Unallocated memory hint",
	"32bit Thumb instruction",
};

const char *warnmessages[WARN_MAX] =
{
	"Deprecated SUBS PC,LR-like instruction",
	"Unpredictable",
	"Unpredictable pre-ARMv6",
	"Unpredictable post-ARMv6",
	"Non-standard encoding of PC-relative address offset",
	"Unrecognised DMB/DSB/ISB option",
	"Unpredictable: Use of PC as base register with writeback",
	"Deprecated use of SP in LDM/POP",
	"Deprecated use of both LR & PC in LDM/POP",
	"Deprecated use of SP in STM/PUSH",
	"Deprecated use of PC in STM/PUSH",
	"Deprecated use of PC in STC",
	"Unpredictable base register value will be stored",
	"Deprecated use of PC in STR",
	"SWP/SWPB are deprecated",
	"Nonstandard CPS encoding, may be NOP or unpredictable",
	"Bad VFP/NEON special register",
	"Unpredictable: Use of PC as postindexed base register",
};

const char *archwarnings[ARCH_MAX] =
{
	"ARMv5 or later",
	"ARMv5TE or later",
	"ARMv6 or later",
	"ARMv6T or later",
	"ARMv6K or later",
	"ARMv6T2 or later",
	"ARMv7 or later",
	"ARMv7MP or later",
	"ARMv7VE or later",
	"ARMv7opt or later",
	"Security Extensions required",
	"VFP or ASIMD required",
	"VFP", /* No point differentiating between VFPv1 and VFPv2 */
	"VFPv3 or later",
	"VFPv3 half-precision or later",
	"VFPv4 or later",
	"ASIMD",
	"ASIMD half-precision",
	"ASIMD FP required",
	"ASIMDv2 FP or later",
	"FPA",
	"XScale DSP instruction",
	"ARMv8 or later",
};
#endif

#ifdef DISASSEMBLE_ARM
static const char *shiftnames[5] = {"LSL","LSR","ASR","ROR","RRX"};
#endif

int scatf(char *out,const char *format,...)
{
	out += strlen(out);
	va_list a;
	va_start(a,format);
	int ret = vsprintf(out,format,a);
	va_end(a);
	return ret;
}

#ifdef DISASSEMBLE_ARM
void scatu(dis_param *params,uint32_t num)
{
	if(params->opt->allhex)
		scatf(params->buf,"%s%X",HEX,num);
	else
		scatf(params->buf,"%u",num);
}

void scati(dis_param *params,int32_t num)
{
	char *pre = "";
	if(num<0)
	{
		num = -num;
		pre = "-";
	}
	if(params->opt->allhex)
		scatf(params->buf,"%s%s%X",pre,HEX,num);
	else
		scatf(params->buf,"%s%u",pre,num);
}

uint32_t decodeimm12(uint32_t imm12)
{
	uint32_t rot = ((imm12 & 0xf00)>>7);
	uint32_t imm = imm12 & 0xff;
	return (imm>>rot) | (imm<<(32-rot));
}

decshift DecodeImmShift(uint32_t type,uint32_t imm5)
{
	decshift dec;
	dec.type = (eshift) (type&3);
	dec.amt = imm5;
	if(!imm5)
	{
		if(dec.type == SHIFT_ROR)
		{
			dec.type = SHIFT_RRX;
			dec.amt = 1;
		}
		else if(dec.type != SHIFT_LSL)
			dec.amt = 32;
	}
	return dec;
}

void doreglist(JUSTPARAMDECL,uint32_t reglist)
{
	reglist &= 0xffff;
	uint32_t reg=0;
	uint32_t bit=1;
	while(bit <= reglist)
	{
		if(reglist & bit)
		{
			if(reglist & (bit-1))
				strcat(params->buf,",");
			strcat(params->buf,REG(reg));
			int c=-1;
			do {
				bit <<= 1;
				reg++;
				c++;
			} while ((reglist & params->opt->reggroups) & bit);
			if(c)
			{
				strcat(params->buf,(c>1?"-":","));
				strcat(params->buf,REG(reg-1));
			}
		}
		else do
		{
			bit <<= 1;
			reg++;
		} while(!(reglist & bit));
	}
}

void doimmshift(JUSTPARAMDECL,uint32_t type,uint32_t imm5)
{
	if(!type && !imm5)
		return; /* LSL #0 */
	decshift dec = DecodeImmShift(type,imm5);
	if(dec.type == SHIFT_RRX)
		strcat(params->buf,",RRX");
	else
		scatf(params->buf,",%s #%d",shiftnames[dec.type],dec.amt);
}

void doimm12(JUSTPARAMDECL,uint32_t imm12)
{
	uint32_t rot = ((imm12 & 0xf00)>>7);
	uint32_t imm = imm12 & 0xff;
	uint32_t val = (imm>>rot) | (imm<<(32-rot));
	if((val<256) && rot)
	{
		/* Should have been encoded with 0 rotation */
		scatu(params,imm);
		scatf(params->buf,",%s%d",(params->opt->ual?"#":""),rot);
		return;
	}
	else if((val>=256) && !(imm & 0x3))
	{
		/* Should have been encoded with 'imm' shifted further right */
		scatu(params,imm);
		scatf(params->buf,",%s%d",(params->opt->ual?"#":""),rot);
		return;
	}
	/* Correctly formatted constant */
	if(!params->opt->allhex)
	{
		/* Use same rules as Debugger for output */
		if(val < 10)
		{
			scatf(params->buf,"%d",val);
			return;
		}
		const char *fmt;
		if(val < 0x100)
			fmt = "%s%02X";
		else if(val < 0x10000)
			fmt = "%s%04X";
		else
			fmt = "%s%08X";
		scatf(params->buf,fmt,HEX,val);
		if(val < 8192)
		{
			/* Comment */
			params->num = val;
			params->commentnum = true;
		}
	}
	else
	{
		/* Just display as hex, similar to decaof */
		scatf(params->buf,"%s%X",HEX,val);
	}
}

void dobankedmsr(JUSTPARAMDECL,uint32_t SYSm,uint32_t R)
{
	const char *reg;
	const char *fmt;
	static const char *modes[] = { "%s_usr", "%s_fiq", "%s_irq", "%s_svc", NULL, NULL, "%s_mon", "%s_abt", NULL, NULL, "%s_hyp", "%s_und" };
	uint32_t mode;
	if(!R)
	{
		static const uint8_t enc[32][2] =
		{
			{8,USR32},{9,USR32},{10,USR32},{11,USR32},{12,USR32},{13,USR32},{14,USR32},{0,0},
			{8,FIQ32},{9,FIQ32},{10,FIQ32},{11,FIQ32},{12,FIQ32},{13,FIQ32},{14,FIQ32},{0,0},
			{14,IRQ32},{13,IRQ32},{14,SVC32},{13,SVC32},{14,ABT32},{13,ABT32},{14,UND32},{13,UND32},
			{0,0},{0,0},{0,0},{0,0},{14,MON32},{13,MON32},{14,HYP32},{13,HYP32},
		};
		reg = REG(enc[SYSm][0]);
		mode = enc[SYSm][1];
	}
	else
	{
		static const uint8_t enc[32] =
		{
			0,0,0,0,0,0,0,0,
			0,0,0,0,0,0,FIQ32,0,
			IRQ32,0,SVC32,0,ABT32,0,UND32,0,
			0,0,0,0,MON32,0,HYP32,0,
		};
		reg = "SPSR";
		mode = enc[SYSm];
	}
	if(!mode)
	{
		fmt = "???";
		_UNPREDICTABLE(1);
	}
	else
		fmt = modes[mode&15];
	scatf(params->buf,fmt,reg);
}
#endif

const char *ldmmode(bool P,bool U)
{
	if(P)
	{
		if(U)
			return "IB";
		else
			return "DB";
	}
	else
	{
		if(U)
			return "IA";
		else
			return "DA";
	}
}

bool disprint(uint32_t c)
{
	return (c<256) && (c>31) && (c!=127);
}

void doundefined(PARAMDECL)
{
#ifdef MODULE
	params->undefined = true;
#else
	if(params->opt->dci)
		sprintf(params->buf,"DCI\t%s%08X\t%s",HEX,OPCODE,MSG(MSG_UNDEFINEDINSTRUCTION));
	else
		sprintf(params->buf,"%s",MSG(MSG_UNDEFINEDINSTRUCTION));
#endif
}

void doldrstrimm(JUSTPARAMDECL,uint32_t P,uint32_t U,uint32_t W,uint32_t offset)
{
	scatf(params->buf,(P?",#%s%d]%s":"],#%s%d"),(U?"":"-"),offset,(W?"!":""));
}

void doldrstrlit(JUSTPARAMDECL,uint32_t U,uint32_t W,uint32_t imm,bool warn_minus_0)
{
	int32_t offset = (U?imm:-imm);
	if((U || offset) && !W && !params->opt->positionind)
		scatf(params->buf,"%s%08X",HEX,params->addr+offset);
	else
	{
		if(!U && !offset)
		{
			scatf(params->buf,"[%s,#-0]",REG(15));
			if(warn_minus_0)
				warning(JUSTPARAMS,WARN_NONSTANDARD_PC_OFFSET);
		}
		else
			scatf(params->buf,"[%s,#%d]",REG(15),offset);
		if(W)
		{
			strcat(params->buf,"!");
			warning(JUSTPARAMS,WARN_UNPREDICTABLE_PC_WRITEBACK);
		}
	}
}

static void pfloat(JUSTPARAMDECL,uint32_t f)
{
	/* Convert float to string
	   Only guaranteed to work correctly with VFP/NEON FP constants */
	char *tail = params->buf+strlen(params->buf);
	if(f & 0x80000000)
	{
		*tail++ = '-';
		f -= 0x80000000;
	}
	if(!f)
	{
		strcpy(tail,"0.0");
		return;
	}
	int32_t exp = (f>>23)-127;
	uint32_t mant = (f & ~0xff000000) | 0x800000;
	if(exp >= 0)
		mant <<= exp;
	else
		mant >>= -exp;
	uint32_t div = 0x800000*10;
	if(mant >= div)
	{
		char c = '0';
		while(mant >= div)
		{
			mant -= div;
			c++;
		}
		*tail++ = c;
	}
	*tail++ = (mant >> 23)+'0';
	mant = (mant & ~0x3f800000) * 10;
	*tail++ = '.';
	do {
		*tail++ = (mant >> 23)+'0';
		mant = (mant & ~0x3f800000) * 10;
	} while(mant);
	*tail = 0;
}

#ifdef DISASSEMBLE_THUMB
uint32_t THUMBCOND(JUSTPARAMDECL,uint32_t *S)
{
	if(!INITBLOCK)
	{
		*S = 1;
		return 14;
	}
	*S = 0;
	return (params->psr & 0xf000)>>12;
}

uint32_t THUMBCOND2(JUSTPARAMDECL)
{
	if(!INITBLOCK || !(params->psr & PSR_T))
		return 14;
	return (params->psr & 0xf000)>>12;
}
#endif

#ifdef DISASSEMBLE_ARM
/* ARM helpers */

void OP_S_CC_RD_RN_IMM12(JUSTPARAMDECL,const char *op,bool S,uint32_t cc,uint32_t rd,uint32_t rn,uint32_t imm12)
{
	UALIFY((S?"S":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,%s,#",op,post1,post2,REG(rd),REG(rn));
	doimm12(JUSTPARAMS,imm12);
}
 
void OP_S_CC_RD_RN_RM_SHIFT(JUSTPARAMDECL,const char *op,bool S,uint32_t cc,uint32_t rd,uint32_t rn,uint32_t rm,uint32_t type,uint32_t imm5)
{
	UALIFY((S?"S":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,%s,%s",op,post1,post2,REG(rd),REG(rn),REG(rm));
	doimmshift(JUSTPARAMS,type,imm5);
}
 
void OP_S_CC_RD_RM_SHIFT(JUSTPARAMDECL,const char *op,bool S,uint32_t cc,uint32_t rd,uint32_t rm,uint32_t type,uint32_t imm5)
{
	UALIFY((S?"S":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,%s",op,post1,post2,REG(rd),REG(rm));
	doimmshift(JUSTPARAMS,type,imm5);
}

void OP_S_CC_RD_RN_RM_RS(JUSTPARAMDECL,const char *op,bool S,uint32_t cc,uint32_t rd,uint32_t rn,uint32_t rm,uint32_t type,uint32_t rs)
{
	UALIFY((S?"S":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,%s,%s,%s %s",op,post1,post2,REG(rd),REG(rn),REG(rm),shiftnames[type],REG(rs));
}

void OP_S_CC_RD_RM_RS(JUSTPARAMDECL,const char *op,bool S,uint32_t cc,uint32_t rd,uint32_t rm,uint32_t type,uint32_t rs)
{
	UALIFY((S?"S":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,%s,%s %s",op,post1,post2,REG(rd),REG(rm),shiftnames[type],REG(rs));
}

void OP_S_CC_RD_ADDR(JUSTPARAMDECL,const char *op,bool S,uint32_t cc,uint32_t rd,uint32_t addr)
{
	UALIFY((S?"S":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,%s%08X",op,post1,post2,REG(rd),HEX,addr);
}

void OP_S_CC_RD_RM_IMM(JUSTPARAMDECL,const char *op,bool S,uint32_t cc,uint32_t rd,uint32_t rm,int32_t imm)
{
	UALIFY((S?"S":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,%s,#%d",op,post1,post2,REG(rd),REG(rm),imm);
}

void OP_S_CC_RD_RN_RM(JUSTPARAMDECL,const char *op,bool S,uint32_t cc,uint32_t rd,uint32_t rn,uint32_t rm)
{
	UALIFY((S?"S":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,%s,%s",op,post1,post2,REG(rd),REG(rn),REG(rm));
}

void OP_S_CC_RD_RM(JUSTPARAMDECL,const char *op,bool S,uint32_t cc,uint32_t rd,uint32_t rm)
{
	UALIFY((S?"S":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,%s",op,post1,post2,REG(rd),REG(rm));
}

void OP_S_CC_RD_IMM12(JUSTPARAMDECL,const char *op,bool S,uint32_t cc,uint32_t rd,uint32_t imm12)
{
	UALIFY((S?"S":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,#",op,post1,post2,REG(rd));
	doimm12(JUSTPARAMS,imm12);
}

void OP_S_CC_RD_RN_RM_RA(JUSTPARAMDECL,const char *op,bool S,uint32_t cc,uint32_t rd,uint32_t rn,uint32_t rm,uint32_t ra)
{
	UALIFY((S?"S":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,%s,%s,%s",op,post1,post2,REG(rd),REG(rn),REG(rm),REG(ra));
}

void OP_P_CC_RD_IMM12(JUSTPARAMDECL,const char *op,bool P,uint32_t cc,uint32_t rd,uint32_t imm12)
{
	UALIFY((P?"P":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,#",op,post1,post2,REG(rd));
	doimm12(JUSTPARAMS,imm12);
}
 
void OP_P_CC_RD_RM_SHIFT(JUSTPARAMDECL,const char *op,bool P,uint32_t cc,uint32_t rd,uint32_t rm,uint32_t type,uint32_t imm5)
{
	UALIFY((P?"P":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,%s",op,post1,post2,REG(rd),REG(rm));
	doimmshift(JUSTPARAMS,type,imm5);
}

void OP_P_CC_RD_RM_RS(JUSTPARAMDECL,const char *op,bool P,uint32_t cc,uint32_t rd,uint32_t rm,uint32_t type,uint32_t rs)
{
	UALIFY((P?"P":""),cc)
	sprintf(params->buf,"%s%s%s\t%s,%s,%s %s",op,post1,post2,REG(rd),REG(rm),shiftnames[type],REG(rs));
}

void OP_CC_ADDR(JUSTPARAMDECL,const char *op,uint32_t cc,int32_t ofs,int32_t bias)
{
	int32_t dest;
	const char *pre;
	if(!params->opt->positionind)
	{
		dest = params->addr+ofs;
		pre = "";
	}
	else if(ofs >= -bias)
	{
		dest = ofs+bias;
		pre = ".+";
	}
	else
	{
		dest = -(ofs+bias);
		pre = ".-";
	}
	sprintf(params->buf,"%s%s\t%s%s%08X",op,condition(JUSTPARAMS,cc),pre,HEX,dest);
}

/* FPA helpers */

const char *fpa_precision = "SDEP";
const char *fpa_round[4] = {"","P","M","Z"};
const char *fpa_imm[8] = {"#0","#1","#2","#3","#4","#5","#0.5","#10"};

void FPA_CC_FD_FN_FMIMM(JUSTPARAMDECL,const char *op,uint32_t cc,uint32_t ef,uint32_t gh,uint32_t fd,uint32_t fn,uint32_t i,uint32_t fm)
{
	sprintf(params->buf,"%s%s%c%s\tF%d,F%d,",op,condition(JUSTPARAMS,cc),fpa_precision[ef],fpa_round[gh],fd,fn);
	if(i)
		strcat(params->buf,fpa_imm[fm]);
	else
		scatf(params->buf,"F%d",fm);
}

void FPA_CC_FD_FMIMM(JUSTPARAMDECL,const char *op,uint32_t cc,uint32_t ef,uint32_t gh,uint32_t fd,uint32_t i,uint32_t fm)
{
	sprintf(params->buf,"%s%s%c%s\tF%d,",op,condition(JUSTPARAMS,cc),fpa_precision[ef],fpa_round[gh],fd);
	if(i)
		strcat(params->buf,fpa_imm[fm]);
	else
		scatf(params->buf,"F%d",fm);
}
#endif

/* VFP helpers */

void VFP_CC_VD_F(JUSTPARAMDECL,const char *opual,const char *op,uint32_t cc,uint32_t sz,uint32_t Vd,uint32_t D,uint32_t f)
{
	const char *cond = condition(JUSTPARAMS,cc);
	const char *fmt;
	const char *arg1 = (params->opt->vfpual?opual:op);
	uint32_t arg2;
	if(sz)
	{
		if(params->opt->vfpual)
			fmt = "%s%s.F64\tD%d,#";
		else
			fmt = "%sD%s\tD%d,#";
		arg2 = (D<<4)|Vd;
	}
	else
	{
		if(params->opt->vfpual)
			fmt = "%s%s.F32\tS%d,#";
		else
			fmt = "%sS%s\tS%d,#";
		arg2 = (Vd<<1)|D;
	}
	sprintf(params->buf,fmt,arg1,cond,arg2);
	pfloat(JUSTPARAMS,f);
}

void VFP_CC_VD_IMM(JUSTPARAMDECL,const char *opual,const char *op,uint32_t cc,uint32_t sz,uint32_t Vd,uint32_t D,uint32_t imm)
{
	/* Only bother converting to float, since there's no difference in terms of available numbers */
	uint32_t f = ((imm&0x80)<<24) | ((imm&0x3f)<<19);
	if(imm & 0x40)
		f |= 0x3e000000;
	else
		f |= 0x40000000;
	const char *cond = condition(JUSTPARAMS,cc);
	const char *fmt;
	const char *arg1 = (params->opt->vfpual?opual:op);
	uint32_t arg2;
	if(sz)
	{
		if(params->opt->vfpual)
			fmt = "%s%s.F64\tD%d,#";
		else
			fmt = "%sD%s\tD%d,#";
		arg2 = (D<<4)|Vd;
	}
	else
	{
		if(params->opt->vfpual)
			fmt = "%s%s.F32\tS%d,#";
		else
			fmt = "%sS%s\tS%d,#";
		arg2 = (Vd<<1)|D;
	}
	sprintf(params->buf,fmt,arg1,cond,arg2);
	pfloat(JUSTPARAMS,f);
}

void VFP_CC_VD_VM(JUSTPARAMDECL,const char *opual,const char *op,uint32_t cc,uint32_t sz,uint32_t Vd,uint32_t D,uint32_t Vm,uint32_t M)
{
	const char *cond = condition(JUSTPARAMS,cc);
	const char *fmt;
	const char *arg1 = (params->opt->vfpual?opual:op);
	uint32_t arg2,arg3;
	if(sz)
	{
		if(params->opt->vfpual)
			fmt = "%s%s.F64\tD%d,D%d";
		else
			fmt = "%sD%s\tD%d,D%d";
		arg2 = (D<<4)|Vd;
		arg3 = (M<<4)|Vm;
	}
	else
	{
		if(params->opt->vfpual)
			fmt = "%s%s.F32\tS%d,S%d";
		else
			fmt = "%sS%s\tS%d,S%d";
		arg2 = (Vd<<1)|D;
		arg3 = (Vm<<1)|M;
	}
	sprintf(params->buf,fmt,arg1,cond,arg2,arg3);
}

void VFP_CC_VD_VN_VM(JUSTPARAMDECL,const char *opual,const char *op,uint32_t cc,uint32_t sz,uint32_t Vd,uint32_t D,uint32_t Vn,uint32_t N,uint32_t Vm,uint32_t M)
{
	const char *cond = condition(JUSTPARAMS,cc);
	const char *fmt;
	const char *arg1 = (params->opt->vfpual?opual:op);
	uint32_t arg2,arg3,arg4;
	if(sz)
	{
		if(params->opt->vfpual)
			fmt = "%s%s.F64\tD%d,D%d,D%d";
		else
			fmt = "%sD%s\tD%d,D%d,D%d";
		arg2 = (D<<4)|Vd;
		arg3 = (N<<4)|Vn;
		arg4 = (M<<4)|Vm;
	}
	else
	{
		if(params->opt->vfpual)
			fmt = "%s%s.F32\tS%d,S%d,S%d";
		else
			fmt = "%sS%s\tS%d,S%d,S%d";
		arg2 = (Vd<<1)|D;
		arg3 = (Vn<<1)|N;
		arg4 = (Vm<<1)|M;
	}
	sprintf(params->buf,fmt,arg1,cond,arg2,arg3,arg4);
}

/* ASIMD helpers */

asimdimm AdvSIMDExpandImm(uint32_t op,uint32_t cmode,uint32_t imm8)
{
	asimdimm ret;
	ret.unpredictable = ret.undefined = false;
	switch(cmode & 0xe)
	{
	case 0:
		ret.imm = ((uint64_t)imm8) | (((uint64_t)imm8)<<32);
		ret.size = 32;
		break;
	case 2:
		ret.imm = (((uint64_t)imm8)<<8) | (((uint64_t)imm8)<<40);
		ret.size = 32;
		ret.unpredictable = !imm8;
		break;
	case 4:
		ret.imm = (((uint64_t)imm8)<<16) | (((uint64_t)imm8)<<48);
		ret.size = 32;
		ret.unpredictable = !imm8;
		break;
	case 6:
		ret.imm = (((uint64_t)imm8)<<24) | (((uint64_t)imm8)<<56);
		ret.size = 32;
		ret.unpredictable = !imm8;
		break;
	case 8:
		ret.imm = ((uint64_t)imm8) | (((uint64_t)imm8)<<16) | (((uint64_t)imm8)<<32) | (((uint64_t)imm8)<<48);
		ret.size = 16;
		break;
	case 10:
		ret.imm = (((uint64_t)imm8)<<8) | (((uint64_t)imm8)<<24) | (((uint64_t)imm8)<<40) | (((uint64_t)imm8)<<56);
		ret.size = 16;
		ret.unpredictable = !imm8;
		break;
	case 12:
		ret.unpredictable = !imm8;
		imm8 = (imm8<<8) | 0xff;
		if(cmode & 1)
			imm8 = (imm8<<8) | imm8;
		ret.imm = ((uint64_t)imm8) | (((uint64_t)imm8)<<32);
		ret.size = 32;
		break;
	case 14:
		if(op)
		{
			if(cmode & 1)
			{
				ret.undefined = true;
			}
			else
			{
				for(int i=0;i<8;i++)
				{
					ret.imm = ret.imm<<8;
					if(imm8 & 128)
						ret.imm |= 0xff;
					imm8 = imm8<<1;
				}
				ret.size = 64;
			}
		}
		else
		{
			if(cmode & 1)
			{
				uint32_t f;
				f = ((imm8&0x80)<<24) | ((imm8&0x3f)<<19);
				if(imm8 & 0x40)
					f |= 0x3e000000;
				else
					f |= 0x40000000;
				ret.imm = ((uint64_t)f) | (((uint64_t)f)<<32);
				ret.size = 0;
			}
			else
			{
				imm8 = imm8 | (imm8<<8) | (imm8<<16) | (imm8<<24);
				ret.imm = ((uint64_t)imm8) | (((uint64_t)imm8)<<32);
				ret.size = 8;
			}
		}
	}
	return ret;
}

void ASIMD_D_N_M(JUSTPARAMDECL,const char *op,uint32_t size,uint32_t U,uint32_t Q,uint32_t D_Vd,uint32_t N_Vn,uint32_t M_Vm)
{
	const char *fmt = (Q?"%s%s.%c%d\tQ%d,Q%d,Q%d":"%s%s.%c%d\tD%d,D%d,D%d");
	const char *cc = ASIMDCOND;
	sprintf(params->buf,fmt,op,cc,(U?'U':'S'),8<<size,D_Vd>>Q,N_Vn>>Q,M_Vm>>Q);
}

void ASIMD_D_M(JUSTPARAMDECL,const char *op,uint32_t size,uint32_t U,uint32_t Q,uint32_t D_Vd,uint32_t M_Vm)
{
	const char *fmt = (Q?"%s%s.%c%d\tQ%d,Q%d":"%s%s.%c%d\tD%d,D%d");
	const char *cc = ASIMDCOND;
	sprintf(params->buf,fmt,op,cc,(U?'U':'S'),8<<size,D_Vd>>Q,M_Vm>>Q);
}

void ASIMD_I_D_M(JUSTPARAMDECL,const char *op,uint32_t size,uint32_t Q,uint32_t D_Vd,uint32_t M_Vm)
{
	const char *fmt = (Q?"%s%s.I%d\tQ%d,Q%d":"%s%s.I%d\tD%d,D%d");
	const char *cc = ASIMDCOND;
	sprintf(params->buf,fmt,op,cc,8<<size,D_Vd>>Q,M_Vm>>Q);
}

void ASIMD_LW_D_N_M(JUSTPARAMDECL,const char *op,uint32_t size,uint32_t U,uint32_t w,uint32_t D_Vd,uint32_t N_Vn,uint32_t M_Vm)
{
	const char *fmt = (w?"%s%s.%c%d\tQ%d,Q%d,D%d":"%s%s.%c%d\tQ%d,D%d,D%d");
	const char *cc = ASIMDCOND;
	sprintf(params->buf,fmt,op,cc,(U?'U':'S'),8<<size,D_Vd>>1,N_Vn>>w,M_Vm);
}

void ASIMD_I_D_N_M(JUSTPARAMDECL,const char *op,uint32_t size,uint32_t Q,uint32_t D_Vd,uint32_t N_Vn,uint32_t M_Vm)
{
	const char *fmt = (Q?"%s%s.I%d\tQ%d,Q%d,Q%d":"%s%s.I%d\tD%d,D%d,D%d");
	const char *cc = ASIMDCOND;
	sprintf(params->buf,fmt,op,cc,8<<size,D_Vd>>Q,N_Vn>>Q,M_Vm>>Q);
}

void ASIMD_QD_DN_DM(JUSTPARAMDECL,const char *op,uint32_t size,uint32_t U,uint32_t D_Vd,uint32_t N_Vn,uint32_t M_Vm)
{
	const char *fmt = "%s%s.%c%d\tQ%d,D%d,D%d";
	const char *cc = ASIMDCOND;
	sprintf(params->buf,fmt,op,cc,(U?'U':'S'),8<<size,D_Vd>>1,N_Vn,M_Vm);
}

void ASIMD_I_DD_QN_QM(JUSTPARAMDECL,const char *op,uint32_t size,uint32_t D_Vd,uint32_t N_Vn,uint32_t M_Vm)
{
	const char *fmt = "%s%s.I%d\tD%d,Q%d,Q%d";
	const char *cc = ASIMDCOND;
	sprintf(params->buf,fmt,op,cc,8<<size,D_Vd,N_Vn>>1,M_Vm>>1);
}

void ASIMD_F32_D_N_M(JUSTPARAMDECL,const char *op,uint32_t Q,uint32_t D_Vd,uint32_t N_Vn,uint32_t M_Vm)
{
	const char *fmt = (Q?"%s%s.F32\tQ%d,Q%d,Q%d":"%s%s.F32\tD%d,D%d,D%d");
	const char *cc = ASIMDCOND;
	sprintf(params->buf,fmt,op,cc,D_Vd>>Q,N_Vn>>Q,M_Vm>>Q);
}

void ASIMD_GEN_D_N_M(JUSTPARAMDECL,const char *op,uint32_t Q,uint32_t D_Vd,uint32_t N_Vn,uint32_t M_Vm)
{
	const char *fmt = (Q?"%s%s\tQ%d,Q%d,Q%d":"%s%s\tD%d,D%d,D%d");
	const char *cc = ASIMDCOND;
	sprintf(params->buf,fmt,op,cc,D_Vd>>Q,N_Vn>>Q,M_Vm>>Q);
}

void ASIMD_F32_D_M(JUSTPARAMDECL,const char *op,uint32_t Q,uint32_t D_Vd,uint32_t M_Vm)
{
	const char *fmt = (Q?"%s%s.F32\tQ%d,Q%d":"%s%s.F32\tD%d,D%d");
	const char *cc = ASIMDCOND;
	sprintf(params->buf,fmt,op,cc,D_Vd>>Q,M_Vm>>Q);
}

void ASIMD_D_IMM(JUSTPARAMDECL,const char *mnemonic,uint32_t Q,uint32_t D_Vd,uint32_t op,uint32_t cmode,uint32_t imm)
{
	asimdimm a = AdvSIMDExpandImm(op,cmode,imm);
	const char *cc = ASIMDCOND;
	if(a.undefined)
	{
#ifdef PASS_OPCODE
		doundefined(params,params->opcode);
#else
		doundefined(params);
#endif
		return;
	}
	else
	{
		if(!a.size)
		{
			sprintf(params->buf,"%s%s.F32\t%c%d,#",mnemonic,cc,(Q?'Q':'D'),D_Vd>>Q);
			pfloat(JUSTPARAMS,(uint32_t)a.imm);
		}
		else
		{
			sprintf(params->buf,"%s%s.I%d\t%c%d,#",mnemonic,cc,a.size,(Q?'Q':'D'),D_Vd>>Q);
			if(a.size == 8)
				scatf(params->buf,"%s%02X",HEX,(uint32_t)(a.imm&0xff));
			else if(a.size == 16)
				scatf(params->buf,"%s%04X",HEX,(uint32_t)(a.imm&0xffff));
			else if(a.size == 32)
				scatf(params->buf,"%s%08X",HEX,(uint32_t)a.imm);
			else /* 64 */
				scatf(params->buf,"%s%016llX",HEX,a.imm);
		}
		if(params->commentnum)
			scatf(params->buf,(Q?"\t=%s%016llX%016llX":"\t=%s%016llX"),HEX,a.imm,a.imm);
	}
	_UNPREDICTABLE(a.unpredictable);
}

void ASIMD_VLD_VST(JUSTPARAMDECL,const char *op,uint32_t size,uint32_t D_Vd,int lane,int count,int stride,uint32_t Rn,uint32_t align,uint32_t Rm)
{
	const char *fmt;
	if(lane==-1)
		fmt = ",D%d";
	else if(lane==-2)
		fmt = ",D%d[]";
	else
		fmt = ",D%d[%d]";
	sprintf(params->buf,"%s%s.%d\t{",op,ASIMDCOND,8<<size);
	scatf(params->buf,fmt+1,D_Vd,lane);
	while(--count)
	{
		D_Vd += stride;
		scatf(params->buf,fmt,D_Vd,lane);
	}
	_UNPREDICTABLE(D_Vd>31);
	scatf(params->buf,"},[%s",REG(Rn));
	if(align)
		scatf(params->buf,"@%d",align);
	if(Rm==15)
		strcat(params->buf,"]");
	else if(Rm==13)
		strcat(params->buf,"]!");
	else
		scatf(params->buf,"],%s",REG(Rm));
}

/* Main interface */

static bool addcomment(char **o,size_t *bufsize,const char *c,dis_options *opt)
{
	/* Deal with control-terminated strings from messagetrans */
	size_t len = 0;
	while(c[len] >= ' ')
		len++;
	if((*bufsize)<len+3)
	{
		*(*o) = 0;
		return false;
	}
	*(*o)++ = ' ';
	*(*o)++ = opt->comment;
	*(*o)++ = ' ';
	*bufsize -= 3;
	while(*c >= ' ')
	{
		*(*o)++ = *c++;
		(*bufsize)--;
	}
	return true;
}

char *arm_engine(uint32_t instr,uint32_t addr,dis_options *opt,char *buf,size_t bufsize)
{
	dis_param param;
	memset(&param,0,sizeof(param));
	param.opcode = instr;
	param.addr = (addr+8)&~3;
	param.opt = opt;
	param.width = 32;
#ifdef PASS_OPCODE
	dis2(&param,instr);
#else
	dis2(&param);
#endif
#ifdef MODULE
	if((param.nonstandard && opt->nonstandard_undefined) || (param.undefined))
	{
		/* Return NULL, this will trigger the assembler code to handle the undefined instruction itself
		   Specifically, undefined VFP instructions will be treated as regular coprocessor instructions - something which we currently don't have an elegant way of handling ourselves */
		return NULL;
	}
#else
	if(param.nonstandard && opt->nonstandard_undefined)
	{
		/* Forget everything about the decode and just claim it's undefined */
		memset(&param,0,sizeof(param));
		param.opcode = instr;
		param.addr = (addr+8)&~3;
		param.opt = opt;
		param.width = 32;
#ifdef PASS_OPCODE
		doundefined(&param,instr);
#else
		doundefined(&param);
#endif
	}
#endif
	char *c = param.buf;
	char *o = buf;
	bufsize--;
	while((bufsize > 0) && *c && (*c != '\t'))
	{
		*o++ = *c++;
		bufsize--;
	}
	if(*c == '\t')
	{
		int pad = opt->cols[0]-(o-buf);
		if(pad < 1)
			pad = 1;
		if(pad > bufsize)
		{
			*o = 0;
			return o;
		}
		while(pad--)
		{
			*o++ = ' ';
			bufsize--;
		}
		c++;
	}
	while((bufsize > 0) && *c && (*c != '\t'))
	{
		*o++ = *c++;
		bufsize--;
	}
	uint32_t archwarn = (opt->warnversions & param.only);
	bool needcomment = param.commentnum || param.nonstandard || (*c == '\t') || archwarn;
	for(int i=0;i<sizeof(param.warnflags)/sizeof(param.warnflags[0]);i++)
		needcomment |= param.warnflags[i];
	if(!bufsize || !needcomment)
	{
		*o = 0;
		return o;
	}
	int pad = opt->cols[1]-(o-buf);
	if(pad < 1)
		pad = 1;
	if(pad+1 >= bufsize)
	{
		*o = 0;
		return o;
	}
	while(--pad)
	{
		*o++ = ' ';
		bufsize--;
	}
	if(*c++)
	{
		if(!addcomment(&o,&bufsize,c,opt))
			return o;
	}
	if(param.commentnum)
	{
		if((param.num < 256) && disprint(param.num))
			sprintf(param.buf,"=\"%c\"",param.num);
		else
			sprintf(param.buf,"=%d",param.num);
		if(!addcomment(&o,&bufsize,param.buf,opt))
			return o;
	}
#ifndef MODULE /* Module version currently assumes nonstandard_undefined in use */
	if(param.nonstandard)
	{
		sprintf(param.buf,"Nonstandard encoding: bits %08X should be inverted",param.nonstandard);
		if(!addcomment(&o,&bufsize,param.buf,opt))
			return o;
	}
#endif
	/* Architecture warnings
	   Currently we only output the first relevant one */
	if(archwarn != 0)
	{
		int i;
		for(i=0;!(archwarn & (1<<i));i++) {};

		if(!addcomment(&o,&bufsize,ARCHWARN(i),opt))
			return o;
	}
	/* Other messages */
	for(int i=0;i<WARN_MAX;i++)
		if(param.warnflags[i>>5] & (1<<(i&31)))
			if(!addcomment(&o,&bufsize,WARNMSG(i),opt))
				return o;
	*o = 0;
	return o;
}
