{"vcs1":{"timestamp_begin":1730981164.239083471, "rt":2.96, "ut":1.75, "st":0.30}}
{"vcselab":{"timestamp_begin":1730981167.287822748, "rt":1.34, "ut":0.31, "st":0.20}}
{"link":{"timestamp_begin":1730981168.722974177, "rt":0.35, "ut":0.14, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730981163.540168844}
{"VCS_COMP_START_TIME": 1730981163.540168844}
{"VCS_COMP_END_TIME": 1730981170.518228840}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 335664}}
{"stitch_vcselab": {"peak_mem": 231604}}
