Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\cs141\visual3\tft_address_generator.v" into library work
Parsing module <tft_address_generator>.
Analyzing Verilog file "D:\cs141\visual3\ipcore_dir\coregen_video_ram.v" into library work
Parsing module <coregen_video_ram>.
Analyzing Verilog file "D:\cs141\visual3\touchpad_controller.v" into library work
Parsing module <touchpad_controller>.
Analyzing Verilog file "D:\cs141\visual3\tft_driver.v" into library work
Parsing module <tft_driver>.
Analyzing Verilog file "D:\cs141\visual3\ipcore_dir\clock_generator.v" into library work
Parsing module <clock_generator>.
Analyzing Verilog file "D:\cs141\visual3\ipcore_dir\clock_generator\example_design\clock_generator_exdes.v" into library work
Parsing module <clock_generator_exdes>.
Analyzing Verilog file "D:\cs141\visual3\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\cs141\visual3\main.v" Line 39: Port R is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\cs141\visual3\main.v" Line 62: Port clear_done is not connected to this instance

Elaborating module <main>.

Elaborating module <clock_generator>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=9,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=9,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=9,CLKOUT1_PHASE=180.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=100,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=100,CLKOUT3_PHASE=180.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "D:\cs141\visual3\ipcore_dir\clock_generator.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cs141\visual3\ipcore_dir\clock_generator.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "D:\cs141\visual3\main.v" Line 37: Assignment to cclk_n ignored, since the identifier is never used

Elaborating module <ODDR2>.
WARNING:HDLCompiler:413 - "D:\cs141\visual3\main.v" Line 54: Result of 29-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual3\main.v" Line 55: Result of 28-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1016 - "D:\cs141\visual3\tft_driver.v" Line 68: Port douta is not connected to this instance

Elaborating module <tft_driver>.

Elaborating module <tft_address_generator>.
WARNING:HDLCompiler:413 - "D:\cs141\visual3\tft_driver.v" Line 62: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <coregen_video_ram>.
WARNING:HDLCompiler:1499 - "D:\cs141\visual3\ipcore_dir\coregen_video_ram.v" Line 39: Empty module <coregen_video_ram> remains a black box.
WARNING:HDLCompiler:413 - "D:\cs141\visual3\tft_driver.v" Line 146: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual3\tft_driver.v" Line 162: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual3\tft_driver.v" Line 166: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "D:\cs141\visual3\main.v" Line 77: Assignment to tft_x ignored, since the identifier is never used

Elaborating module <touchpad_controller>.
WARNING:HDLCompiler:413 - "D:\cs141\visual3\touchpad_controller.v" Line 64: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual3\touchpad_controller.v" Line 91: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual3\touchpad_controller.v" Line 96: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual3\touchpad_controller.v" Line 108: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual3\touchpad_controller.v" Line 111: Result of 6-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "d:/cs141/visual3/main.v".
WARNING:Xst:647 - Input <switch<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/cs141/visual3/main.v" line 37: Output port <CLK_100M_n> of the instance <CLOCK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual3/main.v" line 37: Output port <LOCKED> of the instance <CLOCK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual3/main.v" line 62: Output port <x> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual3/main.v" line 62: Output port <y> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual3/main.v" line 62: Output port <clear_done> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual3/main.v" line 62: Output port <new_frame> of the instance <TFT> is unconnected or connected to loadless signal.
    Found 13-bit subtractor for signal <n0021> created at line 54.
    Found 13-bit subtractor for signal <n0022> created at line 55.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <main> synthesized.

Synthesizing Unit <clock_generator>.
    Related source file is "d:/cs141/visual3/ipcore_dir/clock_generator.v".
    Summary:
	no macro.
Unit <clock_generator> synthesized.

Synthesizing Unit <tft_driver>.
    Related source file is "d:/cs141/visual3/tft_driver.v".
INFO:Xst:3210 - "d:/cs141/visual3/tft_driver.v" line 68: Output port <douta> of the instance <VRAM> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <clear_done> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <tft_display> equivalent to <tft_vdd> has been removed
    Found 1-bit register for signal <tft_vdd>.
    Found 10-bit register for signal <x>.
    Found 9-bit register for signal <y>.
    Found 1-bit register for signal <clearing>.
    Found 18-bit register for signal <clearing_counter>.
    Found 18-bit adder for signal <clearing_counter[17]_GND_7_o_add_19_OUT> created at line 146.
    Found 9-bit adder for signal <y[8]_GND_7_o_add_25_OUT> created at line 162.
    Found 10-bit adder for signal <x[9]_GND_7_o_add_27_OUT> created at line 166.
    Found 10-bit comparator greater for signal <x[9]_GND_7_o_LessThan_10_o> created at line 111
    Found 9-bit comparator greater for signal <y[8]_PWR_8_o_LessThan_11_o> created at line 111
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <tft_driver> synthesized.

Synthesizing Unit <tft_address_generator>.
    Related source file is "d:/cs141/visual3/tft_address_generator.v".
    Found 17-bit subtractor for signal <n0025> created at line 19.
    Found 17-bit adder for signal <x_times_256[16]_x_times_16[16]_add_6_OUT> created at line 19.
    Found 17-bit adder for signal <addr> created at line 19.
    Found 9-bit comparator greater for signal <PWR_9_o_x[8]_LessThan_1_o> created at line 12
    Found 9-bit comparator greater for signal <PWR_9_o_y[8]_LessThan_3_o> created at line 13
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <tft_address_generator> synthesized.

Synthesizing Unit <touchpad_controller>.
    Related source file is "d:/cs141/visual3/touchpad_controller.v".
WARNING:Xst:647 - Input <touch_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <z>.
    Found 12-bit register for signal <last_data>.
    Found 21-bit register for signal <sum_data>.
    Found 11-bit register for signal <counter_num_requests>.
    Found 5-bit register for signal <counter_per_request>.
    Found 2-bit register for signal <counter_type>.
    Found 1-bit register for signal <touch_csb>.
    Found 5-bit register for signal <clk_div_counter>.
    Found 1-bit register for signal <touch_clk>.
    Found 1-bit register for signal <data_out>.
    Found 12-bit register for signal <x>.
    Found 6-bit subtractor for signal <GND_10_o_GND_10_o_sub_58_OUT> created at line 116.
    Found 32-bit subtractor for signal <GND_10_o_GND_10_o_sub_59_OUT> created at line 116.
    Found 5-bit adder for signal <clk_div_counter[4]_GND_10_o_add_5_OUT> created at line 64.
    Found 21-bit adder for signal <sum_data[20]_GND_10_o_add_17_OUT> created at line 82.
    Found 2-bit adder for signal <counter_type[1]_GND_10_o_add_23_OUT> created at line 96.
    Found 11-bit adder for signal <counter_num_requests[10]_GND_10_o_add_31_OUT> created at line 108.
    Found 5-bit adder for signal <counter_per_request[4]_GND_10_o_add_38_OUT> created at line 111.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_14_OUT<4:0>> created at line 75.
    Found 32x3-bit Read Only RAM for signal <_n0360>
    Found 11-bit comparator lessequal for signal <GND_10_o_counter_num_requests[10]_LessThan_17_o> created at line 80
    Found 5-bit comparator greater for signal <GND_10_o_counter_per_request[4]_LessThan_56_o> created at line 115
    Found 5-bit comparator greater for signal <counter_per_request[4]_PWR_12_o_LessThan_57_o> created at line 115
    Found 32-bit comparator lessequal for signal <n0061> created at line 116
    Summary:
	inferred   1 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred  95 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <touchpad_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x3-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 19
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 13-bit subtractor                                     : 2
 17-bit adder                                          : 4
 17-bit subtractor                                     : 2
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 21-bit adder                                          : 1
 32-bit subtractor                                     : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 17
 1-bit register                                        : 5
 10-bit register                                       : 1
 11-bit register                                       : 1
 12-bit register                                       : 4
 18-bit register                                       : 1
 2-bit register                                        : 1
 21-bit register                                       : 1
 5-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 10
 10-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 5-bit comparator greater                              : 2
 9-bit comparator greater                              : 5
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 14
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 4
 18-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/coregen_video_ram.ngc>.
Loading core <coregen_video_ram> for timing and area information for instance <VRAM>.
WARNING:Xst:2677 - Node <z_0> of sequential type is unconnected in block <TOUCH>.
WARNING:Xst:2677 - Node <z_1> of sequential type is unconnected in block <TOUCH>.
WARNING:Xst:2677 - Node <z_2> of sequential type is unconnected in block <TOUCH>.
WARNING:Xst:2677 - Node <z_3> of sequential type is unconnected in block <TOUCH>.
WARNING:Xst:2677 - Node <z_4> of sequential type is unconnected in block <TOUCH>.
WARNING:Xst:2677 - Node <z_5> of sequential type is unconnected in block <TOUCH>.
WARNING:Xst:2677 - Node <z_6> of sequential type is unconnected in block <TOUCH>.
WARNING:Xst:2677 - Node <z_7> of sequential type is unconnected in block <TOUCH>.
WARNING:Xst:2677 - Node <z_8> of sequential type is unconnected in block <TOUCH>.

Synthesizing (advanced) Unit <tft_address_generator>.
	The following adders/subtractors are grouped into adder tree <Madd_addr1> :
 	<Madd_x_times_256[16]_x_times_16[16]_add_6_OUT> in block <tft_address_generator>, 	<Msub_n0025> in block <tft_address_generator>, 	<Madd_addr> in block <tft_address_generator>.
Unit <tft_address_generator> synthesized (advanced).

Synthesizing (advanced) Unit <tft_driver>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
The following registers are absorbed into counter <clearing_counter>: 1 register on signal <clearing_counter>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
Unit <tft_driver> synthesized (advanced).

Synthesizing (advanced) Unit <touchpad_controller>.
The following registers are absorbed into accumulator <sum_data>: 1 register on signal <sum_data>.
The following registers are absorbed into counter <clk_div_counter>: 1 register on signal <clk_div_counter>.
The following registers are absorbed into counter <counter_num_requests>: 1 register on signal <counter_num_requests>.
The following registers are absorbed into counter <counter_per_request>: 1 register on signal <counter_per_request>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0360> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_10_o_GND_10_o_sub_14_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <touchpad_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x3-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 6
 12-bit subtractor                                     : 1
 13-bit subtractor                                     : 1
 2-bit adder                                           : 1
 32-bit subtractor                                     : 1
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
# Adder Trees                                          : 2
 17-bit / 4-inputs adder tree                          : 2
# Counters                                             : 6
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 18-bit up counter                                     : 1
 5-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 21-bit up loadable accumulator                        : 1
# Registers                                            : 55
 Flip-Flops                                            : 55
# Comparators                                          : 10
 10-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 5-bit comparator greater                              : 2
 9-bit comparator greater                              : 5
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance CLOCK_GEN/pll_base_inst in unit CLOCK_GEN/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <main> ...

Optimizing unit <tft_driver> ...

Optimizing unit <touchpad_controller> ...
WARNING:Xst:2677 - Node <TOUCH/x_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/y_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_0> of sequential type is unconnected in block <main>.
WARNING:Xst:1710 - FF/Latch <TOUCH/counter_num_requests_10> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 2.
FlipFlop TFT/tft_vdd has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 123
 Flip-Flops                                            : 123

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1057
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 25
#      LUT2                        : 82
#      LUT3                        : 68
#      LUT4                        : 27
#      LUT5                        : 44
#      LUT6                        : 563
#      MUXCY                       : 115
#      VCC                         : 2
#      XORCY                       : 124
# FlipFlops/Latches                : 136
#      FD                          : 2
#      FDE                         : 13
#      FDR                         : 17
#      FDRE                        : 102
#      FDSE                        : 1
#      ODDR2                       : 1
# RAMS                             : 64
#      RAMB16BWER                  : 64
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 52
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 48
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             133  out of  54576     0%  
 Number of Slice LUTs:                  814  out of  27288     2%  
    Number used as Logic:               814  out of  27288     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    865
   Number with an unused Flip Flop:     732  out of    865    84%  
   Number with an unused LUT:            51  out of    865     5%  
   Number of fully used LUT-FF pairs:    82  out of    865     9%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          65
 Number of bonded IOBs:                  52  out of    218    23%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of Block RAM/FIFO:               64  out of    116    55%  
    Number using Block RAM only:         64
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK_GEN/pll_base_inst/CLKOUT2    | BUFG                   | 111   |
CLOCK_GEN/pll_base_inst/CLKOUT3    | BUFG                   | 1     |
CLOCK_GEN/pll_base_inst/CLKOUT0    | BUFG                   | 153   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.875ns (Maximum Frequency: 77.672MHz)
   Minimum input arrival time before clock: 5.209ns
   Maximum output required time after clock: 10.532ns
   Maximum combinational path delay: 5.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Clock period: 10.192ns (frequency: 98.120MHz)
  Total number of paths / destination ports: 1224594 / 859
-------------------------------------------------------------------------
Delay:               10.192ns (Levels of Logic = 23)
  Source:            TFT/y_7 (FF)
  Destination:       TFT/VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT2 rising
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: TFT/y_7 to TFT/VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.525   1.438  TFT/y_7 (TFT/y_7)
     LUT6:I1->O            1   0.254   0.682  TFT/TFT_ADDR_1/Mmux_clamped_y11 (TFT/TFT_ADDR_1/clamped_y<0>)
     LUT2:I1->O            1   0.254   0.000  TFT/ADDERTREE_INTERNAL_Madd1_lut<0> (TFT/ADDERTREE_INTERNAL_Madd1_lut<0>)
     MUXCY:S->O            1   0.215   0.000  TFT/ADDERTREE_INTERNAL_Madd1_cy<0> (TFT/ADDERTREE_INTERNAL_Madd1_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd1_cy<1> (TFT/ADDERTREE_INTERNAL_Madd1_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd1_cy<2> (TFT/ADDERTREE_INTERNAL_Madd1_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd1_cy<3> (TFT/ADDERTREE_INTERNAL_Madd1_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd1_cy<4> (TFT/ADDERTREE_INTERNAL_Madd1_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd1_cy<5> (TFT/ADDERTREE_INTERNAL_Madd1_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd1_cy<6> (TFT/ADDERTREE_INTERNAL_Madd1_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd1_cy<7> (TFT/ADDERTREE_INTERNAL_Madd1_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd1_cy<8> (TFT/ADDERTREE_INTERNAL_Madd1_cy<8>)
     MUXCY:CI->O           0   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd1_cy<9> (TFT/ADDERTREE_INTERNAL_Madd1_cy<9>)
     XORCY:CI->O          14   0.206   1.127  TFT/ADDERTREE_INTERNAL_Madd1_xor<10> (TFT/ADDERTREE_INTERNAL_Madd_101)
     LUT3:I2->O            1   0.254   0.682  TFT/ADDERTREE_INTERNAL_Madd26 (TFT/ADDERTREE_INTERNAL_Madd26)
     LUT4:I3->O            1   0.254   0.000  TFT/ADDERTREE_INTERNAL_Madd2_lut<0>11 (TFT/ADDERTREE_INTERNAL_Madd2_lut<0>11)
     MUXCY:S->O            1   0.215   0.000  TFT/ADDERTREE_INTERNAL_Madd2_cy<0>_10 (TFT/ADDERTREE_INTERNAL_Madd2_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd2_cy<0>_11 (TFT/ADDERTREE_INTERNAL_Madd2_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd2_cy<0>_12 (TFT/ADDERTREE_INTERNAL_Madd2_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd2_cy<0>_13 (TFT/ADDERTREE_INTERNAL_Madd2_cy<0>14)
     MUXCY:CI->O           0   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd2_cy<0>_14 (TFT/ADDERTREE_INTERNAL_Madd2_cy<0>15)
     XORCY:CI->O          65   0.206   2.392  TFT/ADDERTREE_INTERNAL_Madd2_xor<0>_15 (TFT/ADDERTREE_INTERNAL_Madd_162)
     begin scope: 'TFT/VRAM:addrb<16>'
     LUT6:I0->O            1   0.254   0.681  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[5]_GND_16_o_equal_32_o<5>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<31>)
     RAMB16BWER:ENB            0.250          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    ----------------------------------------
    Total                     10.192ns (3.189ns logic, 7.002ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT0'
  Clock period: 12.875ns (frequency: 77.672MHz)
  Total number of paths / destination ports: 11737496 / 1191
-------------------------------------------------------------------------
Delay:               12.875ns (Levels of Logic = 25)
  Source:            TOUCH/y_5 (FF)
  Destination:       TFT/VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT0 rising
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT0 rising

  Data Path: TOUCH/y_5 to TFT/VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.525   1.271  TOUCH/y_5 (TOUCH/y_5)
     LUT6:I1->O            8   0.254   0.944  Msub_n0022_xor<11>121 (Msub_n0022_xor<11>12)
     LUT5:I4->O            6   0.254   1.306  TFT/Mmux_ram_wr_y51 (TFT/ram_wr_y<4>)
     LUT5:I0->O            4   0.254   0.804  TFT/TFT_ADDR_0/PWR_9_o_y[8]_LessThan_3_o1 (TFT/TFT_ADDR_0/PWR_9_o_y[8]_LessThan_3_o)
     LUT6:I5->O            1   0.254   0.000  TFT/ADDERTREE_INTERNAL_Madd4_lut<0> (TFT/ADDERTREE_INTERNAL_Madd4_lut<0>)
     MUXCY:S->O            1   0.215   0.000  TFT/ADDERTREE_INTERNAL_Madd4_cy<0> (TFT/ADDERTREE_INTERNAL_Madd4_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd4_cy<1> (TFT/ADDERTREE_INTERNAL_Madd4_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd4_cy<2> (TFT/ADDERTREE_INTERNAL_Madd4_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd4_cy<3> (TFT/ADDERTREE_INTERNAL_Madd4_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd4_cy<4> (TFT/ADDERTREE_INTERNAL_Madd4_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd4_cy<5> (TFT/ADDERTREE_INTERNAL_Madd4_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd4_cy<6> (TFT/ADDERTREE_INTERNAL_Madd4_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd4_cy<7> (TFT/ADDERTREE_INTERNAL_Madd4_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd4_cy<8> (TFT/ADDERTREE_INTERNAL_Madd4_cy<8>)
     MUXCY:CI->O           0   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd4_cy<9> (TFT/ADDERTREE_INTERNAL_Madd4_cy<9>)
     XORCY:CI->O          14   0.206   1.127  TFT/ADDERTREE_INTERNAL_Madd4_xor<10> (TFT/ADDERTREE_INTERNAL_Madd_104)
     LUT3:I2->O            1   0.254   0.682  TFT/ADDERTREE_INTERNAL_Madd56 (TFT/ADDERTREE_INTERNAL_Madd56)
     LUT4:I3->O            1   0.254   0.000  TFT/ADDERTREE_INTERNAL_Madd5_lut<0>11 (TFT/ADDERTREE_INTERNAL_Madd5_lut<0>11)
     MUXCY:S->O            1   0.215   0.000  TFT/ADDERTREE_INTERNAL_Madd5_cy<0>_10 (TFT/ADDERTREE_INTERNAL_Madd5_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd5_cy<0>_11 (TFT/ADDERTREE_INTERNAL_Madd5_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd5_cy<0>_12 (TFT/ADDERTREE_INTERNAL_Madd5_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd5_cy<0>_13 (TFT/ADDERTREE_INTERNAL_Madd5_cy<0>14)
     MUXCY:CI->O           0   0.023   0.000  TFT/ADDERTREE_INTERNAL_Madd5_cy<0>_14 (TFT/ADDERTREE_INTERNAL_Madd5_cy<0>15)
     XORCY:CI->O          65   0.206   2.392  TFT/ADDERTREE_INTERNAL_Madd5_xor<0>_15 (TFT/ADDERTREE_INTERNAL_Madd_165)
     begin scope: 'TFT/VRAM:addra<16>'
     LUT6:I0->O            1   0.254   0.681  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[5]_GND_16_o_equal_32_o<5>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<31>)
     RAMB16BWER:ENA            0.220          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    ----------------------------------------
    Total                     12.875ns (3.667ns logic, 9.207ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 60 / 59
-------------------------------------------------------------------------
Offset:              5.209ns (Levels of Logic = 2)
  Source:            rstb (PAD)
  Destination:       TFT/clearing_counter_17 (FF)
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: rstb to TFT/clearing_counter_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   0.975  rstb_IBUF (rstb_IBUF)
     INV:I->O             98   0.255   2.192  reset1_INV_0 (reset)
     FDSE:S                    0.459          TFT/clearing_counter_0
    ----------------------------------------
    Total                      5.209ns (2.042ns logic, 3.167ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 95 / 95
-------------------------------------------------------------------------
Offset:              5.209ns (Levels of Logic = 2)
  Source:            rstb (PAD)
  Destination:       TOUCH/sum_data_20 (FF)
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT0 rising

  Data Path: rstb to TOUCH/sum_data_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   0.975  rstb_IBUF (rstb_IBUF)
     INV:I->O             98   0.255   2.192  reset1_INV_0 (reset)
     FDRE:R                    0.459          TOUCH/x_1
    ----------------------------------------
    Total                      5.209ns (2.042ns logic, 3.167ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 1062 / 18
-------------------------------------------------------------------------
Offset:              10.532ns (Levels of Logic = 6)
  Source:            TFT/VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:       tft_red<7> (PAD)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: TFT/VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to tft_red<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            144   0.525   2.800  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>)
     LUT6:I0->O            1   0.254   0.958  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_122 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_122)
     LUT6:I2->O            1   0.254   0.958  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7)
     LUT6:I2->O            1   0.254   0.682  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<5>1 (doutb<0>)
     end scope: 'TFT/VRAM:doutb<0>'
     LUT2:I1->O            1   0.254   0.681  TFT/Mmux_tft_blue<7:5>11 (tft_blue_5_OBUF)
     OBUF:I->O                 2.912          tft_blue_5_OBUF (tft_blue<5>)
    ----------------------------------------
    Total                     10.532ns (4.453ns logic, 6.079ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              5.307ns (Levels of Logic = 2)
  Source:            TOUCH/z_11 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT0 rising

  Data Path: TOUCH/z_11 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   0.954  TOUCH/z_11 (TOUCH/z_11)
     LUT3:I0->O            1   0.235   0.681  tft_wr_ena<10>1 (led_0_OBUF)
     OBUF:I->O                 2.912          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      5.307ns (3.672ns logic, 1.635ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.005ns (Levels of Logic = 2)
  Source:            button_center (PAD)
  Destination:       led<1> (PAD)

  Data Path: button_center to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  button_center_IBUF (led_1_OBUF)
     OBUF:I->O                 2.912          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      5.005ns (4.240ns logic, 0.765ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_GEN/pll_base_inst/CLKOUT0
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLOCK_GEN/pll_base_inst/CLKOUT0|   12.875|         |         |         |
CLOCK_GEN/pll_base_inst/CLKOUT2|   13.167|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLOCK_GEN/pll_base_inst/CLKOUT2
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLOCK_GEN/pll_base_inst/CLKOUT2|   10.192|         |         |         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.03 secs
 
--> 

Total memory usage is 261500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   47 (   0 filtered)
Number of infos    :   10 (   0 filtered)

