// Seed: 2119952409
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always @(posedge 1 or posedge 1) begin
    id_2 = id_1 == id_1;
    $display(id_1);
    id_2 = (id_1) == 1'b0;
  end
  wire id_3;
  tri  id_4;
  tri0 id_5 = id_4, id_6;
  assign id_4 = 1 != id_4;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1,
    output wire id_2
);
  assign id_0 = (id_1 ? $display : 1) ? 1 : id_1 ? id_1(id_1) : ~id_1;
  wor id_4 = 1;
  module_0(
      id_4, id_4
  );
endmodule
