
Day6_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010d8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001268  08001268  00002268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080012a8  080012a8  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  080012a8  080012a8  000022a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080012b0  080012b0  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080012b0  080012b0  000022b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080012b4  080012b4  000022b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080012b8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          00000170  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001c4  200001c4  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001b77  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000790  00000000  00000000  00004bf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000160  00000000  00000000  00005388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000e9  00000000  00000000  000054e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018638  00000000  00000000  000055d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001e91  00000000  00000000  0001dc09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c403  00000000  00000000  0001fa9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000abe9d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000008ac  00000000  00000000  000abee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000ac78c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005c  00000000  00000000  000ac7ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001250 	.word	0x08001250

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	08001250 	.word	0x08001250

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif
int cnt;
int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af00      	add	r7, sp, #0
	SystemInit();
 8000276:	f000 faf3 	bl	8000860 <SystemInit>
	LEDInIt(LED_blue);
 800027a:	200f      	movs	r0, #15
 800027c:	f000 f98e 	bl	800059c <LEDInIt>
	Switchinit(SWITCH);
 8000280:	2000      	movs	r0, #0
 8000282:	f000 fa41 	bl	8000708 <Switchinit>
	LCDinit();
 8000286:	f000 f8cb 	bl	8000420 <LCDinit>
	char str[14];


			while(1)
			{
				sprintf(str,"Count = %d",cnt);
 800028a:	4b0f      	ldr	r3, [pc, #60]	@ (80002c8 <main+0x58>)
 800028c:	681a      	ldr	r2, [r3, #0]
 800028e:	463b      	mov	r3, r7
 8000290:	490e      	ldr	r1, [pc, #56]	@ (80002cc <main+0x5c>)
 8000292:	4618      	mov	r0, r3
 8000294:	f000 fb44 	bl	8000920 <siprintf>
				LCDputs(LCD_line1, str);
 8000298:	463b      	mov	r3, r7
 800029a:	4619      	mov	r1, r3
 800029c:	2080      	movs	r0, #128	@ 0x80
 800029e:	f000 f931 	bl	8000504 <LCDputs>
				while(exti0_flag == 0)
 80002a2:	bf00      	nop
 80002a4:	4b0a      	ldr	r3, [pc, #40]	@ (80002d0 <main+0x60>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d0fb      	beq.n	80002a4 <main+0x34>
					;

				cnt++;
 80002ac:	4b06      	ldr	r3, [pc, #24]	@ (80002c8 <main+0x58>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	3301      	adds	r3, #1
 80002b2:	4a05      	ldr	r2, [pc, #20]	@ (80002c8 <main+0x58>)
 80002b4:	6013      	str	r3, [r2, #0]
				LEDblink(LED_blue,200);
 80002b6:	21c8      	movs	r1, #200	@ 0xc8
 80002b8:	200f      	movs	r0, #15
 80002ba:	f000 f9f7 	bl	80006ac <LEDblink>
				exti0_flag = 0;
 80002be:	4b04      	ldr	r3, [pc, #16]	@ (80002d0 <main+0x60>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	601a      	str	r2, [r3, #0]
				sprintf(str,"Count = %d",cnt);
 80002c4:	e7e1      	b.n	800028a <main+0x1a>
 80002c6:	bf00      	nop
 80002c8:	20000070 	.word	0x20000070
 80002cc:	08001268 	.word	0x08001268
 80002d0:	20000074 	.word	0x20000074

080002d4 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 80002d4:	b480      	push	{r7}
 80002d6:	b085      	sub	sp, #20
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80002dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000318 <DelayMs+0x44>)
 80002de:	685b      	ldr	r3, [r3, #4]
 80002e0:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80002e2:	4b0e      	ldr	r3, [pc, #56]	@ (800031c <DelayMs+0x48>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	4a0e      	ldr	r2, [pc, #56]	@ (8000320 <DelayMs+0x4c>)
 80002e8:	fba2 2303 	umull	r2, r3, r2, r3
 80002ec:	099b      	lsrs	r3, r3, #6
 80002ee:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	68ba      	ldr	r2, [r7, #8]
 80002f4:	fb02 f303 	mul.w	r3, r2, r3
 80002f8:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80002fa:	bf00      	nop
 80002fc:	4b06      	ldr	r3, [pc, #24]	@ (8000318 <DelayMs+0x44>)
 80002fe:	685a      	ldr	r2, [r3, #4]
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	1ad2      	subs	r2, r2, r3
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	429a      	cmp	r2, r3
 8000308:	d3f8      	bcc.n	80002fc <DelayMs+0x28>
}
 800030a:	bf00      	nop
 800030c:	bf00      	nop
 800030e:	3714      	adds	r7, #20
 8000310:	46bd      	mov	sp, r7
 8000312:	bc80      	pop	{r7}
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	e0001000 	.word	0xe0001000
 800031c:	20000000 	.word	0x20000000
 8000320:	10624dd3 	.word	0x10624dd3

08000324 <LCDbusywait>:
 */

#include "mylcd.h"

void LCDbusywait(void)//this function is to check busyflag
{
 8000324:	b480      	push	{r7}
 8000326:	b083      	sub	sp, #12
 8000328:	af00      	add	r7, sp, #0
	uint32_t state;
	//to make the D7 pin as input
	//#define LCD_BF LCD_D7(in mylcd.h)
	//to set MODER (mode register) as a General Purpose input (00)
	LCD_data_GPIO->MODER &= ~(BV(LCD_BF*2) | BV(LCD_BF*2+1));
 800032a:	4b10      	ldr	r3, [pc, #64]	@ (800036c <LCDbusywait+0x48>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	4a0f      	ldr	r2, [pc, #60]	@ (800036c <LCDbusywait+0x48>)
 8000330:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000334:	6013      	str	r3, [r2, #0]
	//to set RS = 0 as for command and instruction
	//to set RW = 1 for read mode
	//to set EN = 1
	//the data is to be fetch only when falling edge of EN
	//here BSRR (bit set/reset register) is used to set and reset the port
	LCD_ctr_GPIO->BSRR = BV(LCD_rs_clr) | BV(LCD_rw)| BV(LCD_en);
 8000336:	4b0d      	ldr	r3, [pc, #52]	@ (800036c <LCDbusywait+0x48>)
 8000338:	4a0d      	ldr	r2, [pc, #52]	@ (8000370 <LCDbusywait+0x4c>)
 800033a:	619a      	str	r2, [r3, #24]

	//to read data
	do
	{
		state = LCD_data_GPIO->IDR;
 800033c:	4b0b      	ldr	r3, [pc, #44]	@ (800036c <LCDbusywait+0x48>)
 800033e:	691b      	ldr	r3, [r3, #16]
 8000340:	607b      	str	r3, [r7, #4]
		//this loop will run until busy flag is on
	}while((state & BV(LCD_BF)) !=0 );
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	f003 0308 	and.w	r3, r3, #8
 8000348:	2b00      	cmp	r3, #0
 800034a:	d1f7      	bne.n	800033c <LCDbusywait+0x18>
	//we can write data on LCD
	//to write data on LCD
	//set RW = 0// #define LCD_rw_clr (LCD_rw+16)
	//set EN = 0 // falling edge....#define LCD_en_clr (LCD_en+16)
	//here BSRR (bit set/reset register) is used to set and reset the port
	LCD_ctr_GPIO->BSRR = BV(LCD_rw_clr) | BV(LCD_en_clr);
 800034c:	4b07      	ldr	r3, [pc, #28]	@ (800036c <LCDbusywait+0x48>)
 800034e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000352:	619a      	str	r2, [r3, #24]

	//to make the D7 pin as output
	//to set MODER (mode register) as a General Purpose output (01)
	LCD_data_GPIO->MODER |= BV(LCD_BF*2);
 8000354:	4b05      	ldr	r3, [pc, #20]	@ (800036c <LCDbusywait+0x48>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a04      	ldr	r2, [pc, #16]	@ (800036c <LCDbusywait+0x48>)
 800035a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800035e:	6013      	str	r3, [r2, #0]

}
 8000360:	bf00      	nop
 8000362:	370c      	adds	r7, #12
 8000364:	46bd      	mov	sp, r7
 8000366:	bc80      	pop	{r7}
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	40020c00 	.word	0x40020c00
 8000370:	002000c0 	.word	0x002000c0

08000374 <LCDwritenibble>:
void LCDwritenibble(uint8_t rs,uint8_t val)//this function is to set nibble because we set LCD to write 4-bit
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	4603      	mov	r3, r0
 800037c:	460a      	mov	r2, r1
 800037e:	71fb      	strb	r3, [r7, #7]
 8000380:	4613      	mov	r3, r2
 8000382:	71bb      	strb	r3, [r7, #6]
	//if lCD is set for command
	//to write data make RS = 1 and RW = 0
	//if LCD in data mode do nothing with RS and make RW = 1
	if(rs == LCD_cmd)
 8000384:	79fb      	ldrb	r3, [r7, #7]
 8000386:	2b00      	cmp	r3, #0
 8000388:	d104      	bne.n	8000394 <LCDwritenibble+0x20>
		LCD_ctr_GPIO->BSRR = BV(LCD_rs_clr) | BV(LCD_rw_clr);
 800038a:	4b11      	ldr	r3, [pc, #68]	@ (80003d0 <LCDwritenibble+0x5c>)
 800038c:	f44f 02c0 	mov.w	r2, #6291456	@ 0x600000
 8000390:	619a      	str	r2, [r3, #24]
 8000392:	e002      	b.n	800039a <LCDwritenibble+0x26>
	else
		LCD_ctr_GPIO->BSRR =BV(LCD_rs) | BV(LCD_rw_clr);
 8000394:	4b0e      	ldr	r3, [pc, #56]	@ (80003d0 <LCDwritenibble+0x5c>)
 8000396:	4a0f      	ldr	r2, [pc, #60]	@ (80003d4 <LCDwritenibble+0x60>)
 8000398:	619a      	str	r2, [r3, #24]

	//to write 4 bit data on LCD
	//to make GPIO as output ODR (output Data register)
	LCD_data_GPIO->ODR &= ~(BV(LCD_D7) | BV(LCD_D6) | BV(LCD_D5) | BV(LCD_D4));
 800039a:	4b0d      	ldr	r3, [pc, #52]	@ (80003d0 <LCDwritenibble+0x5c>)
 800039c:	695b      	ldr	r3, [r3, #20]
 800039e:	4a0c      	ldr	r2, [pc, #48]	@ (80003d0 <LCDwritenibble+0x5c>)
 80003a0:	f023 030f 	bic.w	r3, r3, #15
 80003a4:	6153      	str	r3, [r2, #20]
	LCD_data_GPIO->ODR |= val << LCD_D4;
 80003a6:	4b0a      	ldr	r3, [pc, #40]	@ (80003d0 <LCDwritenibble+0x5c>)
 80003a8:	695a      	ldr	r2, [r3, #20]
 80003aa:	79bb      	ldrb	r3, [r7, #6]
 80003ac:	4908      	ldr	r1, [pc, #32]	@ (80003d0 <LCDwritenibble+0x5c>)
 80003ae:	4313      	orrs	r3, r2
 80003b0:	614b      	str	r3, [r1, #20]

	//to make falling edge to fetch data
	LCD_ctr_GPIO->BSRR = BV(LCD_en);
 80003b2:	4b07      	ldr	r3, [pc, #28]	@ (80003d0 <LCDwritenibble+0x5c>)
 80003b4:	2280      	movs	r2, #128	@ 0x80
 80003b6:	619a      	str	r2, [r3, #24]
	DelayMs(1);
 80003b8:	2001      	movs	r0, #1
 80003ba:	f7ff ff8b 	bl	80002d4 <DelayMs>
	LCD_ctr_GPIO->BSRR = BV(LCD_en_clr);
 80003be:	4b04      	ldr	r3, [pc, #16]	@ (80003d0 <LCDwritenibble+0x5c>)
 80003c0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80003c4:	619a      	str	r2, [r3, #24]

}
 80003c6:	bf00      	nop
 80003c8:	3708      	adds	r7, #8
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}
 80003ce:	bf00      	nop
 80003d0:	40020c00 	.word	0x40020c00
 80003d4:	00400020 	.word	0x00400020

080003d8 <LCDwrite>:
void LCDwrite(uint8_t rs,uint8_t val)//this function is to convert 8-bit to 2 4-bit for nibble
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b084      	sub	sp, #16
 80003dc:	af00      	add	r7, sp, #0
 80003de:	4603      	mov	r3, r0
 80003e0:	460a      	mov	r2, r1
 80003e2:	71fb      	strb	r3, [r7, #7]
 80003e4:	4613      	mov	r3, r2
 80003e6:	71bb      	strb	r3, [r7, #6]
	uint8_t high = val >> 4, low = val & 0x0F;
 80003e8:	79bb      	ldrb	r3, [r7, #6]
 80003ea:	091b      	lsrs	r3, r3, #4
 80003ec:	73fb      	strb	r3, [r7, #15]
 80003ee:	79bb      	ldrb	r3, [r7, #6]
 80003f0:	f003 030f 	and.w	r3, r3, #15
 80003f4:	73bb      	strb	r3, [r7, #14]

	LCDwritenibble(rs,high);
 80003f6:	7bfa      	ldrb	r2, [r7, #15]
 80003f8:	79fb      	ldrb	r3, [r7, #7]
 80003fa:	4611      	mov	r1, r2
 80003fc:	4618      	mov	r0, r3
 80003fe:	f7ff ffb9 	bl	8000374 <LCDwritenibble>
	LCDwritenibble(rs,low);
 8000402:	7bba      	ldrb	r2, [r7, #14]
 8000404:	79fb      	ldrb	r3, [r7, #7]
 8000406:	4611      	mov	r1, r2
 8000408:	4618      	mov	r0, r3
 800040a:	f7ff ffb3 	bl	8000374 <LCDwritenibble>
	LCDbusywait();
 800040e:	f7ff ff89 	bl	8000324 <LCDbusywait>
	DelayMs(3);
 8000412:	2003      	movs	r0, #3
 8000414:	f7ff ff5e 	bl	80002d4 <DelayMs>
}
 8000418:	bf00      	nop
 800041a:	3710      	adds	r7, #16
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}

08000420 <LCDinit>:
void LCDinit(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
	DelayMs(50);
 8000424:	2032      	movs	r0, #50	@ 0x32
 8000426:	f7ff ff55 	bl	80002d4 <DelayMs>
	RCC->AHB1ENR |= BV(LCD_data_GPIO_en);
 800042a:	4b34      	ldr	r3, [pc, #208]	@ (80004fc <LCDinit+0xdc>)
 800042c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800042e:	4a33      	ldr	r2, [pc, #204]	@ (80004fc <LCDinit+0xdc>)
 8000430:	f043 0308 	orr.w	r3, r3, #8
 8000434:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR |= BV(LCD_ctr_GPIO_en);
 8000436:	4b31      	ldr	r3, [pc, #196]	@ (80004fc <LCDinit+0xdc>)
 8000438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800043a:	4a30      	ldr	r2, [pc, #192]	@ (80004fc <LCDinit+0xdc>)
 800043c:	f043 0308 	orr.w	r3, r3, #8
 8000440:	6313      	str	r3, [r2, #48]	@ 0x30

	LCD_data_GPIO->MODER &= ~(BV(LCD_D7*2+1) | BV(LCD_D6*2+1) | BV(LCD_D5*2+1) | BV(LCD_D4*2+1));
 8000442:	4b2f      	ldr	r3, [pc, #188]	@ (8000500 <LCDinit+0xe0>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	4a2e      	ldr	r2, [pc, #184]	@ (8000500 <LCDinit+0xe0>)
 8000448:	f023 03aa 	bic.w	r3, r3, #170	@ 0xaa
 800044c:	6013      	str	r3, [r2, #0]
	LCD_data_GPIO->MODER |= BV(LCD_D7*2) | BV(LCD_D6*2) | BV(LCD_D5*2) | BV(LCD_D4*2);
 800044e:	4b2c      	ldr	r3, [pc, #176]	@ (8000500 <LCDinit+0xe0>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	4a2b      	ldr	r2, [pc, #172]	@ (8000500 <LCDinit+0xe0>)
 8000454:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 8000458:	6013      	str	r3, [r2, #0]
	LCD_data_GPIO->OSPEEDR &= ~(BV(LCD_D7*2+1) | BV(LCD_D7*2) | BV(LCD_D6*2+1) | BV(LCD_D6*2) | BV(LCD_D5*2+1) | BV(LCD_D5*2) | BV(LCD_D4*2+1) | BV(LCD_D4*2));
 800045a:	4b29      	ldr	r3, [pc, #164]	@ (8000500 <LCDinit+0xe0>)
 800045c:	689b      	ldr	r3, [r3, #8]
 800045e:	4a28      	ldr	r2, [pc, #160]	@ (8000500 <LCDinit+0xe0>)
 8000460:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000464:	6093      	str	r3, [r2, #8]
	LCD_data_GPIO->PUPDR &= ~(BV(LCD_D7*2+1)| BV(LCD_D7*2) | BV(LCD_D6*2+1)| BV(LCD_D6*2) | BV(LCD_D5*2+1) | BV(LCD_D5*2) | BV(LCD_D4*2+1) | BV(LCD_D4*20) );
 8000466:	4b26      	ldr	r3, [pc, #152]	@ (8000500 <LCDinit+0xe0>)
 8000468:	68db      	ldr	r3, [r3, #12]
 800046a:	4a25      	ldr	r2, [pc, #148]	@ (8000500 <LCDinit+0xe0>)
 800046c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000470:	60d3      	str	r3, [r2, #12]
	LCD_data_GPIO->OTYPER &= ~(BV(LCD_D7) | BV(LCD_D6) | BV(LCD_D5) | BV(LCD_D4));
 8000472:	4b23      	ldr	r3, [pc, #140]	@ (8000500 <LCDinit+0xe0>)
 8000474:	685b      	ldr	r3, [r3, #4]
 8000476:	4a22      	ldr	r2, [pc, #136]	@ (8000500 <LCDinit+0xe0>)
 8000478:	f023 030f 	bic.w	r3, r3, #15
 800047c:	6053      	str	r3, [r2, #4]

	LCD_data_GPIO->BSRR = (BV(LCD_D7_clr) | BV(LCD_D6_clr) | BV(LCD_D5_clr) | BV(LCD_D4_clr));
 800047e:	4b20      	ldr	r3, [pc, #128]	@ (8000500 <LCDinit+0xe0>)
 8000480:	f44f 2270 	mov.w	r2, #983040	@ 0xf0000
 8000484:	619a      	str	r2, [r3, #24]

	LCD_ctr_GPIO->MODER &= ~(BV(LCD_rs*2+1) | BV(LCD_rw*2+1) | BV(LCD_en*2+1));
 8000486:	4b1e      	ldr	r3, [pc, #120]	@ (8000500 <LCDinit+0xe0>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	4a1d      	ldr	r2, [pc, #116]	@ (8000500 <LCDinit+0xe0>)
 800048c:	f423 4328 	bic.w	r3, r3, #43008	@ 0xa800
 8000490:	6013      	str	r3, [r2, #0]
	LCD_ctr_GPIO->MODER |= (BV(LCD_rs*2) | BV(LCD_rw*2) | BV(LCD_en*2));
 8000492:	4b1b      	ldr	r3, [pc, #108]	@ (8000500 <LCDinit+0xe0>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	4a1a      	ldr	r2, [pc, #104]	@ (8000500 <LCDinit+0xe0>)
 8000498:	f443 43a8 	orr.w	r3, r3, #21504	@ 0x5400
 800049c:	6013      	str	r3, [r2, #0]
	LCD_ctr_GPIO->OSPEEDR &= ~(BV(LCD_rs*2+1)| BV(LCD_rs*2)  | BV(LCD_rw*2+1)  | BV(LCD_rw*2)| BV(LCD_en*2+1) | BV(LCD_en*2));
 800049e:	4b18      	ldr	r3, [pc, #96]	@ (8000500 <LCDinit+0xe0>)
 80004a0:	689b      	ldr	r3, [r3, #8]
 80004a2:	4a17      	ldr	r2, [pc, #92]	@ (8000500 <LCDinit+0xe0>)
 80004a4:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 80004a8:	6093      	str	r3, [r2, #8]
	LCD_ctr_GPIO->PUPDR &= ~(BV(LCD_rs*2+1)| BV(LCD_rs*2)  | BV(LCD_rw*2+1) | BV(LCD_rw*2)  | BV(LCD_en*2+1)| BV(LCD_en*2));
 80004aa:	4b15      	ldr	r3, [pc, #84]	@ (8000500 <LCDinit+0xe0>)
 80004ac:	68db      	ldr	r3, [r3, #12]
 80004ae:	4a14      	ldr	r2, [pc, #80]	@ (8000500 <LCDinit+0xe0>)
 80004b0:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 80004b4:	60d3      	str	r3, [r2, #12]
	LCD_data_GPIO->OTYPER &= ~(BV(LCD_rs) | BV(LCD_rw) | BV(LCD_en));
 80004b6:	4b12      	ldr	r3, [pc, #72]	@ (8000500 <LCDinit+0xe0>)
 80004b8:	685b      	ldr	r3, [r3, #4]
 80004ba:	4a11      	ldr	r2, [pc, #68]	@ (8000500 <LCDinit+0xe0>)
 80004bc:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80004c0:	6053      	str	r3, [r2, #4]

	LCD_ctr_GPIO->BSRR = (BV(LCD_rs_clr) | BV(LCD_rw_clr) | BV(LCD_en_clr));
 80004c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000500 <LCDinit+0xe0>)
 80004c4:	f44f 0260 	mov.w	r2, #14680064	@ 0xe00000
 80004c8:	619a      	str	r2, [r3, #24]

	DelayMs(200);
 80004ca:	20c8      	movs	r0, #200	@ 0xc8
 80004cc:	f7ff ff02 	bl	80002d4 <DelayMs>


	LCDwrite(LCD_cmd,LCD_fn_set);
 80004d0:	2128      	movs	r1, #40	@ 0x28
 80004d2:	2000      	movs	r0, #0
 80004d4:	f7ff ff80 	bl	80003d8 <LCDwrite>

	LCDwrite(LCD_cmd,LCD_disp_ON);
 80004d8:	210f      	movs	r1, #15
 80004da:	2000      	movs	r0, #0
 80004dc:	f7ff ff7c 	bl	80003d8 <LCDwrite>

	LCDwrite(LCD_cmd,LCD_entry_mode);
 80004e0:	2180      	movs	r1, #128	@ 0x80
 80004e2:	2000      	movs	r0, #0
 80004e4:	f7ff ff78 	bl	80003d8 <LCDwrite>

	LCDwrite(LCD_cmd,LCD_clear);
 80004e8:	2101      	movs	r1, #1
 80004ea:	2000      	movs	r0, #0
 80004ec:	f7ff ff74 	bl	80003d8 <LCDwrite>

	DelayMs(200);
 80004f0:	20c8      	movs	r0, #200	@ 0xc8
 80004f2:	f7ff feef 	bl	80002d4 <DelayMs>

}
 80004f6:	bf00      	nop
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	40023800 	.word	0x40023800
 8000500:	40020c00 	.word	0x40020c00

08000504 <LCDputs>:

void LCDputs(uint8_t line,char str[])
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b084      	sub	sp, #16
 8000508:	af00      	add	r7, sp, #0
 800050a:	4603      	mov	r3, r0
 800050c:	6039      	str	r1, [r7, #0]
 800050e:	71fb      	strb	r3, [r7, #7]
	int i;

	LCDwrite(LCD_cmd,line);
 8000510:	79fb      	ldrb	r3, [r7, #7]
 8000512:	4619      	mov	r1, r3
 8000514:	2000      	movs	r0, #0
 8000516:	f7ff ff5f 	bl	80003d8 <LCDwrite>

	for(i=0;str[i] != '\0';i++)
 800051a:	2300      	movs	r3, #0
 800051c:	60fb      	str	r3, [r7, #12]
 800051e:	e00a      	b.n	8000536 <LCDputs+0x32>
		LCDwrite(LCD_data,str[i]);
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	683a      	ldr	r2, [r7, #0]
 8000524:	4413      	add	r3, r2
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	4619      	mov	r1, r3
 800052a:	2001      	movs	r0, #1
 800052c:	f7ff ff54 	bl	80003d8 <LCDwrite>
	for(i=0;str[i] != '\0';i++)
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	3301      	adds	r3, #1
 8000534:	60fb      	str	r3, [r7, #12]
 8000536:	68fb      	ldr	r3, [r7, #12]
 8000538:	683a      	ldr	r2, [r7, #0]
 800053a:	4413      	add	r3, r2
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	2b00      	cmp	r3, #0
 8000540:	d1ee      	bne.n	8000520 <LCDputs+0x1c>
	//exti0_flag = 1;
}
 8000542:	bf00      	nop
 8000544:	bf00      	nop
 8000546:	3710      	adds	r7, #16
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}

0800054c <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000554:	4b0e      	ldr	r3, [pc, #56]	@ (8000590 <DelayMs+0x44>)
 8000556:	685b      	ldr	r3, [r3, #4]
 8000558:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800055a:	4b0e      	ldr	r3, [pc, #56]	@ (8000594 <DelayMs+0x48>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4a0e      	ldr	r2, [pc, #56]	@ (8000598 <DelayMs+0x4c>)
 8000560:	fba2 2303 	umull	r2, r3, r2, r3
 8000564:	099b      	lsrs	r3, r3, #6
 8000566:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	68ba      	ldr	r2, [r7, #8]
 800056c:	fb02 f303 	mul.w	r3, r2, r3
 8000570:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000572:	bf00      	nop
 8000574:	4b06      	ldr	r3, [pc, #24]	@ (8000590 <DelayMs+0x44>)
 8000576:	685a      	ldr	r2, [r3, #4]
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	1ad2      	subs	r2, r2, r3
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	429a      	cmp	r2, r3
 8000580:	d3f8      	bcc.n	8000574 <DelayMs+0x28>
}
 8000582:	bf00      	nop
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	e0001000 	.word	0xe0001000
 8000594:	20000000 	.word	0x20000000
 8000598:	10624dd3 	.word	0x10624dd3

0800059c <LEDInIt>:
#include "myled.h"//my header file
#include "stm32f4xx.h"//stm32f4 header file

void LEDInIt(uint32_t pin) //function to initialize in built LED
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
	RCC->AHB1ENR |= BV(LEDGPIO_en);
 80005a4:	4b29      	ldr	r3, [pc, #164]	@ (800064c <LEDInIt+0xb0>)
 80005a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a8:	4a28      	ldr	r2, [pc, #160]	@ (800064c <LEDInIt+0xb0>)
 80005aa:	f043 0308 	orr.w	r3, r3, #8
 80005ae:	6313      	str	r3, [r2, #48]	@ 0x30
	LEDGPIO->MODER &= ~BV(pin*2+1);
 80005b0:	4b27      	ldr	r3, [pc, #156]	@ (8000650 <LEDInIt+0xb4>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	687a      	ldr	r2, [r7, #4]
 80005b6:	0052      	lsls	r2, r2, #1
 80005b8:	3201      	adds	r2, #1
 80005ba:	2101      	movs	r1, #1
 80005bc:	fa01 f202 	lsl.w	r2, r1, r2
 80005c0:	43d2      	mvns	r2, r2
 80005c2:	4611      	mov	r1, r2
 80005c4:	4a22      	ldr	r2, [pc, #136]	@ (8000650 <LEDInIt+0xb4>)
 80005c6:	400b      	ands	r3, r1
 80005c8:	6013      	str	r3, [r2, #0]
	LEDGPIO->MODER |= BV(pin*2);
 80005ca:	4b21      	ldr	r3, [pc, #132]	@ (8000650 <LEDInIt+0xb4>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	687a      	ldr	r2, [r7, #4]
 80005d0:	0052      	lsls	r2, r2, #1
 80005d2:	2101      	movs	r1, #1
 80005d4:	fa01 f202 	lsl.w	r2, r1, r2
 80005d8:	4611      	mov	r1, r2
 80005da:	4a1d      	ldr	r2, [pc, #116]	@ (8000650 <LEDInIt+0xb4>)
 80005dc:	430b      	orrs	r3, r1
 80005de:	6013      	str	r3, [r2, #0]
	LEDGPIO->OSPEEDR &= ~BV(pin*2+1) | BV(pin*2);
 80005e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000650 <LEDInIt+0xb4>)
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	687a      	ldr	r2, [r7, #4]
 80005e6:	0052      	lsls	r2, r2, #1
 80005e8:	3201      	adds	r2, #1
 80005ea:	2101      	movs	r1, #1
 80005ec:	fa01 f202 	lsl.w	r2, r1, r2
 80005f0:	43d1      	mvns	r1, r2
 80005f2:	687a      	ldr	r2, [r7, #4]
 80005f4:	0052      	lsls	r2, r2, #1
 80005f6:	2001      	movs	r0, #1
 80005f8:	fa00 f202 	lsl.w	r2, r0, r2
 80005fc:	430a      	orrs	r2, r1
 80005fe:	4611      	mov	r1, r2
 8000600:	4a13      	ldr	r2, [pc, #76]	@ (8000650 <LEDInIt+0xb4>)
 8000602:	400b      	ands	r3, r1
 8000604:	6093      	str	r3, [r2, #8]
	LEDGPIO->PUPDR &= ~BV(pin*2+1) | BV(pin*2);
 8000606:	4b12      	ldr	r3, [pc, #72]	@ (8000650 <LEDInIt+0xb4>)
 8000608:	68db      	ldr	r3, [r3, #12]
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	0052      	lsls	r2, r2, #1
 800060e:	3201      	adds	r2, #1
 8000610:	2101      	movs	r1, #1
 8000612:	fa01 f202 	lsl.w	r2, r1, r2
 8000616:	43d1      	mvns	r1, r2
 8000618:	687a      	ldr	r2, [r7, #4]
 800061a:	0052      	lsls	r2, r2, #1
 800061c:	2001      	movs	r0, #1
 800061e:	fa00 f202 	lsl.w	r2, r0, r2
 8000622:	430a      	orrs	r2, r1
 8000624:	4611      	mov	r1, r2
 8000626:	4a0a      	ldr	r2, [pc, #40]	@ (8000650 <LEDInIt+0xb4>)
 8000628:	400b      	ands	r3, r1
 800062a:	60d3      	str	r3, [r2, #12]
	LEDGPIO->OTYPER &= ~BV(pin);
 800062c:	4b08      	ldr	r3, [pc, #32]	@ (8000650 <LEDInIt+0xb4>)
 800062e:	685b      	ldr	r3, [r3, #4]
 8000630:	2101      	movs	r1, #1
 8000632:	687a      	ldr	r2, [r7, #4]
 8000634:	fa01 f202 	lsl.w	r2, r1, r2
 8000638:	43d2      	mvns	r2, r2
 800063a:	4611      	mov	r1, r2
 800063c:	4a04      	ldr	r2, [pc, #16]	@ (8000650 <LEDInIt+0xb4>)
 800063e:	400b      	ands	r3, r1
 8000640:	6053      	str	r3, [r2, #4]
}
 8000642:	bf00      	nop
 8000644:	370c      	adds	r7, #12
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr
 800064c:	40023800 	.word	0x40023800
 8000650:	40020c00 	.word	0x40020c00

08000654 <LEDon>:

void LEDon(uint32_t pin)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
	LEDGPIO->ODR |= BV(pin);
 800065c:	4b07      	ldr	r3, [pc, #28]	@ (800067c <LEDon+0x28>)
 800065e:	695b      	ldr	r3, [r3, #20]
 8000660:	2101      	movs	r1, #1
 8000662:	687a      	ldr	r2, [r7, #4]
 8000664:	fa01 f202 	lsl.w	r2, r1, r2
 8000668:	4611      	mov	r1, r2
 800066a:	4a04      	ldr	r2, [pc, #16]	@ (800067c <LEDon+0x28>)
 800066c:	430b      	orrs	r3, r1
 800066e:	6153      	str	r3, [r2, #20]
}
 8000670:	bf00      	nop
 8000672:	370c      	adds	r7, #12
 8000674:	46bd      	mov	sp, r7
 8000676:	bc80      	pop	{r7}
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	40020c00 	.word	0x40020c00

08000680 <LEDoff>:
void LEDoff(uint32_t pin)
{
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	LEDGPIO->ODR &= ~BV(pin);
 8000688:	4b07      	ldr	r3, [pc, #28]	@ (80006a8 <LEDoff+0x28>)
 800068a:	695b      	ldr	r3, [r3, #20]
 800068c:	2101      	movs	r1, #1
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	fa01 f202 	lsl.w	r2, r1, r2
 8000694:	43d2      	mvns	r2, r2
 8000696:	4611      	mov	r1, r2
 8000698:	4a03      	ldr	r2, [pc, #12]	@ (80006a8 <LEDoff+0x28>)
 800069a:	400b      	ands	r3, r1
 800069c:	6153      	str	r3, [r2, #20]
}
 800069e:	bf00      	nop
 80006a0:	370c      	adds	r7, #12
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bc80      	pop	{r7}
 80006a6:	4770      	bx	lr
 80006a8:	40020c00 	.word	0x40020c00

080006ac <LEDblink>:
void LEDblink(uint32_t pin,uint32_t delay)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
	LEDon(pin);
 80006b6:	6878      	ldr	r0, [r7, #4]
 80006b8:	f7ff ffcc 	bl	8000654 <LEDon>
	DelayMs(delay);
 80006bc:	6838      	ldr	r0, [r7, #0]
 80006be:	f7ff ff45 	bl	800054c <DelayMs>
	LEDoff(pin);
 80006c2:	6878      	ldr	r0, [r7, #4]
 80006c4:	f7ff ffdc 	bl	8000680 <LEDoff>
}
 80006c8:	bf00      	nop
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	db0b      	blt.n	80006fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006e2:	79fb      	ldrb	r3, [r7, #7]
 80006e4:	f003 021f 	and.w	r2, r3, #31
 80006e8:	4906      	ldr	r1, [pc, #24]	@ (8000704 <__NVIC_EnableIRQ+0x34>)
 80006ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ee:	095b      	lsrs	r3, r3, #5
 80006f0:	2001      	movs	r0, #1
 80006f2:	fa00 f202 	lsl.w	r2, r0, r2
 80006f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006fa:	bf00      	nop
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	bc80      	pop	{r7}
 8000702:	4770      	bx	lr
 8000704:	e000e100 	.word	0xe000e100

08000708 <Switchinit>:

#include "myled.h"
#include "myswitch.h"

void Switchinit(uint32_t pin)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
	RCC->AHB1ENR |= BV(SWITCH_GPIO_en);
 8000710:	4b2a      	ldr	r3, [pc, #168]	@ (80007bc <Switchinit+0xb4>)
 8000712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000714:	4a29      	ldr	r2, [pc, #164]	@ (80007bc <Switchinit+0xb4>)
 8000716:	f043 0301 	orr.w	r3, r3, #1
 800071a:	6313      	str	r3, [r2, #48]	@ 0x30

	SWITCH_GPIO->MODER &= ~(BV(pin*2+1) | BV(pin*2));
 800071c:	4b28      	ldr	r3, [pc, #160]	@ (80007c0 <Switchinit+0xb8>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	687a      	ldr	r2, [r7, #4]
 8000722:	0052      	lsls	r2, r2, #1
 8000724:	3201      	adds	r2, #1
 8000726:	2101      	movs	r1, #1
 8000728:	4091      	lsls	r1, r2
 800072a:	687a      	ldr	r2, [r7, #4]
 800072c:	0052      	lsls	r2, r2, #1
 800072e:	2001      	movs	r0, #1
 8000730:	fa00 f202 	lsl.w	r2, r0, r2
 8000734:	430a      	orrs	r2, r1
 8000736:	43d2      	mvns	r2, r2
 8000738:	4611      	mov	r1, r2
 800073a:	4a21      	ldr	r2, [pc, #132]	@ (80007c0 <Switchinit+0xb8>)
 800073c:	400b      	ands	r3, r1
 800073e:	6013      	str	r3, [r2, #0]

	SWITCH_GPIO->OSPEEDR &= ~(BV(pin*2+1) | BV(pin*2));
 8000740:	4b1f      	ldr	r3, [pc, #124]	@ (80007c0 <Switchinit+0xb8>)
 8000742:	689b      	ldr	r3, [r3, #8]
 8000744:	687a      	ldr	r2, [r7, #4]
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	3201      	adds	r2, #1
 800074a:	2101      	movs	r1, #1
 800074c:	4091      	lsls	r1, r2
 800074e:	687a      	ldr	r2, [r7, #4]
 8000750:	0052      	lsls	r2, r2, #1
 8000752:	2001      	movs	r0, #1
 8000754:	fa00 f202 	lsl.w	r2, r0, r2
 8000758:	430a      	orrs	r2, r1
 800075a:	43d2      	mvns	r2, r2
 800075c:	4611      	mov	r1, r2
 800075e:	4a18      	ldr	r2, [pc, #96]	@ (80007c0 <Switchinit+0xb8>)
 8000760:	400b      	ands	r3, r1
 8000762:	6093      	str	r3, [r2, #8]

	SWITCH_GPIO->PUPDR &= ~(BV(pin*2+1) | BV(pin*2));
 8000764:	4b16      	ldr	r3, [pc, #88]	@ (80007c0 <Switchinit+0xb8>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	687a      	ldr	r2, [r7, #4]
 800076a:	0052      	lsls	r2, r2, #1
 800076c:	3201      	adds	r2, #1
 800076e:	2101      	movs	r1, #1
 8000770:	4091      	lsls	r1, r2
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	0052      	lsls	r2, r2, #1
 8000776:	2001      	movs	r0, #1
 8000778:	fa00 f202 	lsl.w	r2, r0, r2
 800077c:	430a      	orrs	r2, r1
 800077e:	43d2      	mvns	r2, r2
 8000780:	4611      	mov	r1, r2
 8000782:	4a0f      	ldr	r2, [pc, #60]	@ (80007c0 <Switchinit+0xb8>)
 8000784:	400b      	ands	r3, r1
 8000786:	60d3      	str	r3, [r2, #12]

	EXTI->FTSR |= BV(SWITCH);
 8000788:	4b0e      	ldr	r3, [pc, #56]	@ (80007c4 <Switchinit+0xbc>)
 800078a:	68db      	ldr	r3, [r3, #12]
 800078c:	4a0d      	ldr	r2, [pc, #52]	@ (80007c4 <Switchinit+0xbc>)
 800078e:	f043 0301 	orr.w	r3, r3, #1
 8000792:	60d3      	str	r3, [r2, #12]

	EXTI->IMR |= BV(SWITCH);
 8000794:	4b0b      	ldr	r3, [pc, #44]	@ (80007c4 <Switchinit+0xbc>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a0a      	ldr	r2, [pc, #40]	@ (80007c4 <Switchinit+0xbc>)
 800079a:	f043 0301 	orr.w	r3, r3, #1
 800079e:	6013      	str	r3, [r2, #0]

	SYSCFG->EXTICR[0] &= ~(BV(3) | BV(2) | BV(1) | BV(0));
 80007a0:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <Switchinit+0xc0>)
 80007a2:	689b      	ldr	r3, [r3, #8]
 80007a4:	4a08      	ldr	r2, [pc, #32]	@ (80007c8 <Switchinit+0xc0>)
 80007a6:	f023 030f 	bic.w	r3, r3, #15
 80007aa:	6093      	str	r3, [r2, #8]

	NVIC_EnableIRQ(EXTI0_IRQn);
 80007ac:	2006      	movs	r0, #6
 80007ae:	f7ff ff8f 	bl	80006d0 <__NVIC_EnableIRQ>
}
 80007b2:	bf00      	nop
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	40023800 	.word	0x40023800
 80007c0:	40020000 	.word	0x40020000
 80007c4:	40013c00 	.word	0x40013c00
 80007c8:	40013800 	.word	0x40013800

080007cc <EXTI0_IRQHandler>:
}

volatile int exti0_flag = 0;

void EXTI0_IRQHandler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
	EXTI->PR |= BV(SWITCH);
 80007d0:	4b06      	ldr	r3, [pc, #24]	@ (80007ec <EXTI0_IRQHandler+0x20>)
 80007d2:	695b      	ldr	r3, [r3, #20]
 80007d4:	4a05      	ldr	r2, [pc, #20]	@ (80007ec <EXTI0_IRQHandler+0x20>)
 80007d6:	f043 0301 	orr.w	r3, r3, #1
 80007da:	6153      	str	r3, [r2, #20]

	//LEDblink(LED_blue,200);
	exti0_flag = 1;
 80007dc:	4b04      	ldr	r3, [pc, #16]	@ (80007f0 <EXTI0_IRQHandler+0x24>)
 80007de:	2201      	movs	r2, #1
 80007e0:	601a      	str	r2, [r3, #0]
}
 80007e2:	bf00      	nop
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bc80      	pop	{r7}
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	40013c00 	.word	0x40013c00
 80007f0:	20000074 	.word	0x20000074

080007f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b086      	sub	sp, #24
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007fc:	4a14      	ldr	r2, [pc, #80]	@ (8000850 <_sbrk+0x5c>)
 80007fe:	4b15      	ldr	r3, [pc, #84]	@ (8000854 <_sbrk+0x60>)
 8000800:	1ad3      	subs	r3, r2, r3
 8000802:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000808:	4b13      	ldr	r3, [pc, #76]	@ (8000858 <_sbrk+0x64>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d102      	bne.n	8000816 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000810:	4b11      	ldr	r3, [pc, #68]	@ (8000858 <_sbrk+0x64>)
 8000812:	4a12      	ldr	r2, [pc, #72]	@ (800085c <_sbrk+0x68>)
 8000814:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000816:	4b10      	ldr	r3, [pc, #64]	@ (8000858 <_sbrk+0x64>)
 8000818:	681a      	ldr	r2, [r3, #0]
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	4413      	add	r3, r2
 800081e:	693a      	ldr	r2, [r7, #16]
 8000820:	429a      	cmp	r2, r3
 8000822:	d207      	bcs.n	8000834 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000824:	f000 f89c 	bl	8000960 <__errno>
 8000828:	4603      	mov	r3, r0
 800082a:	220c      	movs	r2, #12
 800082c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800082e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000832:	e009      	b.n	8000848 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000834:	4b08      	ldr	r3, [pc, #32]	@ (8000858 <_sbrk+0x64>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800083a:	4b07      	ldr	r3, [pc, #28]	@ (8000858 <_sbrk+0x64>)
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4413      	add	r3, r2
 8000842:	4a05      	ldr	r2, [pc, #20]	@ (8000858 <_sbrk+0x64>)
 8000844:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000846:	68fb      	ldr	r3, [r7, #12]
}
 8000848:	4618      	mov	r0, r3
 800084a:	3718      	adds	r7, #24
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	20020000 	.word	0x20020000
 8000854:	00000400 	.word	0x00000400
 8000858:	20000078 	.word	0x20000078
 800085c:	200001c8 	.word	0x200001c8

08000860 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  DWT_Init();
 8000864:	f000 f802 	bl	800086c <DWT_Init>
}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}

0800086c <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000870:	4b14      	ldr	r3, [pc, #80]	@ (80008c4 <DWT_Init+0x58>)
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	4a13      	ldr	r2, [pc, #76]	@ (80008c4 <DWT_Init+0x58>)
 8000876:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800087a:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 800087c:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <DWT_Init+0x58>)
 800087e:	68db      	ldr	r3, [r3, #12]
 8000880:	4a10      	ldr	r2, [pc, #64]	@ (80008c4 <DWT_Init+0x58>)
 8000882:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000886:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000888:	4b0f      	ldr	r3, [pc, #60]	@ (80008c8 <DWT_Init+0x5c>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a0e      	ldr	r2, [pc, #56]	@ (80008c8 <DWT_Init+0x5c>)
 800088e:	f023 0301 	bic.w	r3, r3, #1
 8000892:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000894:	4b0c      	ldr	r3, [pc, #48]	@ (80008c8 <DWT_Init+0x5c>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a0b      	ldr	r2, [pc, #44]	@ (80008c8 <DWT_Init+0x5c>)
 800089a:	f043 0301 	orr.w	r3, r3, #1
 800089e:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80008a0:	4b09      	ldr	r3, [pc, #36]	@ (80008c8 <DWT_Init+0x5c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80008a6:	bf00      	nop
    __ASM volatile ("NOP");
 80008a8:	bf00      	nop
    __ASM volatile ("NOP");
 80008aa:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80008ac:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <DWT_Init+0x5c>)
 80008ae:	685b      	ldr	r3, [r3, #4]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	bf0c      	ite	eq
 80008b4:	2301      	moveq	r3, #1
 80008b6:	2300      	movne	r3, #0
 80008b8:	b2db      	uxtb	r3, r3
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	46bd      	mov	sp, r7
 80008be:	bc80      	pop	{r7}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	e000edf0 	.word	0xe000edf0
 80008c8:	e0001000 	.word	0xe0001000

080008cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008cc:	480d      	ldr	r0, [pc, #52]	@ (8000904 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008ce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008d0:	f7ff ffc6 	bl	8000860 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008d4:	480c      	ldr	r0, [pc, #48]	@ (8000908 <LoopForever+0x6>)
  ldr r1, =_edata
 80008d6:	490d      	ldr	r1, [pc, #52]	@ (800090c <LoopForever+0xa>)
  ldr r2, =_sidata
 80008d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000910 <LoopForever+0xe>)
  movs r3, #0
 80008da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008dc:	e002      	b.n	80008e4 <LoopCopyDataInit>

080008de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008e2:	3304      	adds	r3, #4

080008e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008e8:	d3f9      	bcc.n	80008de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000914 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008ec:	4c0a      	ldr	r4, [pc, #40]	@ (8000918 <LoopForever+0x16>)
  movs r3, #0
 80008ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008f0:	e001      	b.n	80008f6 <LoopFillZerobss>

080008f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008f4:	3204      	adds	r2, #4

080008f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008f8:	d3fb      	bcc.n	80008f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008fa:	f000 f837 	bl	800096c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008fe:	f7ff fcb7 	bl	8000270 <main>

08000902 <LoopForever>:

LoopForever:
  b LoopForever
 8000902:	e7fe      	b.n	8000902 <LoopForever>
  ldr   r0, =_estack
 8000904:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000908:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800090c:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000910:	080012b8 	.word	0x080012b8
  ldr r2, =_sbss
 8000914:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000918:	200001c4 	.word	0x200001c4

0800091c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800091c:	e7fe      	b.n	800091c <ADC_IRQHandler>
	...

08000920 <siprintf>:
 8000920:	b40e      	push	{r1, r2, r3}
 8000922:	b500      	push	{lr}
 8000924:	b09c      	sub	sp, #112	@ 0x70
 8000926:	ab1d      	add	r3, sp, #116	@ 0x74
 8000928:	9002      	str	r0, [sp, #8]
 800092a:	9006      	str	r0, [sp, #24]
 800092c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000930:	4809      	ldr	r0, [pc, #36]	@ (8000958 <siprintf+0x38>)
 8000932:	9107      	str	r1, [sp, #28]
 8000934:	9104      	str	r1, [sp, #16]
 8000936:	4909      	ldr	r1, [pc, #36]	@ (800095c <siprintf+0x3c>)
 8000938:	f853 2b04 	ldr.w	r2, [r3], #4
 800093c:	9105      	str	r1, [sp, #20]
 800093e:	6800      	ldr	r0, [r0, #0]
 8000940:	9301      	str	r3, [sp, #4]
 8000942:	a902      	add	r1, sp, #8
 8000944:	f000 f98c 	bl	8000c60 <_svfiprintf_r>
 8000948:	9b02      	ldr	r3, [sp, #8]
 800094a:	2200      	movs	r2, #0
 800094c:	701a      	strb	r2, [r3, #0]
 800094e:	b01c      	add	sp, #112	@ 0x70
 8000950:	f85d eb04 	ldr.w	lr, [sp], #4
 8000954:	b003      	add	sp, #12
 8000956:	4770      	bx	lr
 8000958:	20000004 	.word	0x20000004
 800095c:	ffff0208 	.word	0xffff0208

08000960 <__errno>:
 8000960:	4b01      	ldr	r3, [pc, #4]	@ (8000968 <__errno+0x8>)
 8000962:	6818      	ldr	r0, [r3, #0]
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	20000004 	.word	0x20000004

0800096c <__libc_init_array>:
 800096c:	b570      	push	{r4, r5, r6, lr}
 800096e:	4d0d      	ldr	r5, [pc, #52]	@ (80009a4 <__libc_init_array+0x38>)
 8000970:	4c0d      	ldr	r4, [pc, #52]	@ (80009a8 <__libc_init_array+0x3c>)
 8000972:	1b64      	subs	r4, r4, r5
 8000974:	10a4      	asrs	r4, r4, #2
 8000976:	2600      	movs	r6, #0
 8000978:	42a6      	cmp	r6, r4
 800097a:	d109      	bne.n	8000990 <__libc_init_array+0x24>
 800097c:	4d0b      	ldr	r5, [pc, #44]	@ (80009ac <__libc_init_array+0x40>)
 800097e:	4c0c      	ldr	r4, [pc, #48]	@ (80009b0 <__libc_init_array+0x44>)
 8000980:	f000 fc66 	bl	8001250 <_init>
 8000984:	1b64      	subs	r4, r4, r5
 8000986:	10a4      	asrs	r4, r4, #2
 8000988:	2600      	movs	r6, #0
 800098a:	42a6      	cmp	r6, r4
 800098c:	d105      	bne.n	800099a <__libc_init_array+0x2e>
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f855 3b04 	ldr.w	r3, [r5], #4
 8000994:	4798      	blx	r3
 8000996:	3601      	adds	r6, #1
 8000998:	e7ee      	b.n	8000978 <__libc_init_array+0xc>
 800099a:	f855 3b04 	ldr.w	r3, [r5], #4
 800099e:	4798      	blx	r3
 80009a0:	3601      	adds	r6, #1
 80009a2:	e7f2      	b.n	800098a <__libc_init_array+0x1e>
 80009a4:	080012b0 	.word	0x080012b0
 80009a8:	080012b0 	.word	0x080012b0
 80009ac:	080012b0 	.word	0x080012b0
 80009b0:	080012b4 	.word	0x080012b4

080009b4 <__retarget_lock_acquire_recursive>:
 80009b4:	4770      	bx	lr

080009b6 <__retarget_lock_release_recursive>:
 80009b6:	4770      	bx	lr

080009b8 <_free_r>:
 80009b8:	b538      	push	{r3, r4, r5, lr}
 80009ba:	4605      	mov	r5, r0
 80009bc:	2900      	cmp	r1, #0
 80009be:	d041      	beq.n	8000a44 <_free_r+0x8c>
 80009c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80009c4:	1f0c      	subs	r4, r1, #4
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	bfb8      	it	lt
 80009ca:	18e4      	addlt	r4, r4, r3
 80009cc:	f000 f8e0 	bl	8000b90 <__malloc_lock>
 80009d0:	4a1d      	ldr	r2, [pc, #116]	@ (8000a48 <_free_r+0x90>)
 80009d2:	6813      	ldr	r3, [r2, #0]
 80009d4:	b933      	cbnz	r3, 80009e4 <_free_r+0x2c>
 80009d6:	6063      	str	r3, [r4, #4]
 80009d8:	6014      	str	r4, [r2, #0]
 80009da:	4628      	mov	r0, r5
 80009dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80009e0:	f000 b8dc 	b.w	8000b9c <__malloc_unlock>
 80009e4:	42a3      	cmp	r3, r4
 80009e6:	d908      	bls.n	80009fa <_free_r+0x42>
 80009e8:	6820      	ldr	r0, [r4, #0]
 80009ea:	1821      	adds	r1, r4, r0
 80009ec:	428b      	cmp	r3, r1
 80009ee:	bf01      	itttt	eq
 80009f0:	6819      	ldreq	r1, [r3, #0]
 80009f2:	685b      	ldreq	r3, [r3, #4]
 80009f4:	1809      	addeq	r1, r1, r0
 80009f6:	6021      	streq	r1, [r4, #0]
 80009f8:	e7ed      	b.n	80009d6 <_free_r+0x1e>
 80009fa:	461a      	mov	r2, r3
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	b10b      	cbz	r3, 8000a04 <_free_r+0x4c>
 8000a00:	42a3      	cmp	r3, r4
 8000a02:	d9fa      	bls.n	80009fa <_free_r+0x42>
 8000a04:	6811      	ldr	r1, [r2, #0]
 8000a06:	1850      	adds	r0, r2, r1
 8000a08:	42a0      	cmp	r0, r4
 8000a0a:	d10b      	bne.n	8000a24 <_free_r+0x6c>
 8000a0c:	6820      	ldr	r0, [r4, #0]
 8000a0e:	4401      	add	r1, r0
 8000a10:	1850      	adds	r0, r2, r1
 8000a12:	4283      	cmp	r3, r0
 8000a14:	6011      	str	r1, [r2, #0]
 8000a16:	d1e0      	bne.n	80009da <_free_r+0x22>
 8000a18:	6818      	ldr	r0, [r3, #0]
 8000a1a:	685b      	ldr	r3, [r3, #4]
 8000a1c:	6053      	str	r3, [r2, #4]
 8000a1e:	4408      	add	r0, r1
 8000a20:	6010      	str	r0, [r2, #0]
 8000a22:	e7da      	b.n	80009da <_free_r+0x22>
 8000a24:	d902      	bls.n	8000a2c <_free_r+0x74>
 8000a26:	230c      	movs	r3, #12
 8000a28:	602b      	str	r3, [r5, #0]
 8000a2a:	e7d6      	b.n	80009da <_free_r+0x22>
 8000a2c:	6820      	ldr	r0, [r4, #0]
 8000a2e:	1821      	adds	r1, r4, r0
 8000a30:	428b      	cmp	r3, r1
 8000a32:	bf04      	itt	eq
 8000a34:	6819      	ldreq	r1, [r3, #0]
 8000a36:	685b      	ldreq	r3, [r3, #4]
 8000a38:	6063      	str	r3, [r4, #4]
 8000a3a:	bf04      	itt	eq
 8000a3c:	1809      	addeq	r1, r1, r0
 8000a3e:	6021      	streq	r1, [r4, #0]
 8000a40:	6054      	str	r4, [r2, #4]
 8000a42:	e7ca      	b.n	80009da <_free_r+0x22>
 8000a44:	bd38      	pop	{r3, r4, r5, pc}
 8000a46:	bf00      	nop
 8000a48:	200001c0 	.word	0x200001c0

08000a4c <sbrk_aligned>:
 8000a4c:	b570      	push	{r4, r5, r6, lr}
 8000a4e:	4e0f      	ldr	r6, [pc, #60]	@ (8000a8c <sbrk_aligned+0x40>)
 8000a50:	460c      	mov	r4, r1
 8000a52:	6831      	ldr	r1, [r6, #0]
 8000a54:	4605      	mov	r5, r0
 8000a56:	b911      	cbnz	r1, 8000a5e <sbrk_aligned+0x12>
 8000a58:	f000 fba6 	bl	80011a8 <_sbrk_r>
 8000a5c:	6030      	str	r0, [r6, #0]
 8000a5e:	4621      	mov	r1, r4
 8000a60:	4628      	mov	r0, r5
 8000a62:	f000 fba1 	bl	80011a8 <_sbrk_r>
 8000a66:	1c43      	adds	r3, r0, #1
 8000a68:	d103      	bne.n	8000a72 <sbrk_aligned+0x26>
 8000a6a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000a6e:	4620      	mov	r0, r4
 8000a70:	bd70      	pop	{r4, r5, r6, pc}
 8000a72:	1cc4      	adds	r4, r0, #3
 8000a74:	f024 0403 	bic.w	r4, r4, #3
 8000a78:	42a0      	cmp	r0, r4
 8000a7a:	d0f8      	beq.n	8000a6e <sbrk_aligned+0x22>
 8000a7c:	1a21      	subs	r1, r4, r0
 8000a7e:	4628      	mov	r0, r5
 8000a80:	f000 fb92 	bl	80011a8 <_sbrk_r>
 8000a84:	3001      	adds	r0, #1
 8000a86:	d1f2      	bne.n	8000a6e <sbrk_aligned+0x22>
 8000a88:	e7ef      	b.n	8000a6a <sbrk_aligned+0x1e>
 8000a8a:	bf00      	nop
 8000a8c:	200001bc 	.word	0x200001bc

08000a90 <_malloc_r>:
 8000a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000a94:	1ccd      	adds	r5, r1, #3
 8000a96:	f025 0503 	bic.w	r5, r5, #3
 8000a9a:	3508      	adds	r5, #8
 8000a9c:	2d0c      	cmp	r5, #12
 8000a9e:	bf38      	it	cc
 8000aa0:	250c      	movcc	r5, #12
 8000aa2:	2d00      	cmp	r5, #0
 8000aa4:	4606      	mov	r6, r0
 8000aa6:	db01      	blt.n	8000aac <_malloc_r+0x1c>
 8000aa8:	42a9      	cmp	r1, r5
 8000aaa:	d904      	bls.n	8000ab6 <_malloc_r+0x26>
 8000aac:	230c      	movs	r3, #12
 8000aae:	6033      	str	r3, [r6, #0]
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000ab6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000b8c <_malloc_r+0xfc>
 8000aba:	f000 f869 	bl	8000b90 <__malloc_lock>
 8000abe:	f8d8 3000 	ldr.w	r3, [r8]
 8000ac2:	461c      	mov	r4, r3
 8000ac4:	bb44      	cbnz	r4, 8000b18 <_malloc_r+0x88>
 8000ac6:	4629      	mov	r1, r5
 8000ac8:	4630      	mov	r0, r6
 8000aca:	f7ff ffbf 	bl	8000a4c <sbrk_aligned>
 8000ace:	1c43      	adds	r3, r0, #1
 8000ad0:	4604      	mov	r4, r0
 8000ad2:	d158      	bne.n	8000b86 <_malloc_r+0xf6>
 8000ad4:	f8d8 4000 	ldr.w	r4, [r8]
 8000ad8:	4627      	mov	r7, r4
 8000ada:	2f00      	cmp	r7, #0
 8000adc:	d143      	bne.n	8000b66 <_malloc_r+0xd6>
 8000ade:	2c00      	cmp	r4, #0
 8000ae0:	d04b      	beq.n	8000b7a <_malloc_r+0xea>
 8000ae2:	6823      	ldr	r3, [r4, #0]
 8000ae4:	4639      	mov	r1, r7
 8000ae6:	4630      	mov	r0, r6
 8000ae8:	eb04 0903 	add.w	r9, r4, r3
 8000aec:	f000 fb5c 	bl	80011a8 <_sbrk_r>
 8000af0:	4581      	cmp	r9, r0
 8000af2:	d142      	bne.n	8000b7a <_malloc_r+0xea>
 8000af4:	6821      	ldr	r1, [r4, #0]
 8000af6:	1a6d      	subs	r5, r5, r1
 8000af8:	4629      	mov	r1, r5
 8000afa:	4630      	mov	r0, r6
 8000afc:	f7ff ffa6 	bl	8000a4c <sbrk_aligned>
 8000b00:	3001      	adds	r0, #1
 8000b02:	d03a      	beq.n	8000b7a <_malloc_r+0xea>
 8000b04:	6823      	ldr	r3, [r4, #0]
 8000b06:	442b      	add	r3, r5
 8000b08:	6023      	str	r3, [r4, #0]
 8000b0a:	f8d8 3000 	ldr.w	r3, [r8]
 8000b0e:	685a      	ldr	r2, [r3, #4]
 8000b10:	bb62      	cbnz	r2, 8000b6c <_malloc_r+0xdc>
 8000b12:	f8c8 7000 	str.w	r7, [r8]
 8000b16:	e00f      	b.n	8000b38 <_malloc_r+0xa8>
 8000b18:	6822      	ldr	r2, [r4, #0]
 8000b1a:	1b52      	subs	r2, r2, r5
 8000b1c:	d420      	bmi.n	8000b60 <_malloc_r+0xd0>
 8000b1e:	2a0b      	cmp	r2, #11
 8000b20:	d917      	bls.n	8000b52 <_malloc_r+0xc2>
 8000b22:	1961      	adds	r1, r4, r5
 8000b24:	42a3      	cmp	r3, r4
 8000b26:	6025      	str	r5, [r4, #0]
 8000b28:	bf18      	it	ne
 8000b2a:	6059      	strne	r1, [r3, #4]
 8000b2c:	6863      	ldr	r3, [r4, #4]
 8000b2e:	bf08      	it	eq
 8000b30:	f8c8 1000 	streq.w	r1, [r8]
 8000b34:	5162      	str	r2, [r4, r5]
 8000b36:	604b      	str	r3, [r1, #4]
 8000b38:	4630      	mov	r0, r6
 8000b3a:	f000 f82f 	bl	8000b9c <__malloc_unlock>
 8000b3e:	f104 000b 	add.w	r0, r4, #11
 8000b42:	1d23      	adds	r3, r4, #4
 8000b44:	f020 0007 	bic.w	r0, r0, #7
 8000b48:	1ac2      	subs	r2, r0, r3
 8000b4a:	bf1c      	itt	ne
 8000b4c:	1a1b      	subne	r3, r3, r0
 8000b4e:	50a3      	strne	r3, [r4, r2]
 8000b50:	e7af      	b.n	8000ab2 <_malloc_r+0x22>
 8000b52:	6862      	ldr	r2, [r4, #4]
 8000b54:	42a3      	cmp	r3, r4
 8000b56:	bf0c      	ite	eq
 8000b58:	f8c8 2000 	streq.w	r2, [r8]
 8000b5c:	605a      	strne	r2, [r3, #4]
 8000b5e:	e7eb      	b.n	8000b38 <_malloc_r+0xa8>
 8000b60:	4623      	mov	r3, r4
 8000b62:	6864      	ldr	r4, [r4, #4]
 8000b64:	e7ae      	b.n	8000ac4 <_malloc_r+0x34>
 8000b66:	463c      	mov	r4, r7
 8000b68:	687f      	ldr	r7, [r7, #4]
 8000b6a:	e7b6      	b.n	8000ada <_malloc_r+0x4a>
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	42a3      	cmp	r3, r4
 8000b72:	d1fb      	bne.n	8000b6c <_malloc_r+0xdc>
 8000b74:	2300      	movs	r3, #0
 8000b76:	6053      	str	r3, [r2, #4]
 8000b78:	e7de      	b.n	8000b38 <_malloc_r+0xa8>
 8000b7a:	230c      	movs	r3, #12
 8000b7c:	6033      	str	r3, [r6, #0]
 8000b7e:	4630      	mov	r0, r6
 8000b80:	f000 f80c 	bl	8000b9c <__malloc_unlock>
 8000b84:	e794      	b.n	8000ab0 <_malloc_r+0x20>
 8000b86:	6005      	str	r5, [r0, #0]
 8000b88:	e7d6      	b.n	8000b38 <_malloc_r+0xa8>
 8000b8a:	bf00      	nop
 8000b8c:	200001c0 	.word	0x200001c0

08000b90 <__malloc_lock>:
 8000b90:	4801      	ldr	r0, [pc, #4]	@ (8000b98 <__malloc_lock+0x8>)
 8000b92:	f7ff bf0f 	b.w	80009b4 <__retarget_lock_acquire_recursive>
 8000b96:	bf00      	nop
 8000b98:	200001b8 	.word	0x200001b8

08000b9c <__malloc_unlock>:
 8000b9c:	4801      	ldr	r0, [pc, #4]	@ (8000ba4 <__malloc_unlock+0x8>)
 8000b9e:	f7ff bf0a 	b.w	80009b6 <__retarget_lock_release_recursive>
 8000ba2:	bf00      	nop
 8000ba4:	200001b8 	.word	0x200001b8

08000ba8 <__ssputs_r>:
 8000ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bac:	688e      	ldr	r6, [r1, #8]
 8000bae:	461f      	mov	r7, r3
 8000bb0:	42be      	cmp	r6, r7
 8000bb2:	680b      	ldr	r3, [r1, #0]
 8000bb4:	4682      	mov	sl, r0
 8000bb6:	460c      	mov	r4, r1
 8000bb8:	4690      	mov	r8, r2
 8000bba:	d82d      	bhi.n	8000c18 <__ssputs_r+0x70>
 8000bbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000bc0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000bc4:	d026      	beq.n	8000c14 <__ssputs_r+0x6c>
 8000bc6:	6965      	ldr	r5, [r4, #20]
 8000bc8:	6909      	ldr	r1, [r1, #16]
 8000bca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000bce:	eba3 0901 	sub.w	r9, r3, r1
 8000bd2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000bd6:	1c7b      	adds	r3, r7, #1
 8000bd8:	444b      	add	r3, r9
 8000bda:	106d      	asrs	r5, r5, #1
 8000bdc:	429d      	cmp	r5, r3
 8000bde:	bf38      	it	cc
 8000be0:	461d      	movcc	r5, r3
 8000be2:	0553      	lsls	r3, r2, #21
 8000be4:	d527      	bpl.n	8000c36 <__ssputs_r+0x8e>
 8000be6:	4629      	mov	r1, r5
 8000be8:	f7ff ff52 	bl	8000a90 <_malloc_r>
 8000bec:	4606      	mov	r6, r0
 8000bee:	b360      	cbz	r0, 8000c4a <__ssputs_r+0xa2>
 8000bf0:	6921      	ldr	r1, [r4, #16]
 8000bf2:	464a      	mov	r2, r9
 8000bf4:	f000 fae8 	bl	80011c8 <memcpy>
 8000bf8:	89a3      	ldrh	r3, [r4, #12]
 8000bfa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000bfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c02:	81a3      	strh	r3, [r4, #12]
 8000c04:	6126      	str	r6, [r4, #16]
 8000c06:	6165      	str	r5, [r4, #20]
 8000c08:	444e      	add	r6, r9
 8000c0a:	eba5 0509 	sub.w	r5, r5, r9
 8000c0e:	6026      	str	r6, [r4, #0]
 8000c10:	60a5      	str	r5, [r4, #8]
 8000c12:	463e      	mov	r6, r7
 8000c14:	42be      	cmp	r6, r7
 8000c16:	d900      	bls.n	8000c1a <__ssputs_r+0x72>
 8000c18:	463e      	mov	r6, r7
 8000c1a:	6820      	ldr	r0, [r4, #0]
 8000c1c:	4632      	mov	r2, r6
 8000c1e:	4641      	mov	r1, r8
 8000c20:	f000 faa8 	bl	8001174 <memmove>
 8000c24:	68a3      	ldr	r3, [r4, #8]
 8000c26:	1b9b      	subs	r3, r3, r6
 8000c28:	60a3      	str	r3, [r4, #8]
 8000c2a:	6823      	ldr	r3, [r4, #0]
 8000c2c:	4433      	add	r3, r6
 8000c2e:	6023      	str	r3, [r4, #0]
 8000c30:	2000      	movs	r0, #0
 8000c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c36:	462a      	mov	r2, r5
 8000c38:	f000 fad4 	bl	80011e4 <_realloc_r>
 8000c3c:	4606      	mov	r6, r0
 8000c3e:	2800      	cmp	r0, #0
 8000c40:	d1e0      	bne.n	8000c04 <__ssputs_r+0x5c>
 8000c42:	6921      	ldr	r1, [r4, #16]
 8000c44:	4650      	mov	r0, sl
 8000c46:	f7ff feb7 	bl	80009b8 <_free_r>
 8000c4a:	230c      	movs	r3, #12
 8000c4c:	f8ca 3000 	str.w	r3, [sl]
 8000c50:	89a3      	ldrh	r3, [r4, #12]
 8000c52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c56:	81a3      	strh	r3, [r4, #12]
 8000c58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c5c:	e7e9      	b.n	8000c32 <__ssputs_r+0x8a>
	...

08000c60 <_svfiprintf_r>:
 8000c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c64:	4698      	mov	r8, r3
 8000c66:	898b      	ldrh	r3, [r1, #12]
 8000c68:	061b      	lsls	r3, r3, #24
 8000c6a:	b09d      	sub	sp, #116	@ 0x74
 8000c6c:	4607      	mov	r7, r0
 8000c6e:	460d      	mov	r5, r1
 8000c70:	4614      	mov	r4, r2
 8000c72:	d510      	bpl.n	8000c96 <_svfiprintf_r+0x36>
 8000c74:	690b      	ldr	r3, [r1, #16]
 8000c76:	b973      	cbnz	r3, 8000c96 <_svfiprintf_r+0x36>
 8000c78:	2140      	movs	r1, #64	@ 0x40
 8000c7a:	f7ff ff09 	bl	8000a90 <_malloc_r>
 8000c7e:	6028      	str	r0, [r5, #0]
 8000c80:	6128      	str	r0, [r5, #16]
 8000c82:	b930      	cbnz	r0, 8000c92 <_svfiprintf_r+0x32>
 8000c84:	230c      	movs	r3, #12
 8000c86:	603b      	str	r3, [r7, #0]
 8000c88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c8c:	b01d      	add	sp, #116	@ 0x74
 8000c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c92:	2340      	movs	r3, #64	@ 0x40
 8000c94:	616b      	str	r3, [r5, #20]
 8000c96:	2300      	movs	r3, #0
 8000c98:	9309      	str	r3, [sp, #36]	@ 0x24
 8000c9a:	2320      	movs	r3, #32
 8000c9c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000ca0:	f8cd 800c 	str.w	r8, [sp, #12]
 8000ca4:	2330      	movs	r3, #48	@ 0x30
 8000ca6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000e44 <_svfiprintf_r+0x1e4>
 8000caa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000cae:	f04f 0901 	mov.w	r9, #1
 8000cb2:	4623      	mov	r3, r4
 8000cb4:	469a      	mov	sl, r3
 8000cb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000cba:	b10a      	cbz	r2, 8000cc0 <_svfiprintf_r+0x60>
 8000cbc:	2a25      	cmp	r2, #37	@ 0x25
 8000cbe:	d1f9      	bne.n	8000cb4 <_svfiprintf_r+0x54>
 8000cc0:	ebba 0b04 	subs.w	fp, sl, r4
 8000cc4:	d00b      	beq.n	8000cde <_svfiprintf_r+0x7e>
 8000cc6:	465b      	mov	r3, fp
 8000cc8:	4622      	mov	r2, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	4638      	mov	r0, r7
 8000cce:	f7ff ff6b 	bl	8000ba8 <__ssputs_r>
 8000cd2:	3001      	adds	r0, #1
 8000cd4:	f000 80a7 	beq.w	8000e26 <_svfiprintf_r+0x1c6>
 8000cd8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000cda:	445a      	add	r2, fp
 8000cdc:	9209      	str	r2, [sp, #36]	@ 0x24
 8000cde:	f89a 3000 	ldrb.w	r3, [sl]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f000 809f 	beq.w	8000e26 <_svfiprintf_r+0x1c6>
 8000ce8:	2300      	movs	r3, #0
 8000cea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000cf2:	f10a 0a01 	add.w	sl, sl, #1
 8000cf6:	9304      	str	r3, [sp, #16]
 8000cf8:	9307      	str	r3, [sp, #28]
 8000cfa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000cfe:	931a      	str	r3, [sp, #104]	@ 0x68
 8000d00:	4654      	mov	r4, sl
 8000d02:	2205      	movs	r2, #5
 8000d04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000d08:	484e      	ldr	r0, [pc, #312]	@ (8000e44 <_svfiprintf_r+0x1e4>)
 8000d0a:	f7ff fa61 	bl	80001d0 <memchr>
 8000d0e:	9a04      	ldr	r2, [sp, #16]
 8000d10:	b9d8      	cbnz	r0, 8000d4a <_svfiprintf_r+0xea>
 8000d12:	06d0      	lsls	r0, r2, #27
 8000d14:	bf44      	itt	mi
 8000d16:	2320      	movmi	r3, #32
 8000d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000d1c:	0711      	lsls	r1, r2, #28
 8000d1e:	bf44      	itt	mi
 8000d20:	232b      	movmi	r3, #43	@ 0x2b
 8000d22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000d26:	f89a 3000 	ldrb.w	r3, [sl]
 8000d2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8000d2c:	d015      	beq.n	8000d5a <_svfiprintf_r+0xfa>
 8000d2e:	9a07      	ldr	r2, [sp, #28]
 8000d30:	4654      	mov	r4, sl
 8000d32:	2000      	movs	r0, #0
 8000d34:	f04f 0c0a 	mov.w	ip, #10
 8000d38:	4621      	mov	r1, r4
 8000d3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000d3e:	3b30      	subs	r3, #48	@ 0x30
 8000d40:	2b09      	cmp	r3, #9
 8000d42:	d94b      	bls.n	8000ddc <_svfiprintf_r+0x17c>
 8000d44:	b1b0      	cbz	r0, 8000d74 <_svfiprintf_r+0x114>
 8000d46:	9207      	str	r2, [sp, #28]
 8000d48:	e014      	b.n	8000d74 <_svfiprintf_r+0x114>
 8000d4a:	eba0 0308 	sub.w	r3, r0, r8
 8000d4e:	fa09 f303 	lsl.w	r3, r9, r3
 8000d52:	4313      	orrs	r3, r2
 8000d54:	9304      	str	r3, [sp, #16]
 8000d56:	46a2      	mov	sl, r4
 8000d58:	e7d2      	b.n	8000d00 <_svfiprintf_r+0xa0>
 8000d5a:	9b03      	ldr	r3, [sp, #12]
 8000d5c:	1d19      	adds	r1, r3, #4
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	9103      	str	r1, [sp, #12]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	bfbb      	ittet	lt
 8000d66:	425b      	neglt	r3, r3
 8000d68:	f042 0202 	orrlt.w	r2, r2, #2
 8000d6c:	9307      	strge	r3, [sp, #28]
 8000d6e:	9307      	strlt	r3, [sp, #28]
 8000d70:	bfb8      	it	lt
 8000d72:	9204      	strlt	r2, [sp, #16]
 8000d74:	7823      	ldrb	r3, [r4, #0]
 8000d76:	2b2e      	cmp	r3, #46	@ 0x2e
 8000d78:	d10a      	bne.n	8000d90 <_svfiprintf_r+0x130>
 8000d7a:	7863      	ldrb	r3, [r4, #1]
 8000d7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8000d7e:	d132      	bne.n	8000de6 <_svfiprintf_r+0x186>
 8000d80:	9b03      	ldr	r3, [sp, #12]
 8000d82:	1d1a      	adds	r2, r3, #4
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	9203      	str	r2, [sp, #12]
 8000d88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000d8c:	3402      	adds	r4, #2
 8000d8e:	9305      	str	r3, [sp, #20]
 8000d90:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000e48 <_svfiprintf_r+0x1e8>
 8000d94:	7821      	ldrb	r1, [r4, #0]
 8000d96:	2203      	movs	r2, #3
 8000d98:	4650      	mov	r0, sl
 8000d9a:	f7ff fa19 	bl	80001d0 <memchr>
 8000d9e:	b138      	cbz	r0, 8000db0 <_svfiprintf_r+0x150>
 8000da0:	9b04      	ldr	r3, [sp, #16]
 8000da2:	eba0 000a 	sub.w	r0, r0, sl
 8000da6:	2240      	movs	r2, #64	@ 0x40
 8000da8:	4082      	lsls	r2, r0
 8000daa:	4313      	orrs	r3, r2
 8000dac:	3401      	adds	r4, #1
 8000dae:	9304      	str	r3, [sp, #16]
 8000db0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000db4:	4825      	ldr	r0, [pc, #148]	@ (8000e4c <_svfiprintf_r+0x1ec>)
 8000db6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000dba:	2206      	movs	r2, #6
 8000dbc:	f7ff fa08 	bl	80001d0 <memchr>
 8000dc0:	2800      	cmp	r0, #0
 8000dc2:	d036      	beq.n	8000e32 <_svfiprintf_r+0x1d2>
 8000dc4:	4b22      	ldr	r3, [pc, #136]	@ (8000e50 <_svfiprintf_r+0x1f0>)
 8000dc6:	bb1b      	cbnz	r3, 8000e10 <_svfiprintf_r+0x1b0>
 8000dc8:	9b03      	ldr	r3, [sp, #12]
 8000dca:	3307      	adds	r3, #7
 8000dcc:	f023 0307 	bic.w	r3, r3, #7
 8000dd0:	3308      	adds	r3, #8
 8000dd2:	9303      	str	r3, [sp, #12]
 8000dd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000dd6:	4433      	add	r3, r6
 8000dd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8000dda:	e76a      	b.n	8000cb2 <_svfiprintf_r+0x52>
 8000ddc:	fb0c 3202 	mla	r2, ip, r2, r3
 8000de0:	460c      	mov	r4, r1
 8000de2:	2001      	movs	r0, #1
 8000de4:	e7a8      	b.n	8000d38 <_svfiprintf_r+0xd8>
 8000de6:	2300      	movs	r3, #0
 8000de8:	3401      	adds	r4, #1
 8000dea:	9305      	str	r3, [sp, #20]
 8000dec:	4619      	mov	r1, r3
 8000dee:	f04f 0c0a 	mov.w	ip, #10
 8000df2:	4620      	mov	r0, r4
 8000df4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000df8:	3a30      	subs	r2, #48	@ 0x30
 8000dfa:	2a09      	cmp	r2, #9
 8000dfc:	d903      	bls.n	8000e06 <_svfiprintf_r+0x1a6>
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d0c6      	beq.n	8000d90 <_svfiprintf_r+0x130>
 8000e02:	9105      	str	r1, [sp, #20]
 8000e04:	e7c4      	b.n	8000d90 <_svfiprintf_r+0x130>
 8000e06:	fb0c 2101 	mla	r1, ip, r1, r2
 8000e0a:	4604      	mov	r4, r0
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	e7f0      	b.n	8000df2 <_svfiprintf_r+0x192>
 8000e10:	ab03      	add	r3, sp, #12
 8000e12:	9300      	str	r3, [sp, #0]
 8000e14:	462a      	mov	r2, r5
 8000e16:	4b0f      	ldr	r3, [pc, #60]	@ (8000e54 <_svfiprintf_r+0x1f4>)
 8000e18:	a904      	add	r1, sp, #16
 8000e1a:	4638      	mov	r0, r7
 8000e1c:	f3af 8000 	nop.w
 8000e20:	1c42      	adds	r2, r0, #1
 8000e22:	4606      	mov	r6, r0
 8000e24:	d1d6      	bne.n	8000dd4 <_svfiprintf_r+0x174>
 8000e26:	89ab      	ldrh	r3, [r5, #12]
 8000e28:	065b      	lsls	r3, r3, #25
 8000e2a:	f53f af2d 	bmi.w	8000c88 <_svfiprintf_r+0x28>
 8000e2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000e30:	e72c      	b.n	8000c8c <_svfiprintf_r+0x2c>
 8000e32:	ab03      	add	r3, sp, #12
 8000e34:	9300      	str	r3, [sp, #0]
 8000e36:	462a      	mov	r2, r5
 8000e38:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <_svfiprintf_r+0x1f4>)
 8000e3a:	a904      	add	r1, sp, #16
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	f000 f879 	bl	8000f34 <_printf_i>
 8000e42:	e7ed      	b.n	8000e20 <_svfiprintf_r+0x1c0>
 8000e44:	08001273 	.word	0x08001273
 8000e48:	08001279 	.word	0x08001279
 8000e4c:	0800127d 	.word	0x0800127d
 8000e50:	00000000 	.word	0x00000000
 8000e54:	08000ba9 	.word	0x08000ba9

08000e58 <_printf_common>:
 8000e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e5c:	4616      	mov	r6, r2
 8000e5e:	4698      	mov	r8, r3
 8000e60:	688a      	ldr	r2, [r1, #8]
 8000e62:	690b      	ldr	r3, [r1, #16]
 8000e64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	bfb8      	it	lt
 8000e6c:	4613      	movlt	r3, r2
 8000e6e:	6033      	str	r3, [r6, #0]
 8000e70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000e74:	4607      	mov	r7, r0
 8000e76:	460c      	mov	r4, r1
 8000e78:	b10a      	cbz	r2, 8000e7e <_printf_common+0x26>
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	6033      	str	r3, [r6, #0]
 8000e7e:	6823      	ldr	r3, [r4, #0]
 8000e80:	0699      	lsls	r1, r3, #26
 8000e82:	bf42      	ittt	mi
 8000e84:	6833      	ldrmi	r3, [r6, #0]
 8000e86:	3302      	addmi	r3, #2
 8000e88:	6033      	strmi	r3, [r6, #0]
 8000e8a:	6825      	ldr	r5, [r4, #0]
 8000e8c:	f015 0506 	ands.w	r5, r5, #6
 8000e90:	d106      	bne.n	8000ea0 <_printf_common+0x48>
 8000e92:	f104 0a19 	add.w	sl, r4, #25
 8000e96:	68e3      	ldr	r3, [r4, #12]
 8000e98:	6832      	ldr	r2, [r6, #0]
 8000e9a:	1a9b      	subs	r3, r3, r2
 8000e9c:	42ab      	cmp	r3, r5
 8000e9e:	dc26      	bgt.n	8000eee <_printf_common+0x96>
 8000ea0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000ea4:	6822      	ldr	r2, [r4, #0]
 8000ea6:	3b00      	subs	r3, #0
 8000ea8:	bf18      	it	ne
 8000eaa:	2301      	movne	r3, #1
 8000eac:	0692      	lsls	r2, r2, #26
 8000eae:	d42b      	bmi.n	8000f08 <_printf_common+0xb0>
 8000eb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000eb4:	4641      	mov	r1, r8
 8000eb6:	4638      	mov	r0, r7
 8000eb8:	47c8      	blx	r9
 8000eba:	3001      	adds	r0, #1
 8000ebc:	d01e      	beq.n	8000efc <_printf_common+0xa4>
 8000ebe:	6823      	ldr	r3, [r4, #0]
 8000ec0:	6922      	ldr	r2, [r4, #16]
 8000ec2:	f003 0306 	and.w	r3, r3, #6
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	bf02      	ittt	eq
 8000eca:	68e5      	ldreq	r5, [r4, #12]
 8000ecc:	6833      	ldreq	r3, [r6, #0]
 8000ece:	1aed      	subeq	r5, r5, r3
 8000ed0:	68a3      	ldr	r3, [r4, #8]
 8000ed2:	bf0c      	ite	eq
 8000ed4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000ed8:	2500      	movne	r5, #0
 8000eda:	4293      	cmp	r3, r2
 8000edc:	bfc4      	itt	gt
 8000ede:	1a9b      	subgt	r3, r3, r2
 8000ee0:	18ed      	addgt	r5, r5, r3
 8000ee2:	2600      	movs	r6, #0
 8000ee4:	341a      	adds	r4, #26
 8000ee6:	42b5      	cmp	r5, r6
 8000ee8:	d11a      	bne.n	8000f20 <_printf_common+0xc8>
 8000eea:	2000      	movs	r0, #0
 8000eec:	e008      	b.n	8000f00 <_printf_common+0xa8>
 8000eee:	2301      	movs	r3, #1
 8000ef0:	4652      	mov	r2, sl
 8000ef2:	4641      	mov	r1, r8
 8000ef4:	4638      	mov	r0, r7
 8000ef6:	47c8      	blx	r9
 8000ef8:	3001      	adds	r0, #1
 8000efa:	d103      	bne.n	8000f04 <_printf_common+0xac>
 8000efc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f04:	3501      	adds	r5, #1
 8000f06:	e7c6      	b.n	8000e96 <_printf_common+0x3e>
 8000f08:	18e1      	adds	r1, r4, r3
 8000f0a:	1c5a      	adds	r2, r3, #1
 8000f0c:	2030      	movs	r0, #48	@ 0x30
 8000f0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8000f12:	4422      	add	r2, r4
 8000f14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000f18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000f1c:	3302      	adds	r3, #2
 8000f1e:	e7c7      	b.n	8000eb0 <_printf_common+0x58>
 8000f20:	2301      	movs	r3, #1
 8000f22:	4622      	mov	r2, r4
 8000f24:	4641      	mov	r1, r8
 8000f26:	4638      	mov	r0, r7
 8000f28:	47c8      	blx	r9
 8000f2a:	3001      	adds	r0, #1
 8000f2c:	d0e6      	beq.n	8000efc <_printf_common+0xa4>
 8000f2e:	3601      	adds	r6, #1
 8000f30:	e7d9      	b.n	8000ee6 <_printf_common+0x8e>
	...

08000f34 <_printf_i>:
 8000f34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000f38:	7e0f      	ldrb	r7, [r1, #24]
 8000f3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000f3c:	2f78      	cmp	r7, #120	@ 0x78
 8000f3e:	4691      	mov	r9, r2
 8000f40:	4680      	mov	r8, r0
 8000f42:	460c      	mov	r4, r1
 8000f44:	469a      	mov	sl, r3
 8000f46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8000f4a:	d807      	bhi.n	8000f5c <_printf_i+0x28>
 8000f4c:	2f62      	cmp	r7, #98	@ 0x62
 8000f4e:	d80a      	bhi.n	8000f66 <_printf_i+0x32>
 8000f50:	2f00      	cmp	r7, #0
 8000f52:	f000 80d2 	beq.w	80010fa <_printf_i+0x1c6>
 8000f56:	2f58      	cmp	r7, #88	@ 0x58
 8000f58:	f000 80b9 	beq.w	80010ce <_printf_i+0x19a>
 8000f5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000f60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8000f64:	e03a      	b.n	8000fdc <_printf_i+0xa8>
 8000f66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8000f6a:	2b15      	cmp	r3, #21
 8000f6c:	d8f6      	bhi.n	8000f5c <_printf_i+0x28>
 8000f6e:	a101      	add	r1, pc, #4	@ (adr r1, 8000f74 <_printf_i+0x40>)
 8000f70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000f74:	08000fcd 	.word	0x08000fcd
 8000f78:	08000fe1 	.word	0x08000fe1
 8000f7c:	08000f5d 	.word	0x08000f5d
 8000f80:	08000f5d 	.word	0x08000f5d
 8000f84:	08000f5d 	.word	0x08000f5d
 8000f88:	08000f5d 	.word	0x08000f5d
 8000f8c:	08000fe1 	.word	0x08000fe1
 8000f90:	08000f5d 	.word	0x08000f5d
 8000f94:	08000f5d 	.word	0x08000f5d
 8000f98:	08000f5d 	.word	0x08000f5d
 8000f9c:	08000f5d 	.word	0x08000f5d
 8000fa0:	080010e1 	.word	0x080010e1
 8000fa4:	0800100b 	.word	0x0800100b
 8000fa8:	0800109b 	.word	0x0800109b
 8000fac:	08000f5d 	.word	0x08000f5d
 8000fb0:	08000f5d 	.word	0x08000f5d
 8000fb4:	08001103 	.word	0x08001103
 8000fb8:	08000f5d 	.word	0x08000f5d
 8000fbc:	0800100b 	.word	0x0800100b
 8000fc0:	08000f5d 	.word	0x08000f5d
 8000fc4:	08000f5d 	.word	0x08000f5d
 8000fc8:	080010a3 	.word	0x080010a3
 8000fcc:	6833      	ldr	r3, [r6, #0]
 8000fce:	1d1a      	adds	r2, r3, #4
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	6032      	str	r2, [r6, #0]
 8000fd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000fd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e09d      	b.n	800111c <_printf_i+0x1e8>
 8000fe0:	6833      	ldr	r3, [r6, #0]
 8000fe2:	6820      	ldr	r0, [r4, #0]
 8000fe4:	1d19      	adds	r1, r3, #4
 8000fe6:	6031      	str	r1, [r6, #0]
 8000fe8:	0606      	lsls	r6, r0, #24
 8000fea:	d501      	bpl.n	8000ff0 <_printf_i+0xbc>
 8000fec:	681d      	ldr	r5, [r3, #0]
 8000fee:	e003      	b.n	8000ff8 <_printf_i+0xc4>
 8000ff0:	0645      	lsls	r5, r0, #25
 8000ff2:	d5fb      	bpl.n	8000fec <_printf_i+0xb8>
 8000ff4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8000ff8:	2d00      	cmp	r5, #0
 8000ffa:	da03      	bge.n	8001004 <_printf_i+0xd0>
 8000ffc:	232d      	movs	r3, #45	@ 0x2d
 8000ffe:	426d      	negs	r5, r5
 8001000:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001004:	4859      	ldr	r0, [pc, #356]	@ (800116c <_printf_i+0x238>)
 8001006:	230a      	movs	r3, #10
 8001008:	e011      	b.n	800102e <_printf_i+0xfa>
 800100a:	6821      	ldr	r1, [r4, #0]
 800100c:	6833      	ldr	r3, [r6, #0]
 800100e:	0608      	lsls	r0, r1, #24
 8001010:	f853 5b04 	ldr.w	r5, [r3], #4
 8001014:	d402      	bmi.n	800101c <_printf_i+0xe8>
 8001016:	0649      	lsls	r1, r1, #25
 8001018:	bf48      	it	mi
 800101a:	b2ad      	uxthmi	r5, r5
 800101c:	2f6f      	cmp	r7, #111	@ 0x6f
 800101e:	4853      	ldr	r0, [pc, #332]	@ (800116c <_printf_i+0x238>)
 8001020:	6033      	str	r3, [r6, #0]
 8001022:	bf14      	ite	ne
 8001024:	230a      	movne	r3, #10
 8001026:	2308      	moveq	r3, #8
 8001028:	2100      	movs	r1, #0
 800102a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800102e:	6866      	ldr	r6, [r4, #4]
 8001030:	60a6      	str	r6, [r4, #8]
 8001032:	2e00      	cmp	r6, #0
 8001034:	bfa2      	ittt	ge
 8001036:	6821      	ldrge	r1, [r4, #0]
 8001038:	f021 0104 	bicge.w	r1, r1, #4
 800103c:	6021      	strge	r1, [r4, #0]
 800103e:	b90d      	cbnz	r5, 8001044 <_printf_i+0x110>
 8001040:	2e00      	cmp	r6, #0
 8001042:	d04b      	beq.n	80010dc <_printf_i+0x1a8>
 8001044:	4616      	mov	r6, r2
 8001046:	fbb5 f1f3 	udiv	r1, r5, r3
 800104a:	fb03 5711 	mls	r7, r3, r1, r5
 800104e:	5dc7      	ldrb	r7, [r0, r7]
 8001050:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001054:	462f      	mov	r7, r5
 8001056:	42bb      	cmp	r3, r7
 8001058:	460d      	mov	r5, r1
 800105a:	d9f4      	bls.n	8001046 <_printf_i+0x112>
 800105c:	2b08      	cmp	r3, #8
 800105e:	d10b      	bne.n	8001078 <_printf_i+0x144>
 8001060:	6823      	ldr	r3, [r4, #0]
 8001062:	07df      	lsls	r7, r3, #31
 8001064:	d508      	bpl.n	8001078 <_printf_i+0x144>
 8001066:	6923      	ldr	r3, [r4, #16]
 8001068:	6861      	ldr	r1, [r4, #4]
 800106a:	4299      	cmp	r1, r3
 800106c:	bfde      	ittt	le
 800106e:	2330      	movle	r3, #48	@ 0x30
 8001070:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001074:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001078:	1b92      	subs	r2, r2, r6
 800107a:	6122      	str	r2, [r4, #16]
 800107c:	f8cd a000 	str.w	sl, [sp]
 8001080:	464b      	mov	r3, r9
 8001082:	aa03      	add	r2, sp, #12
 8001084:	4621      	mov	r1, r4
 8001086:	4640      	mov	r0, r8
 8001088:	f7ff fee6 	bl	8000e58 <_printf_common>
 800108c:	3001      	adds	r0, #1
 800108e:	d14a      	bne.n	8001126 <_printf_i+0x1f2>
 8001090:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001094:	b004      	add	sp, #16
 8001096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800109a:	6823      	ldr	r3, [r4, #0]
 800109c:	f043 0320 	orr.w	r3, r3, #32
 80010a0:	6023      	str	r3, [r4, #0]
 80010a2:	4833      	ldr	r0, [pc, #204]	@ (8001170 <_printf_i+0x23c>)
 80010a4:	2778      	movs	r7, #120	@ 0x78
 80010a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80010aa:	6823      	ldr	r3, [r4, #0]
 80010ac:	6831      	ldr	r1, [r6, #0]
 80010ae:	061f      	lsls	r7, r3, #24
 80010b0:	f851 5b04 	ldr.w	r5, [r1], #4
 80010b4:	d402      	bmi.n	80010bc <_printf_i+0x188>
 80010b6:	065f      	lsls	r7, r3, #25
 80010b8:	bf48      	it	mi
 80010ba:	b2ad      	uxthmi	r5, r5
 80010bc:	6031      	str	r1, [r6, #0]
 80010be:	07d9      	lsls	r1, r3, #31
 80010c0:	bf44      	itt	mi
 80010c2:	f043 0320 	orrmi.w	r3, r3, #32
 80010c6:	6023      	strmi	r3, [r4, #0]
 80010c8:	b11d      	cbz	r5, 80010d2 <_printf_i+0x19e>
 80010ca:	2310      	movs	r3, #16
 80010cc:	e7ac      	b.n	8001028 <_printf_i+0xf4>
 80010ce:	4827      	ldr	r0, [pc, #156]	@ (800116c <_printf_i+0x238>)
 80010d0:	e7e9      	b.n	80010a6 <_printf_i+0x172>
 80010d2:	6823      	ldr	r3, [r4, #0]
 80010d4:	f023 0320 	bic.w	r3, r3, #32
 80010d8:	6023      	str	r3, [r4, #0]
 80010da:	e7f6      	b.n	80010ca <_printf_i+0x196>
 80010dc:	4616      	mov	r6, r2
 80010de:	e7bd      	b.n	800105c <_printf_i+0x128>
 80010e0:	6833      	ldr	r3, [r6, #0]
 80010e2:	6825      	ldr	r5, [r4, #0]
 80010e4:	6961      	ldr	r1, [r4, #20]
 80010e6:	1d18      	adds	r0, r3, #4
 80010e8:	6030      	str	r0, [r6, #0]
 80010ea:	062e      	lsls	r6, r5, #24
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	d501      	bpl.n	80010f4 <_printf_i+0x1c0>
 80010f0:	6019      	str	r1, [r3, #0]
 80010f2:	e002      	b.n	80010fa <_printf_i+0x1c6>
 80010f4:	0668      	lsls	r0, r5, #25
 80010f6:	d5fb      	bpl.n	80010f0 <_printf_i+0x1bc>
 80010f8:	8019      	strh	r1, [r3, #0]
 80010fa:	2300      	movs	r3, #0
 80010fc:	6123      	str	r3, [r4, #16]
 80010fe:	4616      	mov	r6, r2
 8001100:	e7bc      	b.n	800107c <_printf_i+0x148>
 8001102:	6833      	ldr	r3, [r6, #0]
 8001104:	1d1a      	adds	r2, r3, #4
 8001106:	6032      	str	r2, [r6, #0]
 8001108:	681e      	ldr	r6, [r3, #0]
 800110a:	6862      	ldr	r2, [r4, #4]
 800110c:	2100      	movs	r1, #0
 800110e:	4630      	mov	r0, r6
 8001110:	f7ff f85e 	bl	80001d0 <memchr>
 8001114:	b108      	cbz	r0, 800111a <_printf_i+0x1e6>
 8001116:	1b80      	subs	r0, r0, r6
 8001118:	6060      	str	r0, [r4, #4]
 800111a:	6863      	ldr	r3, [r4, #4]
 800111c:	6123      	str	r3, [r4, #16]
 800111e:	2300      	movs	r3, #0
 8001120:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001124:	e7aa      	b.n	800107c <_printf_i+0x148>
 8001126:	6923      	ldr	r3, [r4, #16]
 8001128:	4632      	mov	r2, r6
 800112a:	4649      	mov	r1, r9
 800112c:	4640      	mov	r0, r8
 800112e:	47d0      	blx	sl
 8001130:	3001      	adds	r0, #1
 8001132:	d0ad      	beq.n	8001090 <_printf_i+0x15c>
 8001134:	6823      	ldr	r3, [r4, #0]
 8001136:	079b      	lsls	r3, r3, #30
 8001138:	d413      	bmi.n	8001162 <_printf_i+0x22e>
 800113a:	68e0      	ldr	r0, [r4, #12]
 800113c:	9b03      	ldr	r3, [sp, #12]
 800113e:	4298      	cmp	r0, r3
 8001140:	bfb8      	it	lt
 8001142:	4618      	movlt	r0, r3
 8001144:	e7a6      	b.n	8001094 <_printf_i+0x160>
 8001146:	2301      	movs	r3, #1
 8001148:	4632      	mov	r2, r6
 800114a:	4649      	mov	r1, r9
 800114c:	4640      	mov	r0, r8
 800114e:	47d0      	blx	sl
 8001150:	3001      	adds	r0, #1
 8001152:	d09d      	beq.n	8001090 <_printf_i+0x15c>
 8001154:	3501      	adds	r5, #1
 8001156:	68e3      	ldr	r3, [r4, #12]
 8001158:	9903      	ldr	r1, [sp, #12]
 800115a:	1a5b      	subs	r3, r3, r1
 800115c:	42ab      	cmp	r3, r5
 800115e:	dcf2      	bgt.n	8001146 <_printf_i+0x212>
 8001160:	e7eb      	b.n	800113a <_printf_i+0x206>
 8001162:	2500      	movs	r5, #0
 8001164:	f104 0619 	add.w	r6, r4, #25
 8001168:	e7f5      	b.n	8001156 <_printf_i+0x222>
 800116a:	bf00      	nop
 800116c:	08001284 	.word	0x08001284
 8001170:	08001295 	.word	0x08001295

08001174 <memmove>:
 8001174:	4288      	cmp	r0, r1
 8001176:	b510      	push	{r4, lr}
 8001178:	eb01 0402 	add.w	r4, r1, r2
 800117c:	d902      	bls.n	8001184 <memmove+0x10>
 800117e:	4284      	cmp	r4, r0
 8001180:	4623      	mov	r3, r4
 8001182:	d807      	bhi.n	8001194 <memmove+0x20>
 8001184:	1e43      	subs	r3, r0, #1
 8001186:	42a1      	cmp	r1, r4
 8001188:	d008      	beq.n	800119c <memmove+0x28>
 800118a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800118e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001192:	e7f8      	b.n	8001186 <memmove+0x12>
 8001194:	4402      	add	r2, r0
 8001196:	4601      	mov	r1, r0
 8001198:	428a      	cmp	r2, r1
 800119a:	d100      	bne.n	800119e <memmove+0x2a>
 800119c:	bd10      	pop	{r4, pc}
 800119e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80011a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80011a6:	e7f7      	b.n	8001198 <memmove+0x24>

080011a8 <_sbrk_r>:
 80011a8:	b538      	push	{r3, r4, r5, lr}
 80011aa:	4d06      	ldr	r5, [pc, #24]	@ (80011c4 <_sbrk_r+0x1c>)
 80011ac:	2300      	movs	r3, #0
 80011ae:	4604      	mov	r4, r0
 80011b0:	4608      	mov	r0, r1
 80011b2:	602b      	str	r3, [r5, #0]
 80011b4:	f7ff fb1e 	bl	80007f4 <_sbrk>
 80011b8:	1c43      	adds	r3, r0, #1
 80011ba:	d102      	bne.n	80011c2 <_sbrk_r+0x1a>
 80011bc:	682b      	ldr	r3, [r5, #0]
 80011be:	b103      	cbz	r3, 80011c2 <_sbrk_r+0x1a>
 80011c0:	6023      	str	r3, [r4, #0]
 80011c2:	bd38      	pop	{r3, r4, r5, pc}
 80011c4:	200001b4 	.word	0x200001b4

080011c8 <memcpy>:
 80011c8:	440a      	add	r2, r1
 80011ca:	4291      	cmp	r1, r2
 80011cc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80011d0:	d100      	bne.n	80011d4 <memcpy+0xc>
 80011d2:	4770      	bx	lr
 80011d4:	b510      	push	{r4, lr}
 80011d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80011da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80011de:	4291      	cmp	r1, r2
 80011e0:	d1f9      	bne.n	80011d6 <memcpy+0xe>
 80011e2:	bd10      	pop	{r4, pc}

080011e4 <_realloc_r>:
 80011e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011e8:	4680      	mov	r8, r0
 80011ea:	4615      	mov	r5, r2
 80011ec:	460c      	mov	r4, r1
 80011ee:	b921      	cbnz	r1, 80011fa <_realloc_r+0x16>
 80011f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80011f4:	4611      	mov	r1, r2
 80011f6:	f7ff bc4b 	b.w	8000a90 <_malloc_r>
 80011fa:	b92a      	cbnz	r2, 8001208 <_realloc_r+0x24>
 80011fc:	f7ff fbdc 	bl	80009b8 <_free_r>
 8001200:	2400      	movs	r4, #0
 8001202:	4620      	mov	r0, r4
 8001204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001208:	f000 f81a 	bl	8001240 <_malloc_usable_size_r>
 800120c:	4285      	cmp	r5, r0
 800120e:	4606      	mov	r6, r0
 8001210:	d802      	bhi.n	8001218 <_realloc_r+0x34>
 8001212:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8001216:	d8f4      	bhi.n	8001202 <_realloc_r+0x1e>
 8001218:	4629      	mov	r1, r5
 800121a:	4640      	mov	r0, r8
 800121c:	f7ff fc38 	bl	8000a90 <_malloc_r>
 8001220:	4607      	mov	r7, r0
 8001222:	2800      	cmp	r0, #0
 8001224:	d0ec      	beq.n	8001200 <_realloc_r+0x1c>
 8001226:	42b5      	cmp	r5, r6
 8001228:	462a      	mov	r2, r5
 800122a:	4621      	mov	r1, r4
 800122c:	bf28      	it	cs
 800122e:	4632      	movcs	r2, r6
 8001230:	f7ff ffca 	bl	80011c8 <memcpy>
 8001234:	4621      	mov	r1, r4
 8001236:	4640      	mov	r0, r8
 8001238:	f7ff fbbe 	bl	80009b8 <_free_r>
 800123c:	463c      	mov	r4, r7
 800123e:	e7e0      	b.n	8001202 <_realloc_r+0x1e>

08001240 <_malloc_usable_size_r>:
 8001240:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001244:	1f18      	subs	r0, r3, #4
 8001246:	2b00      	cmp	r3, #0
 8001248:	bfbc      	itt	lt
 800124a:	580b      	ldrlt	r3, [r1, r0]
 800124c:	18c0      	addlt	r0, r0, r3
 800124e:	4770      	bx	lr

08001250 <_init>:
 8001250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001252:	bf00      	nop
 8001254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001256:	bc08      	pop	{r3}
 8001258:	469e      	mov	lr, r3
 800125a:	4770      	bx	lr

0800125c <_fini>:
 800125c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800125e:	bf00      	nop
 8001260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001262:	bc08      	pop	{r3}
 8001264:	469e      	mov	lr, r3
 8001266:	4770      	bx	lr
