Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
