v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_15_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_14_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_13_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_12_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_11_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_10_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_9_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_8_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_7_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_6_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_5_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_4_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_3_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_2_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_1_fir_filter_component|mult_00u:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_fir_filter_component|mult_00u:auto_generated|mac_out2,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,embedded_computer_system:inst_embedded_computer_system|embedded_computer_system_filter_0:filter_0|fir_filter_internal:fir_filter_internal_inst|fir_filter_function_wrapper:fir_filter_internal|fir_filter_function:thefir_filter_function|bb_fir_filter_B1_start:thebb_fir_filter_B1_start|bb_fir_filter_B1_start_stall_region:thebb_fir_filter_B1_start_stall_region|i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter:thei_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter_aunroll_x|i_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14:thei_sfc_logic_c1_wt_entry_fir_filter_c1_enter_fir_filter14_aunroll_x|lpm_mult:i_shl_i_i_i_i_i_15_fir_filter_component|mult_00u:auto_generated|mac_mult1,
