#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May  1 12:53:36 2024
# Process ID: 30792
# Current directory: C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace
# Log file: C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top.vdi
# Journal file: C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1\vivado.jou
# Running On: DESKTOP-129R2SH, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16929 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 372.109 ; gain = 52.387
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/merli/RD_hdmi_ip2020/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/blue_rom/blue_rom.dcp' for cell 'color_instance/blue_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/countdown_rom/countdown_rom.dcp' for cell 'color_instance/countdown_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/fretboard_rom/fretboard_rom.dcp' for cell 'color_instance/fretboard_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/green_rom/green_rom.dcp' for cell 'color_instance/green_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/orange_rom/orange_rom.dcp' for cell 'color_instance/orange_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/red_rom/red_rom.dcp' for cell 'color_instance/red_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/titleScreen/titleScreen.dcp' for cell 'color_instance/titleScreen_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/vaporwave_rom/vaporwave_rom.dcp' for cell 'color_instance/vaporwave_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/yellow_rom/yellow_rom.dcp' for cell 'color_instance/yellow_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_3/mb_block_microblaze_0_3.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_2/mb_block_dlmb_bram_if_cntlr_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_2/mb_block_dlmb_v10_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_2/mb_block_ilmb_bram_if_cntlr_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_2/mb_block_ilmb_v10_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_2/mb_block_lmb_bram_2.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.411 . Memory (MB): peak = 929.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1611 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1559.828 ; gain = 486.875
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_3/mb_block_microblaze_0_3.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_3/mb_block_microblaze_0_3.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 46 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/merli/ECE385Final/ECE385Final/ECE385Final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_3/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1559.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

43 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1559.828 ; gain = 1124.426
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1559.828 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d1ad5f85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.963 . Memory (MB): peak = 1559.828 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 36 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 92187db7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1871.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 235 cells and removed 359 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: e9f3a795

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1871.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 123 cells and removed 295 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: bf5f959f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1871.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 274 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1396248ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1871.449 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1396248ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1871.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11248b1ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1871.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             235  |             359  |                                              4  |
|  Constant propagation         |             123  |             295  |                                              2  |
|  Sweep                        |               0  |             274  |                                              7  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1871.449 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c1d6d75d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1871.449 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 55 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 110
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 17f93b156

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2077.809 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17f93b156

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2077.809 ; gain = 206.359

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 14a9cfacb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2077.809 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 14a9cfacb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.809 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2077.809 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14a9cfacb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2077.809 ; gain = 517.980
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2077.809 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10bfb8fbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2077.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15828a18a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2543d2305

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2543d2305

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.809 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2543d2305

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1aa14a2d6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 22d45b1be

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22d45b1be

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 206f85c88

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 172 LUTNM shape to break, 312 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 170, total 172, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 288 nets or LUTs. Breaked 172 LUTs, combined 116 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 20 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_0[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_0[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_0[7]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_0[5]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_0[3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_0[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_0[8]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net vga/Q[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_0[4]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga/vc_reg[0]_rep_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga/Q[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/Q[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_0[9]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net vga/Q[4]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net vga/Q[3]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_0[6]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net vga/Q[6]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net vga/Q[5]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net vga/Q[7]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga/Q[8]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 20 nets. Created 62 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 62 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2077.809 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          172  |            116  |                   288  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           62  |              0  |                    20  |           0  |           1  |  00:00:04  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          234  |            116  |                   308  |           0  |          10  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c90b2016

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2077.809 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 17c499214

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 2077.809 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17c499214

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aaae1d97

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 127cca9b9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 101bd759d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d6498bdc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 662b3353

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c3a62510

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: bc31d343

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 7c75a2bc

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 14184fa22

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 2077.809 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14184fa22

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 215f44428

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.717 | TNS=-909.152 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ee328cca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.546 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1fa2258b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.688 . Memory (MB): peak = 2077.809 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 215f44428

Time (s): cpu = 00:01:23 ; elapsed = 00:00:59 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.185. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15c8b8394

Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 2077.809 ; gain = 0.000

Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 2077.809 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15c8b8394

Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15c8b8394

Time (s): cpu = 00:01:47 ; elapsed = 00:01:21 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15c8b8394

Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2077.809 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 15c8b8394

Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2077.809 ; gain = 0.000

Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2077.809 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ec753a1f

Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2077.809 ; gain = 0.000
Ending Placer Task | Checksum: 59754473

Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:24 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2077.809 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 2.55s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2077.809 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.078 | TNS=-891.798 |
Phase 1 Physical Synthesis Initialization | Checksum: 166bd5d09

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.078 | TNS=-891.798 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 166bd5d09

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.078 | TNS=-891.798 |
INFO: [Physopt 32-702] Processed net color_instance/orange_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/notes_address[4]__0[7]. Critical path length was reduced through logic transformation on cell color_instance/orange_rom_i_4_comp.
INFO: [Physopt 32-735] Processed net color_instance/orange_rom_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.034 | TNS=-891.635 |
INFO: [Physopt 32-702] Processed net color_instance/red_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/addra[2]. Critical path length was reduced through logic transformation on cell vga/red_rom_i_9_comp.
INFO: [Physopt 32-735] Processed net vga/red_rom_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.017 | TNS=-891.423 |
INFO: [Physopt 32-702] Processed net color_instance/yellow_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/notes_address0__22[0]. Critical path length was reduced through logic transformation on cell vga/yellow_rom_i_11_comp.
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.014 | TNS=-891.119 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[4]__0[8]. Critical path length was reduced through logic transformation on cell color_instance/orange_rom_i_3_comp.
INFO: [Physopt 32-735] Processed net color_instance/orange_rom_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.013 | TNS=-890.886 |
INFO: [Physopt 32-663] Processed net vga/red_rom_i_21_n_0.  Re-placed instance vga/red_rom_i_21
INFO: [Physopt 32-735] Processed net vga/red_rom_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.008 | TNS=-890.876 |
INFO: [Physopt 32-702] Processed net color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/blue_rom_i_14_n_0.  Re-placed instance vga/blue_rom_i_14
INFO: [Physopt 32-735] Processed net vga/blue_rom_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.003 | TNS=-890.804 |
INFO: [Physopt 32-663] Processed net vga/red_rom_i_21_n_0.  Re-placed instance vga/red_rom_i_21
INFO: [Physopt 32-735] Processed net vga/red_rom_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.993 | TNS=-890.678 |
INFO: [Physopt 32-663] Processed net vga/blue_rom_i_27_n_0.  Re-placed instance vga/blue_rom_i_27
INFO: [Physopt 32-735] Processed net vga/blue_rom_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.975 | TNS=-890.495 |
INFO: [Physopt 32-710] Processed net vga/notes_address0__22[4]. Critical path length was reduced through logic transformation on cell vga/yellow_rom_i_7_comp.
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.970 | TNS=-889.998 |
INFO: [Physopt 32-710] Processed net vga/addra[9]. Critical path length was reduced through logic transformation on cell vga/red_rom_i_2_comp.
INFO: [Physopt 32-735] Processed net vga/red_rom_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.966 | TNS=-889.629 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[4]__0[6]. Critical path length was reduced through logic transformation on cell color_instance/orange_rom_i_5_comp.
INFO: [Physopt 32-735] Processed net color_instance/orange_rom_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.958 | TNS=-889.463 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[3]__0[9]. Critical path length was reduced through logic transformation on cell color_instance/blue_rom_i_2_comp.
INFO: [Physopt 32-735] Processed net vga/notes_address0__27_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.954 | TNS=-889.220 |
INFO: [Physopt 32-710] Processed net vga/addra[7]. Critical path length was reduced through logic transformation on cell vga/red_rom_i_4_comp.
INFO: [Physopt 32-735] Processed net vga/red_rom_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.950 | TNS=-888.913 |
INFO: [Physopt 32-710] Processed net vga/addra[4]. Critical path length was reduced through logic transformation on cell vga/red_rom_i_7_comp.
INFO: [Physopt 32-735] Processed net vga/red_rom_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.949 | TNS=-888.528 |
INFO: [Physopt 32-710] Processed net vga/notes_address0__22[3]. Critical path length was reduced through logic transformation on cell vga/yellow_rom_i_8_comp.
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.949 | TNS=-888.274 |
INFO: [Physopt 32-710] Processed net vga/notes_address0__22[10]. Critical path length was reduced through logic transformation on cell vga/yellow_rom_i_1_comp.
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.936 | TNS=-888.025 |
INFO: [Physopt 32-710] Processed net vga/notes_address0__29[3]. Critical path length was reduced through logic transformation on cell vga/blue_rom_i_1_comp.
INFO: [Physopt 32-735] Processed net vga/blue_rom_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.930 | TNS=-887.803 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[3]__0[8]. Critical path length was reduced through logic transformation on cell color_instance/blue_rom_i_3_comp.
INFO: [Physopt 32-735] Processed net vga/notes_address0__27_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.925 | TNS=-887.667 |
INFO: [Physopt 32-663] Processed net vga/notes_address0__27_0.  Re-placed instance vga/blue_rom_i_25
INFO: [Physopt 32-735] Processed net vga/notes_address0__27_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.915 | TNS=-887.373 |
INFO: [Physopt 32-663] Processed net vga/notes_address0__32_1.  Re-placed instance vga/orange_rom_i_54
INFO: [Physopt 32-735] Processed net vga/notes_address0__32_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.908 | TNS=-887.245 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[3]__0[6]. Critical path length was reduced through logic transformation on cell color_instance/blue_rom_i_5_comp.
INFO: [Physopt 32-735] Processed net vga/notes_address0__27_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.906 | TNS=-886.988 |
INFO: [Physopt 32-710] Processed net vga/addra[0]. Critical path length was reduced through logic transformation on cell vga/red_rom_i_11_comp.
INFO: [Physopt 32-735] Processed net vga/red_rom_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.896 | TNS=-886.959 |
INFO: [Physopt 32-710] Processed net vga/notes_address0__22[5]. Critical path length was reduced through logic transformation on cell vga/yellow_rom_i_6_comp.
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.891 | TNS=-886.803 |
INFO: [Physopt 32-663] Processed net vga/notes_address0__27.  Re-placed instance vga/blue_rom_i_21
INFO: [Physopt 32-735] Processed net vga/notes_address0__27. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.888 | TNS=-886.796 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[4]__0[9]. Critical path length was reduced through logic transformation on cell color_instance/orange_rom_i_2_comp.
INFO: [Physopt 32-735] Processed net color_instance/orange_rom_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.886 | TNS=-886.766 |
INFO: [Physopt 32-710] Processed net vga/addra[1]. Critical path length was reduced through logic transformation on cell vga/red_rom_i_10_comp.
INFO: [Physopt 32-735] Processed net vga/red_rom_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.885 | TNS=-886.765 |
INFO: [Physopt 32-663] Processed net vga/red_rom_i_23_n_0.  Re-placed instance vga/red_rom_i_23_comp
INFO: [Physopt 32-735] Processed net vga/red_rom_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.884 | TNS=-886.550 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[3]__0[7]. Critical path length was reduced through logic transformation on cell color_instance/blue_rom_i_4_comp.
INFO: [Physopt 32-735] Processed net vga/notes_address0__27. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.881 | TNS=-886.384 |
INFO: [Physopt 32-702] Processed net color_instance/green_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/notes_address[0]__0[5]. Critical path length was reduced through logic transformation on cell color_instance/green_rom_i_6_comp.
INFO: [Physopt 32-735] Processed net color_instance/green_rom_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.877 | TNS=-886.354 |
INFO: [Physopt 32-663] Processed net vga/red_rom_i_24_n_0.  Re-placed instance vga/red_rom_i_24_comp
INFO: [Physopt 32-735] Processed net vga/red_rom_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.877 | TNS=-886.298 |
INFO: [Physopt 32-710] Processed net vga/addra[3]. Critical path length was reduced through logic transformation on cell vga/red_rom_i_8_comp.
INFO: [Physopt 32-735] Processed net vga/red_rom_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.871 | TNS=-885.921 |
INFO: [Physopt 32-663] Processed net vga/blue_rom_i_29_n_0.  Re-placed instance vga/blue_rom_i_29
INFO: [Physopt 32-735] Processed net vga/blue_rom_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.868 | TNS=-885.886 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[0]__0[1]. Critical path length was reduced through logic transformation on cell color_instance/green_rom_i_10_comp.
INFO: [Physopt 32-735] Processed net color_instance/green_rom_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.866 | TNS=-885.797 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[4]__0[5]. Critical path length was reduced through logic transformation on cell color_instance/orange_rom_i_6_comp.
INFO: [Physopt 32-735] Processed net color_instance/orange_rom_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.865 | TNS=-885.793 |
INFO: [Physopt 32-663] Processed net color_instance/notes_address[0]__0[10].  Re-placed instance color_instance/green_rom_i_1
INFO: [Physopt 32-735] Processed net color_instance/notes_address[0]__0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.862 | TNS=-885.666 |
INFO: [Physopt 32-663] Processed net color_instance/orange_rom_i_22_n_0.  Re-placed instance color_instance/orange_rom_i_22_comp
INFO: [Physopt 32-735] Processed net color_instance/orange_rom_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.861 | TNS=-885.585 |
INFO: [Physopt 32-710] Processed net vga/addra[5]. Critical path length was reduced through logic transformation on cell vga/red_rom_i_6_comp.
INFO: [Physopt 32-735] Processed net vga/red_rom_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.859 | TNS=-885.405 |
INFO: [Physopt 32-710] Processed net vga/notes_address0__22[9]. Critical path length was reduced through logic transformation on cell vga/yellow_rom_i_2_comp.
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.858 | TNS=-885.228 |
INFO: [Physopt 32-663] Processed net vga/notes_address0__32_3.  Re-placed instance vga/orange_rom_i_49
INFO: [Physopt 32-735] Processed net vga/notes_address0__32_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.851 | TNS=-885.143 |
INFO: [Physopt 32-663] Processed net color_instance/notes_address[0]__0[5].  Re-placed instance color_instance/green_rom_i_6_comp
INFO: [Physopt 32-735] Processed net color_instance/notes_address[0]__0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.836 | TNS=-884.826 |
INFO: [Physopt 32-663] Processed net vga/blue_rom_i_28_n_0.  Re-placed instance vga/blue_rom_i_28
INFO: [Physopt 32-735] Processed net vga/blue_rom_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.834 | TNS=-884.693 |
INFO: [Physopt 32-663] Processed net vga/blue_rom_i_31_n_0.  Re-placed instance vga/blue_rom_i_31
INFO: [Physopt 32-735] Processed net vga/blue_rom_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.832 | TNS=-884.691 |
INFO: [Physopt 32-710] Processed net vga/notes_address0__29[0]. Critical path length was reduced through logic transformation on cell vga/blue_rom_i_9_comp.
INFO: [Physopt 32-735] Processed net vga/blue_rom_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.825 | TNS=-884.468 |
INFO: [Physopt 32-710] Processed net vga/addra[6]. Critical path length was reduced through logic transformation on cell vga/red_rom_i_5_comp.
INFO: [Physopt 32-735] Processed net vga/red_rom_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.822 | TNS=-884.456 |
INFO: [Physopt 32-710] Processed net vga/addra[2]. Critical path length was reduced through logic transformation on cell vga/red_rom_i_9_comp_1.
INFO: [Physopt 32-735] Processed net vga/red_rom_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.821 | TNS=-884.274 |
INFO: [Physopt 32-710] Processed net vga/addra[0]. Critical path length was reduced through logic transformation on cell vga/red_rom_i_11_comp_1.
INFO: [Physopt 32-735] Processed net vga/red_rom_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.814 | TNS=-883.874 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[0]__0[6]. Critical path length was reduced through logic transformation on cell color_instance/green_rom_i_5_comp.
INFO: [Physopt 32-735] Processed net color_instance/green_rom_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.813 | TNS=-883.748 |
INFO: [Physopt 32-663] Processed net vga/red_rom_i_18_n_0.  Re-placed instance vga/red_rom_i_18_comp
INFO: [Physopt 32-735] Processed net vga/red_rom_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.810 | TNS=-883.712 |
INFO: [Physopt 32-710] Processed net vga/notes_address0__29[2]. Critical path length was reduced through logic transformation on cell vga/blue_rom_i_7_comp.
INFO: [Physopt 32-735] Processed net vga/blue_rom_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.807 | TNS=-883.402 |
INFO: [Physopt 32-710] Processed net vga/addra[8]. Critical path length was reduced through logic transformation on cell vga/red_rom_i_3_comp.
INFO: [Physopt 32-735] Processed net vga/red_rom_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.800 | TNS=-883.290 |
INFO: [Physopt 32-663] Processed net color_instance/orange_rom_i_21_n_0.  Re-placed instance color_instance/orange_rom_i_21_comp
INFO: [Physopt 32-735] Processed net color_instance/orange_rom_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.799 | TNS=-883.262 |
INFO: [Physopt 32-663] Processed net color_instance/notes_address0__37_0.  Re-placed instance color_instance/orange_rom_i_35
INFO: [Physopt 32-735] Processed net color_instance/notes_address0__37_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.794 | TNS=-883.178 |
INFO: [Physopt 32-702] Processed net vga/notes_address0__27_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/blue_rom_i_46_n_0.  Re-placed instance vga/blue_rom_i_46
INFO: [Physopt 32-735] Processed net vga/blue_rom_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.787 | TNS=-883.063 |
INFO: [Physopt 32-702] Processed net color_instance/orange_rom_i_20_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/notes_address[4]__0[7].  Re-placed instance color_instance/orange_rom_i_4_comp
INFO: [Physopt 32-735] Processed net color_instance/notes_address[4]__0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.781 | TNS=-882.650 |
INFO: [Physopt 32-702] Processed net color_instance/orange_rom_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/notes_address0__32_2.  Re-placed instance vga/orange_rom_i_52
INFO: [Physopt 32-735] Processed net vga/notes_address0__32_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.781 | TNS=-882.596 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[4]__0[5]. Critical path length was reduced through logic transformation on cell color_instance/orange_rom_i_6_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/orange_rom_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.779 | TNS=-882.565 |
INFO: [Physopt 32-663] Processed net color_instance/notes_address[0]__0[1].  Re-placed instance color_instance/green_rom_i_10_comp
INFO: [Physopt 32-735] Processed net color_instance/notes_address[0]__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.777 | TNS=-882.414 |
INFO: [Physopt 32-710] Processed net vga/addra[6]. Critical path length was reduced through logic transformation on cell vga/red_rom_i_5_comp_1.
INFO: [Physopt 32-735] Processed net vga/red_rom_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.773 | TNS=-882.260 |
INFO: [Physopt 32-663] Processed net color_instance/orange_rom_i_17_n_0.  Re-placed instance color_instance/orange_rom_i_17_comp
INFO: [Physopt 32-735] Processed net color_instance/orange_rom_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.772 | TNS=-882.170 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[0]__0[2]. Critical path length was reduced through logic transformation on cell color_instance/green_rom_i_9_comp.
INFO: [Physopt 32-735] Processed net color_instance/green_rom_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.772 | TNS=-882.038 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[4]__0[6]. Critical path length was reduced through logic transformation on cell color_instance/orange_rom_i_5_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/orange_rom_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.772 | TNS=-881.784 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net vga/orange_rom_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.769 | TNS=-881.740 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[0]__0[9]. Critical path length was reduced through logic transformation on cell color_instance/green_rom_i_2_comp.
INFO: [Physopt 32-735] Processed net color_instance/green_rom_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.764 | TNS=-881.577 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[3]__0[0]. Critical path length was reduced through logic transformation on cell color_instance/blue_rom_i_11_comp.
INFO: [Physopt 32-735] Processed net vga/notes_address0__25_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.764 | TNS=-881.545 |
INFO: [Physopt 32-702] Processed net color_instance/yellow_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/yellow_rom_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/yellow_rom_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/yellow_rom_i_61_n_0.  Re-placed instance vga/yellow_rom_i_61
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.756 | TNS=-881.502 |
INFO: [Physopt 32-702] Processed net color_instance/green_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/green_rom_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/green_rom_i_51_n_0.  Re-placed instance color_instance/green_rom_i_51
INFO: [Physopt 32-735] Processed net color_instance/green_rom_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.751 | TNS=-881.376 |
INFO: [Physopt 32-702] Processed net color_instance/green_rom_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/green_rom_i_47_n_0.  Re-placed instance color_instance/green_rom_i_47
INFO: [Physopt 32-735] Processed net color_instance/green_rom_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.751 | TNS=-881.273 |
INFO: [Physopt 32-702] Processed net vga/yellow_rom_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/yellow_rom_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/yellow_rom_i_56_n_0.  Re-placed instance vga/yellow_rom_i_56
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_56_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.750 | TNS=-881.180 |
INFO: [Physopt 32-702] Processed net color_instance/orange_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net color_instance/orange_rom_i_22_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.740 | TNS=-881.165 |
INFO: [Physopt 32-702] Processed net vga/yellow_rom_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/yellow_rom_i_58_n_0.  Re-placed instance vga/yellow_rom_i_58
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.738 | TNS=-881.160 |
INFO: [Physopt 32-702] Processed net color_instance/green_rom_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/green_rom_i_43_n_0.  Re-placed instance color_instance/green_rom_i_43
INFO: [Physopt 32-735] Processed net color_instance/green_rom_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.735 | TNS=-881.049 |
INFO: [Physopt 32-702] Processed net color_instance/orange_rom_i_22_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/notes_address[4]__0[5].  Re-placed instance color_instance/orange_rom_i_6_comp_1
INFO: [Physopt 32-735] Processed net color_instance/notes_address[4]__0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.735 | TNS=-880.831 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.732 | TNS=-880.412 |
INFO: [Physopt 32-702] Processed net color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/notes_address0__25_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/blue_rom_i_54_n_0.  Re-placed instance vga/blue_rom_i_54
INFO: [Physopt 32-735] Processed net vga/blue_rom_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.728 | TNS=-880.351 |
INFO: [Physopt 32-663] Processed net vga/orange_rom_i_31_n_0.  Re-placed instance vga/orange_rom_i_31
INFO: [Physopt 32-735] Processed net vga/orange_rom_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.727 | TNS=-880.348 |
INFO: [Physopt 32-702] Processed net color_instance/green_rom_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net color_instance/green_rom_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.727 | TNS=-880.269 |
INFO: [Physopt 32-702] Processed net color_instance/orange_rom_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/notes_address0__32_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/orange_rom_i_95_n_0.  Re-placed instance vga/orange_rom_i_95
INFO: [Physopt 32-735] Processed net vga/orange_rom_i_95_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.725 | TNS=-880.133 |
INFO: [Physopt 32-702] Processed net vga/orange_rom_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/orange_rom_i_64_n_0.  Re-placed instance vga/orange_rom_i_64
INFO: [Physopt 32-735] Processed net vga/orange_rom_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.722 | TNS=-879.998 |
INFO: [Physopt 32-702] Processed net vga/yellow_rom_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/yellow_rom_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_57_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.721 | TNS=-879.952 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.721 | TNS=-879.952 |
Phase 3 Critical Path Optimization | Checksum: 13352f644

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.809 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.721 | TNS=-879.952 |
INFO: [Physopt 32-702] Processed net color_instance/yellow_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/notes_address0__22[2]. Critical path length was reduced through logic transformation on cell vga/yellow_rom_i_9_comp.
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.718 | TNS=-879.790 |
INFO: [Physopt 32-702] Processed net color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/notes_address0__27.  Re-placed instance vga/blue_rom_i_21_comp_1
INFO: [Physopt 32-735] Processed net vga/notes_address0__27. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.715 | TNS=-879.729 |
INFO: [Physopt 32-702] Processed net color_instance/orange_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/notes_address0__38[0]. Critical path length was reduced through logic transformation on cell vga/orange_rom_i_11_comp.
INFO: [Physopt 32-735] Processed net vga/orange_rom_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.715 | TNS=-879.607 |
INFO: [Physopt 32-663] Processed net color_instance/blue_rom_i_16_n_0.  Re-placed instance color_instance/blue_rom_i_16
INFO: [Physopt 32-735] Processed net color_instance/blue_rom_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.714 | TNS=-879.567 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vga/blue_rom_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.713 | TNS=-879.337 |
INFO: [Physopt 32-710] Processed net vga/notes_address0__22[0]. Critical path length was reduced through logic transformation on cell vga/yellow_rom_i_11_comp_1.
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.712 | TNS=-879.207 |
INFO: [Physopt 32-702] Processed net color_instance/green_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/notes_address[0]__0[7]. Critical path length was reduced through logic transformation on cell color_instance/green_rom_i_4_comp.
INFO: [Physopt 32-735] Processed net vga/notes_address0__3_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.708 | TNS=-879.140 |
INFO: [Physopt 32-710] Processed net color_instance/notes_address[0]__0[0]. Critical path length was reduced through logic transformation on cell color_instance/green_rom_i_11_comp.
INFO: [Physopt 32-735] Processed net vga/notes_address0__3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.704 | TNS=-878.950 |
INFO: [Physopt 32-663] Processed net vga/orange_rom_i_13_n_0.  Re-placed instance vga/orange_rom_i_13
INFO: [Physopt 32-735] Processed net vga/orange_rom_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.703 | TNS=-878.903 |
INFO: [Physopt 32-710] Processed net vga/notes_address0__29[1]. Critical path length was reduced through logic transformation on cell vga/blue_rom_i_8_comp.
INFO: [Physopt 32-735] Processed net vga/blue_rom_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.701 | TNS=-878.896 |
INFO: [Physopt 32-663] Processed net vga/orange_rom_i_28_n_0.  Re-placed instance vga/orange_rom_i_28
INFO: [Physopt 32-735] Processed net vga/orange_rom_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.700 | TNS=-878.767 |
INFO: [Physopt 32-702] Processed net color_instance/yellow_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/yellow_rom_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/yellow_rom_i_53_n_0.  Re-placed instance vga/yellow_rom_i_53
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.697 | TNS=-878.732 |
INFO: [Physopt 32-702] Processed net color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/blue_rom_i_32_n_0.  Re-placed instance color_instance/blue_rom_i_32
INFO: [Physopt 32-735] Processed net color_instance/blue_rom_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.696 | TNS=-878.674 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net vga/blue_rom_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.695 | TNS=-878.328 |
INFO: [Physopt 32-702] Processed net color_instance/red_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/red_rom_i_16_n_0.  Re-placed instance vga/red_rom_i_16_comp
INFO: [Physopt 32-735] Processed net vga/red_rom_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.695 | TNS=-878.151 |
INFO: [Physopt 32-702] Processed net vga/notes_address0__22[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[9]_70[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/notes_address0__6_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga/notes_address0__6_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.682 | TNS=-877.904 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net vga/yellow_rom_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/yellow_rom_i_54_n_0.  Re-placed instance vga/yellow_rom_i_54
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net vga/red_rom_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/notes_address0__8_5.  Re-placed instance color_instance/red_rom_i_56
INFO: [Physopt 32-735] Processed net color_instance/notes_address0__8_5. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net vga/notes_address0__27_2.  Re-placed instance vga/blue_rom_i_19_comp_1
INFO: [Physopt 32-735] Processed net vga/notes_address0__27_2. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net vga/yellow_rom_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net vga/notes_address0__6_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/notes_address0__6_i_35_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/notes_address0__6_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/notes_address0__6_i_97_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/notes_address0__6_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/notes_address0__6_i_159_n_0.  Re-placed instance vga/notes_address0__6_i_159
INFO: [Physopt 32-735] Processed net vga/notes_address0__6_i_159_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net vga/notes_address0__27_3.  Re-placed instance vga/blue_rom_i_17_comp_1
INFO: [Physopt 32-663] Processed net color_instance/blue_rom_i_34_n_0.  Re-placed instance color_instance/blue_rom_i_34
INFO: [Physopt 32-663] Processed net vga/red_rom_i_23_n_0.  Re-placed instance vga/red_rom_i_23_comp
INFO: [Physopt 32-702] Processed net color_instance/orange_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/orange_rom_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/orange_rom_i_65_n_0.  Re-placed instance vga/orange_rom_i_65
INFO: [Physopt 32-702] Processed net color_instance/blue_rom_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/notes_address[3]__0[9].  Re-placed instance color_instance/blue_rom_i_2_comp
Phase 4 Critical Path Optimization | Checksum: 1b729350c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2077.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.665 | TNS=-875.983 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.413  |         15.815  |            0  |              0  |                   105  |           0  |           2  |  00:00:19  |
|  Total          |          0.413  |         15.815  |            0  |              0  |                   105  |           0  |           3  |  00:00:19  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2077.809 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 10edd4c15

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
511 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2077.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2077.809 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f5172508 ConstDB: 0 ShapeSum: 627c9b8 RouteDB: 0
Post Restoration Checksum: NetGraph: a8f6ca3a NumContArr: d889d77f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 18180a1b9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2079.660 ; gain = 1.852

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18180a1b9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2086.848 ; gain = 9.039

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18180a1b9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2086.848 ; gain = 9.039
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 178b45dc1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 2125.492 ; gain = 47.684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.301 | TNS=-792.812| WHS=-0.164 | THS=-70.590|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0106832 %
  Global Horizontal Routing Utilization  = 0.00611661 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11935
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11935
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: ce08d0fd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2222.516 ; gain = 144.707

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ce08d0fd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2222.516 ; gain = 144.707
Phase 3 Initial Routing | Checksum: 10887f417

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 2237.035 ; gain = 159.227

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4068
 Number of Nodes with overlaps = 1295
 Number of Nodes with overlaps = 455
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.965 | TNS=-1021.999| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1708effff

Time (s): cpu = 00:02:08 ; elapsed = 00:01:28 . Memory (MB): peak = 2237.035 ; gain = 159.227

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 800
 Number of Nodes with overlaps = 316
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.557 | TNS=-1019.123| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ab2d994f

Time (s): cpu = 00:02:42 ; elapsed = 00:01:51 . Memory (MB): peak = 2237.035 ; gain = 159.227

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 406
 Number of Nodes with overlaps = 567
 Number of Nodes with overlaps = 304
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.448 | TNS=-1008.019| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16a236deb

Time (s): cpu = 00:03:32 ; elapsed = 00:02:24 . Memory (MB): peak = 2237.035 ; gain = 159.227

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 690
 Number of Nodes with overlaps = 390
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.537 | TNS=-1013.198| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 13568c8d2

Time (s): cpu = 00:04:06 ; elapsed = 00:02:45 . Memory (MB): peak = 2237.035 ; gain = 159.227
Phase 4 Rip-up And Reroute | Checksum: 13568c8d2

Time (s): cpu = 00:04:06 ; elapsed = 00:02:45 . Memory (MB): peak = 2237.035 ; gain = 159.227

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 106a3a0e6

Time (s): cpu = 00:04:07 ; elapsed = 00:02:46 . Memory (MB): peak = 2237.035 ; gain = 159.227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.368 | TNS=-993.261| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e7551573

Time (s): cpu = 00:04:32 ; elapsed = 00:02:59 . Memory (MB): peak = 2247.730 ; gain = 169.922

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e7551573

Time (s): cpu = 00:04:32 ; elapsed = 00:02:59 . Memory (MB): peak = 2247.730 ; gain = 169.922
Phase 5 Delay and Skew Optimization | Checksum: 1e7551573

Time (s): cpu = 00:04:32 ; elapsed = 00:02:59 . Memory (MB): peak = 2247.730 ; gain = 169.922

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e7e1014e

Time (s): cpu = 00:04:34 ; elapsed = 00:03:00 . Memory (MB): peak = 2247.730 ; gain = 169.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.352 | TNS=-936.354| WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18d604bc2

Time (s): cpu = 00:04:34 ; elapsed = 00:03:00 . Memory (MB): peak = 2247.730 ; gain = 169.922
Phase 6 Post Hold Fix | Checksum: 18d604bc2

Time (s): cpu = 00:04:34 ; elapsed = 00:03:00 . Memory (MB): peak = 2247.730 ; gain = 169.922

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.5053 %
  Global Horizontal Routing Utilization  = 7.04373 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 21ef95a1d

Time (s): cpu = 00:04:35 ; elapsed = 00:03:01 . Memory (MB): peak = 2247.730 ; gain = 169.922

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21ef95a1d

Time (s): cpu = 00:04:35 ; elapsed = 00:03:01 . Memory (MB): peak = 2247.730 ; gain = 169.922

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17689dbf9

Time (s): cpu = 00:04:37 ; elapsed = 00:03:03 . Memory (MB): peak = 2247.730 ; gain = 169.922

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.352 | TNS=-936.354| WHS=0.039  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17689dbf9

Time (s): cpu = 00:04:39 ; elapsed = 00:03:04 . Memory (MB): peak = 2247.730 ; gain = 169.922
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:39 ; elapsed = 00:03:04 . Memory (MB): peak = 2247.730 ; gain = 169.922

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
531 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:44 ; elapsed = 00:03:07 . Memory (MB): peak = 2247.730 ; gain = 169.922
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2247.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/merli/ECE385Final/ECE385Final/ECE385Final.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2247.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
543 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force mb_usb_hdmi_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/background_address input color_instance/background_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/background_address input color_instance/background_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/background_address1 input color_instance/background_address1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/count_address0 input color_instance/count_address0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/count_address0__0 input color_instance/count_address0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/fretboard_address input color_instance/fretboard_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/fretboard_address input color_instance/fretboard_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/fretboard_address2 input color_instance/fretboard_address2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0 input color_instance/notes_address0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0 input color_instance/notes_address0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__0 input color_instance/notes_address0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__0 input color_instance/notes_address0__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__1 input color_instance/notes_address0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__1 input color_instance/notes_address0__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__10 input color_instance/notes_address0__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__10 input color_instance/notes_address0__10/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__11 input color_instance/notes_address0__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__11 input color_instance/notes_address0__11/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__12 input color_instance/notes_address0__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__12 input color_instance/notes_address0__12/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__13 input color_instance/notes_address0__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__13 input color_instance/notes_address0__13/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__14 input color_instance/notes_address0__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__14 input color_instance/notes_address0__14/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__15 input color_instance/notes_address0__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__15 input color_instance/notes_address0__15/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__16 input color_instance/notes_address0__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__16 input color_instance/notes_address0__16/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__17 input color_instance/notes_address0__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__17 input color_instance/notes_address0__17/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__18 input color_instance/notes_address0__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__18 input color_instance/notes_address0__18/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__19 input color_instance/notes_address0__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__19 input color_instance/notes_address0__19/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__2 input color_instance/notes_address0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__2 input color_instance/notes_address0__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__20 input color_instance/notes_address0__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__20 input color_instance/notes_address0__20/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__21 input color_instance/notes_address0__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__21 input color_instance/notes_address0__21/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__22 input color_instance/notes_address0__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__22 input color_instance/notes_address0__22/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__23 input color_instance/notes_address0__23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__23 input color_instance/notes_address0__23/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__24 input color_instance/notes_address0__24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__24 input color_instance/notes_address0__24/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__25 input color_instance/notes_address0__25/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__25 input color_instance/notes_address0__25/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__26 input color_instance/notes_address0__26/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__26 input color_instance/notes_address0__26/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__27 input color_instance/notes_address0__27/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__27 input color_instance/notes_address0__27/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__28 input color_instance/notes_address0__28/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__28 input color_instance/notes_address0__28/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__29 input color_instance/notes_address0__29/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__29 input color_instance/notes_address0__29/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__3 input color_instance/notes_address0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__3 input color_instance/notes_address0__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__30 input color_instance/notes_address0__30/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__30 input color_instance/notes_address0__30/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__31 input color_instance/notes_address0__31/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__31 input color_instance/notes_address0__31/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__32 input color_instance/notes_address0__32/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__32 input color_instance/notes_address0__32/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__33 input color_instance/notes_address0__33/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__33 input color_instance/notes_address0__33/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__34 input color_instance/notes_address0__34/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__34 input color_instance/notes_address0__34/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__35 input color_instance/notes_address0__35/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__35 input color_instance/notes_address0__35/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__36 input color_instance/notes_address0__36/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__36 input color_instance/notes_address0__36/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__37 input color_instance/notes_address0__37/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__37 input color_instance/notes_address0__37/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__38 input color_instance/notes_address0__38/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__38 input color_instance/notes_address0__38/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__4 input color_instance/notes_address0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__4 input color_instance/notes_address0__4/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__5 input color_instance/notes_address0__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__5 input color_instance/notes_address0__5/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__6 input color_instance/notes_address0__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__6 input color_instance/notes_address0__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__7 input color_instance/notes_address0__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__7 input color_instance/notes_address0__7/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__8 input color_instance/notes_address0__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__8 input color_instance/notes_address0__8/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__9 input color_instance/notes_address0__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/notes_address0__9 input color_instance/notes_address0__9/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/title_address input color_instance/title_address/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]) which is driven by a register (vga/hc_reg[2]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]) which is driven by a register (vga/hc_reg[3]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]) which is driven by a register (vga/hc_reg[7]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/hc_reg[1]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/hc_reg[2]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/hc_reg[3]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/hc_reg[4]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/hc_reg[5]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/hc_reg[6]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/hc_reg[7]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/hc_reg[8]_replica_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/hc_reg[9]_replica_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/vc_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/vc_reg[3]_replica_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/vc_reg[4]_replica_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/vc_reg[5]_replica_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/vc_reg[6]_replica_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/vc_reg[7]_replica_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/vc_reg[8]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: color_instance/countdown_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]) which is driven by a register (vga/vc_reg[9]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/hc_reg[0]_replica_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/hc_reg[0]_replica_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/hc_reg[1]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/hc_reg[1]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/hc_reg[2]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/hc_reg[3]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/hc_reg[4]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/hc_reg[5]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/hc_reg[6]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/hc_reg[7]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/hc_reg[8]_replica_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/hc_reg[9]_replica_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/vc_reg[3]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/vc_reg[3]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/vc_reg[4]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/vc_reg[4]_replica_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/vc_reg[5]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/vc_reg[5]_replica_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/vc_reg[6]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: color_instance/blue_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (vga/vc_reg[8]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 132 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mb_usb_hdmi_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2648.824 ; gain = 401.094
INFO: [Common 17-206] Exiting Vivado at Wed May  1 13:00:44 2024...
