###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue Jan 19 01:21:05 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.480
= Slack Time                    3.520
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.039
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance      |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                    |                     |                            |       |       |  Time   |   Time   | 
     |--------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                    | in_BUS16_S1_T4[7] v |                            | 0.055 |       |   0.039 |    3.559 | 
     | sb_wide            | in_1_4[7] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.050 |    3.570 | 
     | sb_wide/U1025      |                     | AOI22D0BWP40               | 0.056 | 0.011 |   0.050 |    3.570 | 
     | sb_wide/U1025      | B1 v -> ZN ^        | AOI22D0BWP40               | 0.176 | 0.157 |   0.208 |    3.727 | 
     | sb_wide/U1027      |                     | CKND2D2BWP40               | 0.176 | 0.000 |   0.208 |    3.728 | 
     | sb_wide/U1027      | A1 ^ -> ZN v        | CKND2D2BWP40               | 0.089 | 0.092 |   0.300 |    3.820 | 
     | sb_wide/FE_RC_26_0 |                     | AOI22D3BWP40               | 0.089 | 0.001 |   0.301 |    3.821 | 
     | sb_wide/FE_RC_26_0 | B2 v -> ZN ^        | AOI22D3BWP40               | 0.089 | 0.096 |   0.397 |    3.917 | 
     | sb_wide/FE_RC_27_0 |                     | INVD5BWP40                 | 0.089 | 0.000 |   0.397 |    3.917 | 
     | sb_wide/FE_RC_27_0 | I ^ -> ZN v         | INVD5BWP40                 | 0.087 | 0.071 |   0.469 |    3.989 | 
     | sb_wide            | out_2_4[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.480 |    4.000 | 
     |                    |                     | pe_tile_new_unq1           | 0.090 | 0.011 |   0.480 |    4.000 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.466
= Slack Time                    3.534
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S1_T4[12] v |                            | 0.052 |       |   0.037 |    3.572 | 
     | sb_wide       | in_1_4[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.048 |    3.582 | 
     | sb_wide/U1137 |                      | AOI22D0BWP40               | 0.053 | 0.010 |   0.048 |    3.582 | 
     | sb_wide/U1137 | B1 v -> ZN ^         | AOI22D0BWP40               | 0.174 | 0.155 |   0.203 |    3.737 | 
     | sb_wide/U1139 |                      | CKND2D2BWP40               | 0.174 | 0.000 |   0.203 |    3.737 | 
     | sb_wide/U1139 | A1 ^ -> ZN v         | CKND2D2BWP40               | 0.088 | 0.095 |   0.298 |    3.833 | 
     | sb_wide/U1140 |                      | AO22D4BWP40                | 0.088 | 0.001 |   0.299 |    3.833 | 
     | sb_wide/U1140 | B2 v -> Z v          | AO22D4BWP40                | 0.103 | 0.154 |   0.453 |    3.987 | 
     | sb_wide       | out_2_4[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.466 |    4.000 | 
     |               |                      | pe_tile_new_unq1           | 0.106 | 0.013 |   0.466 |    4.000 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.459
= Slack Time                    3.541
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.042
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S1_T4[14] v |                            | 0.062 |       |   0.042 |    3.582 | 
     | sb_wide       | in_1_4[14] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.057 |    3.598 | 
     | sb_wide/U1145 |                      | AOI22D0BWP40               | 0.063 | 0.015 |   0.057 |    3.598 | 
     | sb_wide/U1145 | B1 v -> ZN ^         | AOI22D0BWP40               | 0.126 | 0.112 |   0.169 |    3.709 | 
     | sb_wide/U1147 |                      | ND2D1BWP40                 | 0.126 | 0.000 |   0.169 |    3.710 | 
     | sb_wide/U1147 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.116 | 0.107 |   0.276 |    3.817 | 
     | sb_wide/U1148 |                      | AO22D4BWP40                | 0.116 | 0.001 |   0.277 |    3.818 | 
     | sb_wide/U1148 | B2 v -> Z v          | AO22D4BWP40                | 0.105 | 0.171 |   0.449 |    3.989 | 
     | sb_wide       | out_2_4[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.459 |    4.000 | 
     |               |                      | pe_tile_new_unq1           | 0.108 | 0.011 |   0.459 |    4.000 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.459
= Slack Time                    3.541
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T0[13] v |                            | 0.046 |       |   0.036 |    3.577 | 
     | sb_wide      | in_1_0[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.045 |    3.586 | 
     | sb_wide/U881 |                      | AOI22D1BWP40               | 0.046 | 0.009 |   0.045 |    3.586 | 
     | sb_wide/U881 | B1 v -> ZN ^         | AOI22D1BWP40               | 0.126 | 0.127 |   0.172 |    3.712 | 
     | sb_wide/U883 |                      | ND2D1BWP40                 | 0.126 | 0.000 |   0.172 |    3.713 | 
     | sb_wide/U883 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.114 | 0.115 |   0.287 |    3.828 | 
     | sb_wide/U884 |                      | AO22D4BWP40                | 0.114 | 0.001 |   0.288 |    3.829 | 
     | sb_wide/U884 | B2 v -> Z v          | AO22D4BWP40                | 0.099 | 0.165 |   0.453 |    3.994 | 
     | sb_wide      | out_2_0[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.459 |    4.000 | 
     |              |                      | pe_tile_new_unq1           | 0.099 | 0.006 |   0.459 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T1[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.454
= Slack Time                    3.546
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T1[12] v |                            | 0.040 |       |   0.033 |    3.579 | 
     | sb_wide      | in_1_1[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.039 |    3.585 | 
     | sb_wide/U509 |                      | AOI22D1BWP40               | 0.040 | 0.006 |   0.039 |    3.585 | 
     | sb_wide/U509 | B2 v -> ZN ^         | AOI22D1BWP40               | 0.196 | 0.180 |   0.219 |    3.765 | 
     | sb_wide/U511 |                      | ND2D2BWP40                 | 0.196 | 0.000 |   0.219 |    3.765 | 
     | sb_wide/U511 | A1 ^ -> ZN v         | ND2D2BWP40                 | 0.080 | 0.074 |   0.293 |    3.839 | 
     | sb_wide/U512 |                      | AO22D4BWP40                | 0.080 | 0.000 |   0.294 |    3.840 | 
     | sb_wide/U512 | B2 v -> Z v          | AO22D4BWP40                | 0.096 | 0.151 |   0.444 |    3.990 | 
     | sb_wide      | out_3_1[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.454 |    4.000 | 
     |              |                      | pe_tile_new_unq1           | 0.098 | 0.009 |   0.454 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.454
= Slack Time                    3.546
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S1_T4[12] v |                            | 0.052 |       |   0.037 |    3.584 | 
     | sb_wide       | in_1_4[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.048 |    3.594 | 
     | sb_wide/U1093 |                      | AOI22D0BWP40               | 0.053 | 0.010 |   0.048 |    3.594 | 
     | sb_wide/U1093 | B2 v -> ZN ^         | AOI22D0BWP40               | 0.146 | 0.136 |   0.184 |    3.730 | 
     | sb_wide/U1095 |                      | ND2D1BWP40                 | 0.146 | 0.000 |   0.184 |    3.731 | 
     | sb_wide/U1095 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.095 | 0.104 |   0.289 |    3.835 | 
     | sb_wide/U1096 |                      | AO22D4BWP40                | 0.095 | 0.000 |   0.289 |    3.835 | 
     | sb_wide/U1096 | B2 v -> Z v          | AO22D4BWP40                | 0.093 | 0.157 |   0.445 |    3.992 | 
     | sb_wide       | out_3_4[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.454 |    4.000 | 
     |               |                      | pe_tile_new_unq1           | 0.095 | 0.008 |   0.454 |    4.000 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.452
= Slack Time                    3.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S1_T3[8] v |                            | 0.043 |       |   0.034 |    3.581 | 
     | sb_wide       | in_1_3[8] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.042 |    3.590 | 
     | sb_wide/U1245 |                     | AOI22D0BWP40               | 0.044 | 0.009 |   0.042 |    3.590 | 
     | sb_wide/U1245 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.162 | 0.154 |   0.196 |    3.744 | 
     | sb_wide/U1247 |                     | ND2D1BWP40                 | 0.162 | 0.000 |   0.197 |    3.744 | 
     | sb_wide/U1247 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.086 | 0.087 |   0.284 |    3.831 | 
     | sb_wide/U1248 |                     | AO22D4BWP40                | 0.086 | 0.000 |   0.284 |    3.832 | 
     | sb_wide/U1248 | B2 v -> Z v         | AO22D4BWP40                | 0.107 | 0.156 |   0.440 |    3.987 | 
     | sb_wide       | out_2_3[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.452 |    4.000 | 
     |               |                     | pe_tile_new_unq1           | 0.110 | 0.012 |   0.452 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[8] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[8]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.452
= Slack Time                    3.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T3[8] ^ |                            | 0.086 |       |   0.052 |    3.599 | 
     | sb_wide      | in_3_3[8] ^         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.067 |    3.615 | 
     | sb_wide/U502 |                     | AOI22D0BWP40               | 0.087 | 0.016 |   0.067 |    3.615 | 
     | sb_wide/U502 | B1 ^ -> ZN v        | AOI22D0BWP40               | 0.125 | 0.067 |   0.134 |    3.681 | 
     | sb_wide/U503 |                     | ND2D1BWP40                 | 0.125 | 0.000 |   0.134 |    3.682 | 
     | sb_wide/U503 | A2 v -> ZN ^        | ND2D1BWP40                 | 0.155 | 0.155 |   0.289 |    3.836 | 
     | sb_wide/U504 |                     | AO22D4BWP40                | 0.155 | 0.001 |   0.290 |    3.837 | 
     | sb_wide/U504 | B2 ^ -> Z ^         | AO22D4BWP40                | 0.140 | 0.158 |   0.448 |    3.996 | 
     | sb_wide      | out_0_3[8] ^        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.452 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.140 | 0.005 |   0.452 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T2[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.449
= Slack Time                    3.551
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T2[5] v |                            | 0.042 |       |   0.034 |    3.585 | 
     | sb_wide      | in_1_2[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.041 |    3.592 | 
     | sb_wide/U441 |                     | AOI22D1BWP40               | 0.042 | 0.007 |   0.041 |    3.592 | 
     | sb_wide/U441 | B2 v -> ZN ^        | AOI22D1BWP40               | 0.066 | 0.072 |   0.112 |    3.664 | 
     | sb_wide/U443 |                     | ND2D0BWP40                 | 0.066 | 0.000 |   0.112 |    3.664 | 
     | sb_wide/U443 | A1 ^ -> ZN v        | ND2D0BWP40                 | 0.162 | 0.152 |   0.264 |    3.815 | 
     | sb_wide/U444 |                     | AO22D4BWP40                | 0.162 | 0.000 |   0.265 |    3.816 | 
     | sb_wide/U444 | B2 v -> Z v         | AO22D4BWP40                | 0.092 | 0.177 |   0.442 |    3.993 | 
     | sb_wide      | out_3_2[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.449 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.093 | 0.007 |   0.449 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.448
= Slack Time                    3.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T0[8] v |                            | 0.033 |       |   0.030 |    3.581 | 
     | sb_wide      | in_1_0[8] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.033 |    3.585 | 
     | sb_wide/U557 |                     | AOI22D0BWP40               | 0.033 | 0.004 |   0.033 |    3.585 | 
     | sb_wide/U557 | B2 v -> ZN ^        | AOI22D0BWP40               | 0.126 | 0.111 |   0.145 |    3.696 | 
     | sb_wide/U559 |                     | ND2D1BWP40                 | 0.126 | 0.000 |   0.145 |    3.697 | 
     | sb_wide/U559 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.108 | 0.123 |   0.268 |    3.820 | 
     | sb_wide/U560 |                     | AO22D4BWP40                | 0.108 | 0.000 |   0.268 |    3.820 | 
     | sb_wide/U560 | B2 v -> Z v         | AO22D4BWP40                | 0.102 | 0.167 |   0.435 |    3.986 | 
     | sb_wide      | out_3_0[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.448 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.106 | 0.014 |   0.448 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T1[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.448
= Slack Time                    3.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T1[9] v |                            | 0.038 |       |   0.033 |    3.585 | 
     | sb_wide      | in_1_1[9] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.037 |    3.589 | 
     | sb_wide/U301 |                     | AOI22D0BWP40               | 0.039 | 0.004 |   0.037 |    3.589 | 
     | sb_wide/U301 | B2 v -> ZN ^        | AOI22D0BWP40               | 0.224 | 0.160 |   0.197 |    3.749 | 
     | sb_wide/U303 |                     | CKND2D2BWP40               | 0.224 | 0.000 |   0.197 |    3.749 | 
     | sb_wide/U303 | A1 ^ -> ZN v        | CKND2D2BWP40               | 0.094 | 0.088 |   0.285 |    3.837 | 
     | sb_wide/U304 |                     | AO22D4BWP40                | 0.094 | 0.000 |   0.286 |    3.837 | 
     | sb_wide/U304 | B2 v -> Z v         | AO22D4BWP40                | 0.093 | 0.155 |   0.440 |    3.992 | 
     | sb_wide      | out_3_1[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.448 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.095 | 0.008 |   0.448 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.448
= Slack Time                    3.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.039
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T4[11] v |                            | 0.056 |       |   0.039 |    3.591 | 
     | sb_wide      | in_1_4[11] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.050 |    3.603 | 
     | sb_wide/U913 |                      | AOI22D0BWP40               | 0.057 | 0.012 |   0.050 |    3.603 | 
     | sb_wide/U913 | B1 v -> ZN ^         | AOI22D0BWP40               | 0.149 | 0.119 |   0.170 |    3.722 | 
     | sb_wide/U915 |                      | CKND2D2BWP40               | 0.149 | 0.000 |   0.170 |    3.722 | 
     | sb_wide/U915 | A1 ^ -> ZN v         | CKND2D2BWP40               | 0.094 | 0.103 |   0.273 |    3.826 | 
     | sb_wide/U916 |                      | AO22D4BWP40                | 0.094 | 0.001 |   0.275 |    3.827 | 
     | sb_wide/U916 | B2 v -> Z v          | AO22D4BWP40                | 0.104 | 0.163 |   0.438 |    3.990 | 
     | sb_wide      | out_2_4[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.448 |    4.000 | 
     |              |                      | pe_tile_new_unq1           | 0.106 | 0.010 |   0.448 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.446
= Slack Time                    3.554
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T4[13] v |                            | 0.049 |       |   0.037 |    3.591 | 
     | sb_wide      | in_1_4[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.045 |    3.599 | 
     | sb_wide/U905 |                      | AOI22D1BWP40               | 0.050 | 0.008 |   0.045 |    3.599 | 
     | sb_wide/U905 | B1 v -> ZN ^         | AOI22D1BWP40               | 0.113 | 0.113 |   0.158 |    3.713 | 
     | sb_wide/U907 |                      | CKND2D1BWP40               | 0.113 | 0.000 |   0.159 |    3.713 | 
     | sb_wide/U907 | A1 ^ -> ZN v         | CKND2D1BWP40               | 0.120 | 0.108 |   0.267 |    3.821 | 
     | sb_wide/U908 |                      | AO22D4BWP40                | 0.120 | 0.001 |   0.268 |    3.822 | 
     | sb_wide/U908 | B2 v -> Z v          | AO22D4BWP40                | 0.104 | 0.167 |   0.435 |    3.990 | 
     | sb_wide      | out_2_4[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.446 |    4.000 | 
     |              |                      | pe_tile_new_unq1           | 0.106 | 0.010 |   0.446 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.446
= Slack Time                    3.554
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T1[6] v |                            | 0.041 |       |   0.032 |    3.586 | 
     | sb_wide      | in_0_1[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.046 |    3.600 | 
     | sb_wide/U721 |                     | AOI22D1BWP40               | 0.042 | 0.014 |   0.046 |    3.600 | 
     | sb_wide/U721 | A2 v -> ZN ^        | AOI22D1BWP40               | 0.141 | 0.115 |   0.161 |    3.715 | 
     | sb_wide/U723 |                     | ND2D1BWP40                 | 0.141 | 0.000 |   0.161 |    3.716 | 
     | sb_wide/U723 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.108 | 0.119 |   0.281 |    3.835 | 
     | sb_wide/U724 |                     | AO22D4BWP40                | 0.108 | 0.000 |   0.281 |    3.836 | 
     | sb_wide/U724 | B2 v -> Z v         | AO22D4BWP40                | 0.092 | 0.157 |   0.438 |    3.993 | 
     | sb_wide      | out_3_1[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.446 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.093 | 0.007 |   0.446 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.445
= Slack Time                    3.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.042
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T4[9] v |                            | 0.061 |       |   0.042 |    3.596 | 
     | sb_wide      | in_1_4[9] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.052 |    3.607 | 
     | sb_wide/U873 |                     | AOI22D0BWP40               | 0.062 | 0.011 |   0.052 |    3.607 | 
     | sb_wide/U873 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.151 | 0.127 |   0.180 |    3.734 | 
     | sb_wide/U875 |                     | CKND2D2BWP40               | 0.151 | 0.000 |   0.180 |    3.735 | 
     | sb_wide/U875 | A1 ^ -> ZN v        | CKND2D2BWP40               | 0.090 | 0.097 |   0.276 |    3.831 | 
     | sb_wide/U876 |                     | AO22D4BWP40                | 0.090 | 0.001 |   0.277 |    3.832 | 
     | sb_wide/U876 | B2 v -> Z v         | AO22D4BWP40                | 0.104 | 0.158 |   0.435 |    3.990 | 
     | sb_wide      | out_2_4[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.445 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.106 | 0.010 |   0.445 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[13] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T4[13]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.445
= Slack Time                    3.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.056
     = Beginpoint Arrival Time            0.066
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T4[13] ^ |                            | 0.128 |       |   0.066 |    3.621 | 
     | sb_wide      | in_2_4[13] ^         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.101 |    3.656 | 
     | sb_wide/U821 |                      | AOI22D0BWP40               | 0.130 | 0.035 |   0.101 |    3.656 | 
     | sb_wide/U821 | A1 ^ -> ZN v         | AOI22D0BWP40               | 0.068 | 0.059 |   0.160 |    3.715 | 
     | sb_wide/U823 |                      | ND2D0BWP40                 | 0.068 | 0.000 |   0.160 |    3.715 | 
     | sb_wide/U823 | A1 v -> ZN ^         | ND2D0BWP40                 | 0.133 | 0.109 |   0.269 |    3.824 | 
     | sb_wide/U824 |                      | AO22D4BWP40                | 0.133 | 0.000 |   0.270 |    3.824 | 
     | sb_wide/U824 | B1 ^ -> Z ^          | AO22D4BWP40                | 0.177 | 0.164 |   0.434 |    3.989 | 
     | sb_wide      | out_1_4[13] ^        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.445 |    4.000 | 
     |              |                      | pe_tile_new_unq1           | 0.178 | 0.011 |   0.445 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.445
= Slack Time                    3.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.040
     +-------------------------------------------------------------------------------------------------------------+ 
     |      Instance      |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                    |                      |                            |       |       |  Time   |   Time   | 
     |--------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                    | in_BUS16_S1_T4[10] v |                            | 0.058 |       |   0.040 |    3.595 | 
     | sb_wide            | in_1_4[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.051 |    3.606 | 
     | sb_wide/U1125      |                      | AOI22D0BWP40               | 0.060 | 0.011 |   0.051 |    3.606 | 
     | sb_wide/U1125      | B1 v -> ZN ^         | AOI22D0BWP40               | 0.135 | 0.117 |   0.168 |    3.723 | 
     | sb_wide/U1127      |                      | CKND2D2BWP40               | 0.135 | 0.000 |   0.168 |    3.723 | 
     | sb_wide/U1127      | A1 ^ -> ZN v         | CKND2D2BWP40               | 0.082 | 0.086 |   0.254 |    3.809 | 
     | sb_wide/FE_RC_13_0 |                      | AOI22D3BWP40               | 0.082 | 0.001 |   0.255 |    3.810 | 
     | sb_wide/FE_RC_13_0 | B2 v -> ZN ^         | AOI22D3BWP40               | 0.094 | 0.108 |   0.362 |    3.918 | 
     | sb_wide/FE_RC_14_0 |                      | INVD5BWP40                 | 0.094 | 0.001 |   0.363 |    3.918 | 
     | sb_wide/FE_RC_14_0 | I ^ -> ZN v          | INVD5BWP40                 | 0.085 | 0.074 |   0.437 |    3.992 | 
     | sb_wide            | out_2_4[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.445 |    4.000 | 
     |                    |                      | pe_tile_new_unq1           | 0.086 | 0.008 |   0.445 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.445
= Slack Time                    3.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S1_T3[4] v |                            | 0.043 |       |   0.034 |    3.589 | 
     | sb_wide       | in_1_3[4] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.041 |    3.596 | 
     | sb_wide/U1285 |                     | AOI22D0BWP40               | 0.044 | 0.007 |   0.041 |    3.596 | 
     | sb_wide/U1285 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.155 | 0.137 |   0.178 |    3.733 | 
     | sb_wide/U1287 |                     | ND2D1BWP40                 | 0.155 | 0.000 |   0.178 |    3.734 | 
     | sb_wide/U1287 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.089 | 0.091 |   0.270 |    3.825 | 
     | sb_wide/U1288 |                     | AO22D4BWP40                | 0.089 | 0.000 |   0.270 |    3.825 | 
     | sb_wide/U1288 | B2 v -> Z v         | AO22D4BWP40                | 0.107 | 0.162 |   0.431 |    3.987 | 
     | sb_wide       | out_2_3[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.445 |    4.000 | 
     |               |                     | pe_tile_new_unq1           | 0.111 | 0.013 |   0.445 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.444
= Slack Time                    3.556
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.039
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S1_T4[5] v |                            | 0.055 |       |   0.039 |    3.595 | 
     | sb_wide       | in_1_4[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.052 |    3.608 | 
     | sb_wide/U1021 |                     | AOI22D0BWP40               | 0.057 | 0.013 |   0.052 |    3.608 | 
     | sb_wide/U1021 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.150 | 0.130 |   0.182 |    3.738 | 
     | sb_wide/U1023 |                     | CKND2D2BWP40               | 0.150 | 0.000 |   0.182 |    3.738 | 
     | sb_wide/U1023 | A1 ^ -> ZN v        | CKND2D2BWP40               | 0.083 | 0.091 |   0.273 |    3.829 | 
     | sb_wide/U1024 |                     | AO22D4BWP40                | 0.083 | 0.000 |   0.273 |    3.829 | 
     | sb_wide/U1024 | B2 v -> Z v         | AO22D4BWP40                | 0.107 | 0.157 |   0.431 |    3.987 | 
     | sb_wide       | out_2_4[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.444 |    4.000 | 
     |               |                     | pe_tile_new_unq1           | 0.110 | 0.013 |   0.444 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.443
= Slack Time                    3.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T4[13] v |                            | 0.049 |       |   0.037 |    3.593 | 
     | sb_wide      | in_1_4[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.045 |    3.602 | 
     | sb_wide/U789 |                      | AOI22D1BWP40               | 0.050 | 0.008 |   0.045 |    3.602 | 
     | sb_wide/U789 | B2 v -> ZN ^         | AOI22D1BWP40               | 0.116 | 0.127 |   0.172 |    3.728 | 
     | sb_wide/U791 |                      | ND2D1BWP40                 | 0.116 | 0.000 |   0.172 |    3.729 | 
     | sb_wide/U791 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.097 | 0.106 |   0.278 |    3.835 | 
     | sb_wide/U792 |                      | AO22D4BWP40                | 0.097 | 0.000 |   0.278 |    3.835 | 
     | sb_wide/U792 | B2 v -> Z v          | AO22D4BWP40                | 0.092 | 0.158 |   0.436 |    3.993 | 
     | sb_wide      | out_3_4[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.443 |    4.000 | 
     |              |                      | pe_tile_new_unq1           | 0.094 | 0.007 |   0.443 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[10] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T4[10]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.443
= Slack Time                    3.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.067
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S2_T4[10] ^ |                            | 0.125 |       |   0.067 |    3.624 | 
     | sb_wide       | in_2_4[10] ^         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.104 |    3.661 | 
     | sb_wide/U1161 |                      | AOI22D0BWP40               | 0.126 | 0.037 |   0.104 |    3.661 | 
     | sb_wide/U1161 | A1 ^ -> ZN v         | AOI22D0BWP40               | 0.064 | 0.054 |   0.159 |    3.715 | 
     | sb_wide/U1163 |                      | ND2D0BWP40                 | 0.064 | 0.000 |   0.159 |    3.715 | 
     | sb_wide/U1163 | A1 v -> ZN ^         | ND2D0BWP40                 | 0.130 | 0.108 |   0.267 |    3.824 | 
     | sb_wide/U1164 |                      | AO22D4BWP40                | 0.130 | 0.000 |   0.267 |    3.824 | 
     | sb_wide/U1164 | B1 ^ -> Z ^          | AO22D4BWP40                | 0.179 | 0.164 |   0.431 |    3.988 | 
     | sb_wide       | out_1_4[10] ^        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.443 |    4.000 | 
     |               |                      | pe_tile_new_unq1           | 0.180 | 0.012 |   0.443 |    4.000 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.442
= Slack Time                    3.558
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T1[1] v |                            | 0.048 |       |   0.036 |    3.593 | 
     | sb_wide      | in_3_1[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.054 |    3.612 | 
     | sb_wide/U414 |                     | AOI22D0BWP40               | 0.049 | 0.018 |   0.054 |    3.612 | 
     | sb_wide/U414 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.119 | 0.090 |   0.144 |    3.701 | 
     | sb_wide/U415 |                     | ND2D2BWP40                 | 0.119 | 0.000 |   0.144 |    3.701 | 
     | sb_wide/U415 | A2 ^ -> ZN v        | ND2D2BWP40                 | 0.124 | 0.132 |   0.275 |    3.833 | 
     | sb_wide/U416 |                     | AO22D4BWP40                | 0.125 | 0.003 |   0.278 |    3.836 | 
     | sb_wide/U416 | B2 v -> Z v         | AO22D4BWP40                | 0.085 | 0.160 |   0.439 |    3.996 | 
     | sb_wide      | out_0_1[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.442 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.085 | 0.004 |   0.442 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.442
= Slack Time                    3.558
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.043
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S1_T3[3] v |                            | 0.058 |       |   0.043 |    3.601 | 
     | sb_wide       | in_1_3[3] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.052 |    3.610 | 
     | sb_wide/U1033 |                     | AOI22D0BWP40               | 0.059 | 0.009 |   0.052 |    3.610 | 
     | sb_wide/U1033 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.135 | 0.137 |   0.188 |    3.746 | 
     | sb_wide/U1035 |                     | ND2D1BWP40                 | 0.135 | 0.000 |   0.188 |    3.746 | 
     | sb_wide/U1035 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.086 | 0.086 |   0.275 |    3.832 | 
     | sb_wide/U1036 |                     | AO22D4BWP40                | 0.086 | 0.000 |   0.275 |    3.833 | 
     | sb_wide/U1036 | B2 v -> Z v         | AO22D4BWP40                | 0.105 | 0.155 |   0.430 |    3.988 | 
     | sb_wide       | out_2_3[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.442 |    4.000 | 
     |               |                     | pe_tile_new_unq1           | 0.108 | 0.012 |   0.442 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T1[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.440
= Slack Time                    3.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +---------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                             | in_BUS16_S1_T1[8] v |                            | 0.039 |       |   0.033 |    3.593 | 
     | sb_wide                     | in_1_1[8] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.036 |    3.596 | 
     | sb_wide/U629                |                     | AOI22D1BWP40               | 0.040 | 0.003 |   0.036 |    3.596 | 
     | sb_wide/U629                | B2 v -> ZN ^        | AOI22D1BWP40               | 0.129 | 0.136 |   0.172 |    3.732 | 
     | sb_wide/U631                |                     | ND2D1BWP40                 | 0.129 | 0.000 |   0.173 |    3.733 | 
     | sb_wide/U631                | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.081 | 0.083 |   0.256 |    3.816 | 
     | sb_wide/U632                |                     | AO22D2BWP40                | 0.081 | 0.000 |   0.256 |    3.816 | 
     | sb_wide/U632                | B2 v -> Z v         | AO22D2BWP40                | 0.035 | 0.114 |   0.370 |    3.930 | 
     | sb_wide                     | out_3_1[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.370 |    3.930 | 
     | FE_OCPC12_out_BUS16_S3_T1_8 |                     | BUFFD8BWP40                | 0.035 | 0.000 |   0.370 |    3.930 | 
     | FE_OCPC12_out_BUS16_S3_T1_8 | I v -> Z v          | BUFFD8BWP40                | 0.049 | 0.061 |   0.432 |    3.992 | 
     |                             |                     | pe_tile_new_unq1           | 0.052 | 0.008 |   0.440 |    4.000 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.440
= Slack Time                    3.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T1[8] v |                            | 0.040 |       |   0.032 |    3.592 | 
     | sb_wide      | in_3_1[8] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.044 |    3.604 | 
     | sb_wide/U514 |                     | AOI22D0BWP40               | 0.041 | 0.012 |   0.044 |    3.604 | 
     | sb_wide/U514 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.128 | 0.091 |   0.135 |    3.696 | 
     | sb_wide/U515 |                     | ND2D2BWP40                 | 0.128 | 0.000 |   0.135 |    3.696 | 
     | sb_wide/U515 | A2 ^ -> ZN v        | ND2D2BWP40                 | 0.131 | 0.134 |   0.270 |    3.830 | 
     | sb_wide/U516 |                     | AO22D4BWP40                | 0.131 | 0.004 |   0.273 |    3.834 | 
     | sb_wide/U516 | B2 v -> Z v         | AO22D4BWP40                | 0.085 | 0.162 |   0.436 |    3.996 | 
     | sb_wide      | out_0_1[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.440 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.085 | 0.004 |   0.440 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[11]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.438
= Slack Time                    3.562
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.055
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T0[11] ^ |                            | 0.095 |       |   0.055 |    3.618 | 
     | sb_wide      | in_2_0[11] ^         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.067 |    3.629 | 
     | sb_wide/U290 |                      | AOI22D0BWP40               | 0.096 | 0.012 |   0.067 |    3.629 | 
     | sb_wide/U290 | B2 ^ -> ZN v         | AOI22D0BWP40               | 0.112 | 0.065 |   0.132 |    3.694 | 
     | sb_wide/U291 |                      | ND2D1BWP40                 | 0.112 | 0.000 |   0.132 |    3.694 | 
     | sb_wide/U291 | A2 v -> ZN ^         | ND2D1BWP40                 | 0.118 | 0.118 |   0.249 |    3.812 | 
     | sb_wide/U292 |                      | AO22D4BWP40                | 0.118 | 0.001 |   0.250 |    3.812 | 
     | sb_wide/U292 | B2 ^ -> Z ^          | AO22D4BWP40                | 0.176 | 0.173 |   0.423 |    3.986 | 
     | sb_wide      | out_3_0[11] ^        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.438 |    4.000 | 
     |              |                      | pe_tile_new_unq1           | 0.177 | 0.014 |   0.438 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T2[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.437
= Slack Time                    3.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T2[9] v |                            | 0.039 |       |   0.032 |    3.595 | 
     | sb_wide      | in_1_2[9] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.039 |    3.602 | 
     | sb_wide/U337 |                     | AOI22D1BWP40               | 0.040 | 0.006 |   0.039 |    3.602 | 
     | sb_wide/U337 | B2 v -> ZN ^        | AOI22D1BWP40               | 0.143 | 0.142 |   0.181 |    3.743 | 
     | sb_wide/U339 |                     | ND2D1BWP40                 | 0.143 | 0.001 |   0.181 |    3.744 | 
     | sb_wide/U339 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.093 | 0.096 |   0.277 |    3.840 | 
     | sb_wide/U340 |                     | AO22D4BWP40                | 0.093 | 0.000 |   0.278 |    3.840 | 
     | sb_wide/U340 | B2 v -> Z v         | AO22D4BWP40                | 0.092 | 0.152 |   0.429 |    3.992 | 
     | sb_wide      | out_3_2[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.437 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.094 | 0.008 |   0.437 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.436
= Slack Time                    3.564
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S1_T0[1] v |                            | 0.039 |       |   0.033 |    3.597 | 
     | sb_wide       | in_1_0[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.040 |    3.605 | 
     | sb_wide/U1085 |                     | AOI22D1BWP40               | 0.039 | 0.008 |   0.040 |    3.605 | 
     | sb_wide/U1085 | B1 v -> ZN ^        | AOI22D1BWP40               | 0.135 | 0.119 |   0.159 |    3.724 | 
     | sb_wide/U1087 |                     | ND2D1BWP40                 | 0.135 | 0.000 |   0.159 |    3.724 | 
     | sb_wide/U1087 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.101 | 0.108 |   0.268 |    3.832 | 
     | sb_wide/U1088 |                     | AO22D4BWP40                | 0.101 | 0.000 |   0.268 |    3.832 | 
     | sb_wide/U1088 | B2 v -> Z v         | AO22D4BWP40                | 0.100 | 0.163 |   0.431 |    3.995 | 
     | sb_wide       | out_2_0[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.436 |    4.000 | 
     |               |                     | pe_tile_new_unq1           | 0.101 | 0.005 |   0.436 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.435
= Slack Time                    3.565
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S1_T4[3] v |                            | 0.050 |       |   0.037 |    3.602 | 
     | sb_wide       | in_1_4[3] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.046 |    3.610 | 
     | sb_wide/U1017 |                     | AOI22D0BWP40               | 0.051 | 0.009 |   0.046 |    3.610 | 
     | sb_wide/U1017 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.156 | 0.123 |   0.169 |    3.734 | 
     | sb_wide/U1019 |                     | CKND2D2BWP40               | 0.156 | 0.000 |   0.169 |    3.734 | 
     | sb_wide/U1019 | A1 ^ -> ZN v        | CKND2D2BWP40               | 0.089 | 0.092 |   0.261 |    3.826 | 
     | sb_wide/U1020 |                     | AO22D4BWP40                | 0.089 | 0.001 |   0.263 |    3.827 | 
     | sb_wide/U1020 | B2 v -> Z v         | AO22D4BWP40                | 0.105 | 0.161 |   0.424 |    3.988 | 
     | sb_wide       | out_2_4[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.435 |    4.000 | 
     |               |                     | pe_tile_new_unq1           | 0.107 | 0.012 |   0.435 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.435
= Slack Time                    3.565
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T1[9] v |                            | 0.034 |       |   0.030 |    3.595 | 
     | sb_wide      | in_3_1[9] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.035 |    3.600 | 
     | sb_wide/U266 |                     | AOI22D0BWP40               | 0.035 | 0.005 |   0.035 |    3.600 | 
     | sb_wide/U266 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.115 | 0.086 |   0.121 |    3.686 | 
     | sb_wide/U267 |                     | ND2D2BWP40                 | 0.115 | 0.000 |   0.121 |    3.686 | 
     | sb_wide/U267 | A2 ^ -> ZN v        | ND2D2BWP40                 | 0.144 | 0.140 |   0.262 |    3.826 | 
     | sb_wide/U268 |                     | AO22D4BWP40                | 0.144 | 0.004 |   0.266 |    3.831 | 
     | sb_wide/U268 | B2 v -> Z v         | AO22D4BWP40                | 0.083 | 0.166 |   0.432 |    3.997 | 
     | sb_wide      | out_0_1[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.435 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.083 | 0.003 |   0.435 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.435
= Slack Time                    3.565
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------+ 
     |     Instance      |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                   |                     |                            |       |       |  Time   |   Time   | 
     |-------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                   | in_BUS16_S0_T1[5] v |                            | 0.042 |       |   0.032 |    3.597 | 
     | sb_wide           | in_0_1[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.047 |    3.612 | 
     | sb_wide/U373      |                     | AOI22D1BWP40               | 0.043 | 0.014 |   0.047 |    3.612 | 
     | sb_wide/U373      | A2 v -> ZN ^        | AOI22D1BWP40               | 0.125 | 0.104 |   0.151 |    3.716 | 
     | sb_wide/U375      |                     | ND2D1BWP40                 | 0.125 | 0.000 |   0.151 |    3.716 | 
     | sb_wide/U375      | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.113 | 0.109 |   0.260 |    3.825 | 
     | sb_wide/FE_RC_2_0 |                     | AOI22D3BWP40               | 0.113 | 0.001 |   0.261 |    3.826 | 
     | sb_wide/FE_RC_2_0 | B2 v -> ZN ^        | AOI22D3BWP40               | 0.091 | 0.097 |   0.357 |    3.922 | 
     | sb_wide/FE_RC_3_0 |                     | INVD5BWP40                 | 0.091 | 0.000 |   0.357 |    3.923 | 
     | sb_wide/FE_RC_3_0 | I ^ -> ZN v         | INVD5BWP40                 | 0.077 | 0.070 |   0.427 |    3.992 | 
     | sb_wide           | out_3_1[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.435 |    4.000 | 
     |                   |                     | pe_tile_new_unq1           | 0.079 | 0.008 |   0.435 |    4.000 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T1[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.435
= Slack Time                    3.565
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T1[14] v |                            | 0.041 |       |   0.034 |    3.600 | 
     | sb_wide      | in_1_1[14] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.036 |    3.602 | 
     | sb_wide/U613 |                      | AOI22D0BWP40               | 0.041 | 0.002 |   0.036 |    3.602 | 
     | sb_wide/U613 | B1 v -> ZN ^         | AOI22D0BWP40               | 0.097 | 0.077 |   0.113 |    3.678 | 
     | sb_wide/U615 |                      | ND2D2BWP40                 | 0.097 | 0.000 |   0.113 |    3.678 | 
     | sb_wide/U615 | A1 ^ -> ZN v         | ND2D2BWP40                 | 0.150 | 0.145 |   0.257 |    3.823 | 
     | sb_wide/U616 |                      | AO22D4BWP40                | 0.150 | 0.005 |   0.262 |    3.828 | 
     | sb_wide/U616 | B2 v -> Z v          | AO22D4BWP40                | 0.085 | 0.168 |   0.430 |    3.996 | 
     | sb_wide      | out_0_1[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.435 |    4.000 | 
     |              |                      | pe_tile_new_unq1           | 0.086 | 0.004 |   0.435 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.434
= Slack Time                    3.566
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T3[5] v |                            | 0.046 |       |   0.034 |    3.601 | 
     | sb_wide      | in_3_3[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.044 |    3.610 | 
     | sb_wide/U402 |                     | AOI22D0BWP40               | 0.047 | 0.009 |   0.044 |    3.610 | 
     | sb_wide/U402 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.128 | 0.109 |   0.153 |    3.719 | 
     | sb_wide/U403 |                     | CKND2D2BWP40               | 0.128 | 0.000 |   0.153 |    3.719 | 
     | sb_wide/U403 | A2 ^ -> ZN v        | CKND2D2BWP40               | 0.113 | 0.117 |   0.270 |    3.836 | 
     | sb_wide/U404 |                     | AO22D4BWP40                | 0.113 | 0.003 |   0.273 |    3.839 | 
     | sb_wide/U404 | B2 v -> Z v         | AO22D4BWP40                | 0.086 | 0.157 |   0.430 |    3.996 | 
     | sb_wide      | out_0_3[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.434 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.086 | 0.004 |   0.434 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[4] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T4[4]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.434
= Slack Time                    3.566
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.056
     = Beginpoint Arrival Time            0.065
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S1_T4[4] ^ |                            | 0.113 |       |   0.066 |    3.632 | 
     | sb_wide       | in_1_4[4] ^         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.090 |    3.656 | 
     | sb_wide/U1329 |                     | AOI22D0BWP40               | 0.114 | 0.024 |   0.090 |    3.656 | 
     | sb_wide/U1329 | B1 ^ -> ZN v        | AOI22D0BWP40               | 0.079 | 0.073 |   0.162 |    3.729 | 
     | sb_wide/U1331 |                     | ND2D1BWP40                 | 0.079 | 0.000 |   0.163 |    3.729 | 
     | sb_wide/U1331 | A1 v -> ZN ^        | ND2D1BWP40                 | 0.123 | 0.093 |   0.255 |    3.822 | 
     | sb_wide/U1332 |                     | AO22D4BWP40                | 0.123 | 0.001 |   0.256 |    3.822 | 
     | sb_wide/U1332 | B2 ^ -> Z ^         | AO22D4BWP40                | 0.180 | 0.166 |   0.422 |    3.988 | 
     | sb_wide       | out_2_4[4] ^        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.434 |    4.000 | 
     |               |                     | pe_tile_new_unq1           | 0.181 | 0.012 |   0.434 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T4[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.434
= Slack Time                    3.566
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time            0.044
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T4[10] v |                            | 0.070 |       |   0.044 |    3.610 | 
     | sb_wide      | in_2_4[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.072 |    3.639 | 
     | sb_wide/U565 |                      | AOI22D0BWP40               | 0.073 | 0.028 |   0.072 |    3.639 | 
     | sb_wide/U565 | A1 v -> ZN ^         | AOI22D0BWP40               | 0.156 | 0.131 |   0.204 |    3.770 | 
     | sb_wide/U567 |                      | CKND2D2BWP40               | 0.156 | 0.000 |   0.204 |    3.770 | 
     | sb_wide/U567 | A1 ^ -> ZN v         | CKND2D2BWP40               | 0.080 | 0.081 |   0.284 |    3.851 | 
     | sb_wide/U568 |                      | AO22D4BWP40                | 0.080 | 0.001 |   0.285 |    3.851 | 
     | sb_wide/U568 | B2 v -> Z v          | AO22D4BWP40                | 0.083 | 0.146 |   0.431 |    3.997 | 
     | sb_wide      | out_0_4[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.434 |    4.000 | 
     |              |                      | pe_tile_new_unq1           | 0.084 | 0.003 |   0.434 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[2] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[2]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.433
= Slack Time                    3.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.049
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T0[2] ^ |                            | 0.083 |       |   0.049 |    3.616 | 
     | sb_wide       | in_3_0[2] ^         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.068 |    3.635 | 
     | sb_wide/U1386 |                     | AOI22D0BWP40               | 0.083 | 0.019 |   0.068 |    3.635 | 
     | sb_wide/U1386 | B1 ^ -> ZN v        | AOI22D0BWP40               | 0.136 | 0.057 |   0.125 |    3.692 | 
     | sb_wide/U1387 |                     | ND2D1BWP40                 | 0.136 | 0.000 |   0.125 |    3.692 | 
     | sb_wide/U1387 | A2 v -> ZN ^        | ND2D1BWP40                 | 0.119 | 0.130 |   0.255 |    3.821 | 
     | sb_wide/U1388 |                     | AO22D4BWP40                | 0.119 | 0.001 |   0.255 |    3.822 | 
     | sb_wide/U1388 | B2 ^ -> Z ^         | AO22D4BWP40                | 0.176 | 0.173 |   0.428 |    3.995 | 
     | sb_wide       | out_1_0[2] ^        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.433 |    4.000 | 
     |               |                     | pe_tile_new_unq1           | 0.176 | 0.005 |   0.433 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[8] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[8]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.433
= Slack Time                    3.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.047
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T4[8] ^ |                            | 0.077 |       |   0.047 |    3.614 | 
     | sb_wide       | in_3_4[8] ^         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.063 |    3.630 | 
     | sb_wide/U1118 |                     | AOI22D0BWP40               | 0.077 | 0.016 |   0.063 |    3.630 | 
     | sb_wide/U1118 | B2 ^ -> ZN v        | AOI22D0BWP40               | 0.101 | 0.062 |   0.125 |    3.692 | 
     | sb_wide/U1119 |                     | ND2D1BWP40                 | 0.101 | 0.000 |   0.125 |    3.692 | 
     | sb_wide/U1119 | A2 v -> ZN ^        | ND2D1BWP40                 | 0.133 | 0.124 |   0.249 |    3.816 | 
     | sb_wide/U1120 |                     | AO22D4BWP40                | 0.133 | 0.001 |   0.250 |    3.817 | 
     | sb_wide/U1120 | B2 ^ -> Z ^         | AO22D4BWP40                | 0.175 | 0.172 |   0.422 |    3.989 | 
     | sb_wide       | out_2_4[8] ^        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.433 |    4.000 | 
     |               |                     | pe_tile_new_unq1           | 0.176 | 0.011 |   0.433 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[1]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.433
= Slack Time                    3.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.047
     = Beginpoint Arrival Time            0.057
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T0[1] ^ |                            | 0.094 |       |   0.057 |    3.624 | 
     | sb_wide      | in_2_0[1] ^         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.068 |    3.636 | 
     | sb_wide/U450 |                     | AOI22D0BWP40               | 0.094 | 0.012 |   0.068 |    3.636 | 
     | sb_wide/U450 | B2 ^ -> ZN v        | AOI22D0BWP40               | 0.087 | 0.062 |   0.130 |    3.697 | 
     | sb_wide/U451 |                     | ND2D1BWP40                 | 0.087 | 0.000 |   0.130 |    3.697 | 
     | sb_wide/U451 | A2 v -> ZN ^        | ND2D1BWP40                 | 0.119 | 0.114 |   0.244 |    3.812 | 
     | sb_wide/U452 |                     | AO22D4BWP40                | 0.119 | 0.001 |   0.245 |    3.812 | 
     | sb_wide/U452 | B2 ^ -> Z ^         | AO22D4BWP40                | 0.174 | 0.174 |   0.419 |    3.986 | 
     | sb_wide      | out_3_0[1] ^        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.433 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.175 | 0.014 |   0.433 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.432
= Slack Time                    3.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S1_T0[10] v |                            | 0.036 |       |   0.031 |    3.599 | 
     | sb_wide       | in_1_0[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.036 |    3.604 | 
     | sb_wide/U1209 |                      | AOI22D1BWP40               | 0.036 | 0.005 |   0.036 |    3.604 | 
     | sb_wide/U1209 | B1 v -> ZN ^         | AOI22D1BWP40               | 0.156 | 0.145 |   0.181 |    3.749 | 
     | sb_wide/U1211 |                      | CKND2D2BWP40               | 0.156 | 0.001 |   0.182 |    3.750 | 
     | sb_wide/U1211 | A1 ^ -> ZN v         | CKND2D2BWP40               | 0.081 | 0.091 |   0.273 |    3.840 | 
     | sb_wide/U1212 |                      | AO22D4BWP40                | 0.081 | 0.000 |   0.273 |    3.840 | 
     | sb_wide/U1212 | B2 v -> Z v          | AO22D4BWP40                | 0.098 | 0.155 |   0.428 |    3.996 | 
     | sb_wide       | out_2_0[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.432 |    4.000 | 
     |               |                      | pe_tile_new_unq1           | 0.099 | 0.004 |   0.432 |    4.000 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.431
= Slack Time                    3.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S1_T0[14] v |                            | 0.035 |       |   0.031 |    3.599 | 
     | sb_wide       | in_1_0[14] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.036 |    3.605 | 
     | sb_wide/U1233 |                      | AOI22D1BWP40               | 0.036 | 0.006 |   0.036 |    3.605 | 
     | sb_wide/U1233 | B1 v -> ZN ^         | AOI22D1BWP40               | 0.156 | 0.147 |   0.184 |    3.752 | 
     | sb_wide/U1235 |                      | ND2D2BWP40                 | 0.156 | 0.001 |   0.184 |    3.753 | 
     | sb_wide/U1235 | A1 ^ -> ZN v         | ND2D2BWP40                 | 0.082 | 0.086 |   0.270 |    3.839 | 
     | sb_wide/U1236 |                      | AO22D4BWP40                | 0.082 | 0.001 |   0.271 |    3.839 | 
     | sb_wide/U1236 | B2 v -> Z v          | AO22D4BWP40                | 0.098 | 0.155 |   0.425 |    3.994 | 
     | sb_wide       | out_2_0[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.431 |    4.000 | 
     |               |                      | pe_tile_new_unq1           | 0.099 | 0.006 |   0.431 |    4.000 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.431
= Slack Time                    3.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.045
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S1_T3[1] v |                            | 0.064 |       |   0.045 |    3.614 | 
     | sb_wide       | in_1_3[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.055 |    3.624 | 
     | sb_wide/U1029 |                     | AOI22D0BWP40               | 0.064 | 0.010 |   0.055 |    3.624 | 
     | sb_wide/U1029 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.143 | 0.136 |   0.191 |    3.760 | 
     | sb_wide/U1031 |                     | CKND2D1BWP40               | 0.143 | 0.000 |   0.191 |    3.760 | 
     | sb_wide/U1031 | A1 ^ -> ZN v        | CKND2D1BWP40               | 0.073 | 0.074 |   0.265 |    3.834 | 
     | sb_wide/U1032 |                     | AO22D4BWP40                | 0.073 | 0.000 |   0.265 |    3.834 | 
     | sb_wide/U1032 | B2 v -> Z v         | AO22D4BWP40                | 0.106 | 0.153 |   0.418 |    3.987 | 
     | sb_wide       | out_2_3[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.431 |    4.000 | 
     |               |                     | pe_tile_new_unq1           | 0.109 | 0.013 |   0.431 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.431
= Slack Time                    3.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T1[4] v |                            | 0.040 |       |   0.032 |    3.601 | 
     | sb_wide      | in_0_1[4] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.044 |    3.613 | 
     | sb_wide/U689 |                     | AOI22D1BWP40               | 0.041 | 0.012 |   0.044 |    3.613 | 
     | sb_wide/U689 | A2 v -> ZN ^        | AOI22D1BWP40               | 0.124 | 0.115 |   0.159 |    3.728 | 
     | sb_wide/U691 |                     | ND2D1BWP40                 | 0.124 | 0.000 |   0.159 |    3.728 | 
     | sb_wide/U691 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.101 | 0.107 |   0.266 |    3.836 | 
     | sb_wide/U692 |                     | AO22D4BWP40                | 0.101 | 0.000 |   0.266 |    3.836 | 
     | sb_wide/U692 | B2 v -> Z v         | AO22D4BWP40                | 0.092 | 0.157 |   0.424 |    3.993 | 
     | sb_wide      | out_3_1[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.431 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.093 | 0.007 |   0.431 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.431
= Slack Time                    3.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +------------------------------------------------------------------------------------------------------+ 
     |  Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |             |                      |                            |       |       |  Time   |   Time   | 
     |-------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |             | in_BUS16_S3_T1[15] v |                            | 0.037 |       |   0.031 |    3.600 | 
     | sb_wide     | in_3_1[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.041 |    3.611 | 
     | sb_wide/U35 |                      | AOI22D0BWP40               | 0.037 | 0.010 |   0.041 |    3.611 | 
     | sb_wide/U35 | B1 v -> ZN ^         | AOI22D0BWP40               | 0.118 | 0.083 |   0.125 |    3.694 | 
     | sb_wide/U36 |                      | ND2D2BWP40                 | 0.118 | 0.000 |   0.125 |    3.694 | 
     | sb_wide/U36 | A2 ^ -> ZN v         | ND2D2BWP40                 | 0.135 | 0.135 |   0.259 |    3.829 | 
     | sb_wide/U38 |                      | AO22D4BWP40                | 0.135 | 0.004 |   0.263 |    3.832 | 
     | sb_wide/U38 | B2 v -> Z v          | AO22D4BWP40                | 0.085 | 0.164 |   0.427 |    3.996 | 
     | sb_wide     | out_0_1[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.431 |    4.000 | 
     |             |                      | pe_tile_new_unq1           | 0.085 | 0.004 |   0.431 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[6] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T4[6]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.430
= Slack Time                    3.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.069
     = Beginpoint Arrival Time            0.079
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T4[6] ^ |                            | 0.147 |       |   0.079 |    3.649 | 
     | sb_wide      | in_2_4[6] ^         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.108 |    3.678 | 
     | sb_wide/U729 |                     | AOI22D0BWP40               | 0.148 | 0.029 |   0.108 |    3.678 | 
     | sb_wide/U729 | A1 ^ -> ZN v        | AOI22D0BWP40               | 0.085 | 0.084 |   0.192 |    3.762 | 
     | sb_wide/U731 |                     | ND2D1BWP40                 | 0.085 | 0.000 |   0.192 |    3.762 | 
     | sb_wide/U731 | A1 v -> ZN ^        | ND2D1BWP40                 | 0.106 | 0.091 |   0.283 |    3.852 | 
     | sb_wide/U732 |                     | AO22D4BWP40                | 0.106 | 0.000 |   0.283 |    3.853 | 
     | sb_wide/U732 | B2 ^ -> Z ^         | AO22D4BWP40                | 0.136 | 0.144 |   0.427 |    3.997 | 
     | sb_wide      | out_0_4[6] ^        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.430 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.136 | 0.003 |   0.430 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.430
= Slack Time                    3.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T2[0] v |                            | 0.053 |       |   0.037 |    3.607 | 
     | sb_wide      | in_0_2[0] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.049 |    3.619 | 
     | sb_wide/U773 |                     | AOI22D1BWP40               | 0.055 | 0.012 |   0.049 |    3.619 | 
     | sb_wide/U773 | A1 v -> ZN ^        | AOI22D1BWP40               | 0.130 | 0.122 |   0.171 |    3.741 | 
     | sb_wide/U775 |                     | ND2D1BWP40                 | 0.130 | 0.000 |   0.172 |    3.742 | 
     | sb_wide/U775 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.099 | 0.097 |   0.269 |    3.839 | 
     | sb_wide/U776 |                     | AO22D4BWP40                | 0.099 | 0.000 |   0.269 |    3.839 | 
     | sb_wide/U776 | B2 v -> Z v         | AO22D4BWP40                | 0.091 | 0.154 |   0.423 |    3.993 | 
     | sb_wide      | out_3_2[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.430 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.092 | 0.007 |   0.430 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[6] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[6]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.430
= Slack Time                    3.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.046
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T4[6] ^ |                            | 0.074 |       |   0.046 |    3.616 | 
     | sb_wide       | in_3_4[6] ^         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.056 |    3.626 | 
     | sb_wide/U1374 |                     | AOI22D0BWP40               | 0.075 | 0.010 |   0.056 |    3.626 | 
     | sb_wide/U1374 | B2 ^ -> ZN v        | AOI22D0BWP40               | 0.144 | 0.071 |   0.128 |    3.698 | 
     | sb_wide/U1375 |                     | CKND2D2BWP40               | 0.144 | 0.000 |   0.128 |    3.698 | 
     | sb_wide/U1375 | A2 v -> ZN ^        | CKND2D2BWP40               | 0.104 | 0.132 |   0.260 |    3.830 | 
     | sb_wide/U1376 |                     | AO22D4BWP40                | 0.104 | 0.002 |   0.261 |    3.832 | 
     | sb_wide/U1376 | B2 ^ -> Z ^         | AO22D4BWP40                | 0.174 | 0.159 |   0.420 |    3.990 | 
     | sb_wide       | out_2_4[6] ^        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.430 |    4.000 | 
     |               |                     | pe_tile_new_unq1           | 0.174 | 0.010 |   0.430 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T4[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.430
= Slack Time                    3.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.043
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T4[13] v |                            | 0.072 |       |   0.043 |    3.613 | 
     | sb_wide      | in_2_4[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.071 |    3.642 | 
     | sb_wide/U241 |                      | AOI22D0BWP40               | 0.076 | 0.029 |   0.071 |    3.642 | 
     | sb_wide/U241 | A1 v -> ZN ^         | AOI22D0BWP40               | 0.145 | 0.123 |   0.194 |    3.765 | 
     | sb_wide/U243 |                      | ND2D2BWP40                 | 0.145 | 0.000 |   0.195 |    3.765 | 
     | sb_wide/U243 | A1 ^ -> ZN v         | ND2D2BWP40                 | 0.080 | 0.087 |   0.282 |    3.852 | 
     | sb_wide/U244 |                      | AO22D4BWP40                | 0.080 | 0.000 |   0.282 |    3.852 | 
     | sb_wide/U244 | B2 v -> Z v          | AO22D4BWP40                | 0.082 | 0.145 |   0.427 |    3.997 | 
     | sb_wide      | out_0_4[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.430 |    4.000 | 
     |              |                      | pe_tile_new_unq1           | 0.083 | 0.003 |   0.430 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[12] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[12]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.429
= Slack Time                    3.571
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.051
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T0[12] ^ |                            | 0.088 |       |   0.051 |    3.622 | 
     | sb_wide      | in_2_0[12] ^         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.063 |    3.634 | 
     | sb_wide/U542 |                      | AOI22D0BWP40               | 0.089 | 0.012 |   0.063 |    3.634 | 
     | sb_wide/U542 | B2 ^ -> ZN v         | AOI22D0BWP40               | 0.131 | 0.061 |   0.124 |    3.695 | 
     | sb_wide/U543 |                      | ND2D1BWP40                 | 0.131 | 0.000 |   0.124 |    3.695 | 
     | sb_wide/U543 | A2 v -> ZN ^         | ND2D1BWP40                 | 0.116 | 0.130 |   0.255 |    3.825 | 
     | sb_wide/U544 |                      | AO22D4BWP40                | 0.116 | 0.000 |   0.255 |    3.825 | 
     | sb_wide/U544 | B2 ^ -> Z ^          | AO22D4BWP40                | 0.171 | 0.162 |   0.417 |    3.987 | 
     | sb_wide      | out_3_0[12] ^        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.429 |    4.000 | 
     |              |                      | pe_tile_new_unq1           | 0.172 | 0.013 |   0.429 |    4.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.429
= Slack Time                    3.571
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T0[9] v |                            | 0.033 |       |   0.030 |    3.600 | 
     | sb_wide      | in_1_0[9] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.032 |    3.603 | 
     | sb_wide/U921 |                     | AOI22D1BWP40               | 0.033 | 0.002 |   0.032 |    3.603 | 
     | sb_wide/U921 | B1 v -> ZN ^        | AOI22D1BWP40               | 0.158 | 0.144 |   0.176 |    3.746 | 
     | sb_wide/U923 |                     | ND2D2BWP40                 | 0.158 | 0.001 |   0.176 |    3.747 | 
     | sb_wide/U923 | A1 ^ -> ZN v        | ND2D2BWP40                 | 0.085 | 0.091 |   0.267 |    3.838 | 
     | sb_wide/U924 |                     | AO22D4BWP40                | 0.085 | 0.001 |   0.268 |    3.839 | 
     | sb_wide/U924 | B2 v -> Z v         | AO22D4BWP40                | 0.098 | 0.156 |   0.424 |    3.995 | 
     | sb_wide      | out_2_0[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.429 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.099 | 0.005 |   0.429 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.000
- Arrival Time                  0.429
= Slack Time                    3.571
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T1[3] v |                            | 0.033 |       |   0.029 |    3.600 | 
     | sb_wide      | in_3_1[3] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.032 |    3.603 | 
     | sb_wide/U478 |                     | AOI22D0BWP40               | 0.033 | 0.003 |   0.032 |    3.603 | 
     | sb_wide/U478 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.129 | 0.089 |   0.121 |    3.692 | 
     | sb_wide/U479 |                     | CKND2D2BWP40               | 0.129 | 0.000 |   0.121 |    3.692 | 
     | sb_wide/U479 | A2 ^ -> ZN v        | CKND2D2BWP40               | 0.135 | 0.137 |   0.258 |    3.829 | 
     | sb_wide/U480 |                     | AO22D4BWP40                | 0.135 | 0.004 |   0.262 |    3.833 | 
     | sb_wide/U480 | B2 v -> Z v         | AO22D4BWP40                | 0.084 | 0.164 |   0.426 |    3.997 | 
     | sb_wide      | out_0_1[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.429 |    4.000 | 
     |              |                     | pe_tile_new_unq1           | 0.084 | 0.003 |   0.429 |    4.000 | 
     +------------------------------------------------------------------------------------------------------+ 

