// Seed: 2107183025
`resetall
module module_0 (
    output tri1 id_0,
    input id_1,
    output id_2
);
  logic id_3 = id_1;
  logic id_4;
  always @(*) id_0[1] <= "";
endmodule
`resetall
