===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4284 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3341 ( 17.4%)    0.3341 ( 23.4%)  FIR Parser
    0.8491 ( 44.2%)    0.5214 ( 36.5%)  'firrtl.circuit' Pipeline
    0.1222 (  6.4%)    0.0689 (  4.8%)    'firrtl.module' Pipeline
    0.1221 (  6.4%)    0.0689 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0148 (  0.8%)    0.0148 (  1.0%)    InferWidths
    0.0636 (  3.3%)    0.0636 (  4.5%)    LowerFIRRTLTypes
    0.5896 ( 30.7%)    0.3176 ( 22.2%)    'firrtl.module' Pipeline
    0.0981 (  5.1%)    0.0531 (  3.7%)      ExpandWhens
    0.4915 ( 25.6%)    0.2645 ( 18.5%)      SimpleCanonicalizer
    0.0527 (  2.7%)    0.0527 (  3.7%)    IMConstProp
    0.0040 (  0.2%)    0.0040 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0059 (  0.3%)    0.0035 (  0.2%)    'firrtl.module' Pipeline
    0.0058 (  0.3%)    0.0035 (  0.2%)      CheckWidths
    0.1908 (  9.9%)    0.1908 ( 13.4%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.3192 ( 16.6%)    0.1730 ( 12.1%)  'hw.module' Pipeline
    0.0050 (  0.3%)    0.0038 (  0.3%)    HWCleanup
    0.1583 (  8.2%)    0.0826 (  5.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1558 (  8.1%)    0.0865 (  6.1%)    SimpleCanonicalizer
    0.0235 (  1.2%)    0.0235 (  1.6%)  HWLegalizeNames
    0.0393 (  2.0%)    0.0223 (  1.6%)  'hw.module' Pipeline
    0.0392 (  2.0%)    0.0222 (  1.6%)    PrettifyVerilog
    0.1624 (  8.5%)    0.1624 ( 11.4%)  Output
    0.0008 (  0.0%)    0.0008 (  0.1%)  Rest
    1.9194 (100.0%)    1.4284 (100.0%)  Total

{
  totalTime: 1.441,
  maxMemory: 84754432
}
