{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617559164247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617559164258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 05 00:59:24 2021 " "Processing started: Mon Apr 05 00:59:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617559164258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617559164258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lpf -c lpf " "Command: quartus_map --read_settings_files=on --write_settings_files=off lpf -c lpf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617559164258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617559164904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617559164905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rising_edge_synchronizer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer_pkg " "Found design unit 1: rising_edge_synchronizer_pkg" {  } { { "rising_edge_synchronizer.vhd" "" { Text "E:/ESD/Lab8/lpf/rising_edge_synchronizer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617559175630 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rising_edge_synchronizer-beh " "Found design unit 2: rising_edge_synchronizer-beh" {  } { { "rising_edge_synchronizer.vhd" "" { Text "E:/ESD/Lab8/lpf/rising_edge_synchronizer.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617559175630 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "rising_edge_synchronizer.vhd" "" { Text "E:/ESD/Lab8/lpf/rising_edge_synchronizer.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617559175630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617559175630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_reg.vhd 3 1 " "Found 3 design units, including 1 entities, in source file generic_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_reg_pkg " "Found design unit 1: generic_reg_pkg" {  } { { "generic_reg.vhd" "" { Text "E:/ESD/Lab8/lpf/generic_reg.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617559175633 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 generic_reg-arch " "Found design unit 2: generic_reg-arch" {  } { { "generic_reg.vhd" "" { Text "E:/ESD/Lab8/lpf/generic_reg.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617559175633 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_reg " "Found entity 1: generic_reg" {  } { { "generic_reg.vhd" "" { Text "E:/ESD/Lab8/lpf/generic_reg.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617559175633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617559175633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiply-SYN " "Found design unit 1: multiply-SYN" {  } { { "multiply.vhd" "" { Text "E:/ESD/Lab8/lpf/multiply.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617559175668 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.vhd" "" { Text "E:/ESD/Lab8/lpf/multiply.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617559175668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617559175668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.vhd 3 1 " "Found 3 design units, including 1 entities, in source file lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf_pkg " "Found design unit 1: lpf_pkg" {  } { { "lpf.vhd" "" { Text "E:/ESD/Lab8/lpf/lpf.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617559175671 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpf-arch " "Found design unit 2: lpf-arch" {  } { { "lpf.vhd" "" { Text "E:/ESD/Lab8/lpf/lpf.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617559175671 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "lpf.vhd" "" { Text "E:/ESD/Lab8/lpf/lpf.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617559175671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617559175671 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "after_sum lpf.vhd(168) " "VHDL error at lpf.vhd(168): object \"after_sum\" is used but not declared" {  } { { "lpf.vhd" "" { Text "E:/ESD/Lab8/lpf/lpf.vhd" 168 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1617559175672 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617559176027 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 05 00:59:36 2021 " "Processing ended: Mon Apr 05 00:59:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617559176027 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617559176027 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617559176027 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617559176027 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617559176785 ""}
