INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sim_1/new/soc_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
