Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Aug  9 12:26:26 2025
| Host         : ck-MS-7E62 running 64-bit Ubuntu 25.04
| Command      : report_bus_skew -warn_on_violation -file top_module_bus_skew_routed.rpt -pb top_module_bus_skew_routed.pb -rpx top_module_bus_skew_routed.rpx
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   84        [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.667       0.584      6.083
2   86        [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.667       0.808      5.859
3   88        [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.667       0.482      6.185
4   90        [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.667       0.665      6.002
5   92        [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.667       1.235      5.432
6   94        [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.667       0.894      5.773
7   96        [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.667       0.729      5.938
8   98        [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.667       1.159      5.508
9   100       [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.667       0.751      5.916
10  102       [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.667       0.886      5.781


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 6.667
Requirement: 6.667ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_microblaze_clk_wiz_1_0
                      clk_pll_i             microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.584      6.083


Slack (MET) :             6.083ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.667ns
  Endpoint Relative Delay:   -0.830ns
  Reference Relative Delay:  -1.984ns
  Relative CRPR:              0.570ns
  Actual Bus Skew:            0.584ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.701     1.703    <hidden>
    SLICE_X75Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y71         FDRE (Prop_fdre_C_Q)         0.419     2.122 r  <hidden>
                         net (fo=1, routed)           0.504     2.627    <hidden>
    SLICE_X76Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.541     1.544    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     1.627 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     2.832    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     2.913 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     3.712    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     0.463 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     2.102    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.193 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.580     3.773    <hidden>
    SLICE_X76Y72         FDRE                                         r  <hidden>
                         clock pessimism             -0.101     3.672    
    SLICE_X76Y72         FDRE (Setup_fdre_C_D)       -0.215     3.457    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.627    
                         clock arrival                          3.457    
  -------------------------------------------------------------------
                         relative delay                        -0.830    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.582     1.585    <hidden>
    SLICE_X75Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y71         FDRE (Prop_fdre_C_Q)         0.337     1.922 r  <hidden>
                         net (fo=1, routed)           0.282     2.205    <hidden>
    SLICE_X72Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.664     1.666    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.362 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.696     4.058    <hidden>
    SLICE_X72Y72         FDRE                                         r  <hidden>
                         clock pessimism              0.101     4.160    
    SLICE_X72Y72         FDRE (Hold_fdre_C_D)         0.029     4.189    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.205    
                         clock arrival                          4.189    
  -------------------------------------------------------------------
                         relative delay                        -1.984    



Id: 2
set_bus_skew -from [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 6.667
Requirement: 6.667ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_microblaze_clk_wiz_1_0
                      clk_pll_i             microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.808      5.859


Slack (MET) :             5.859ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.667ns
  Endpoint Relative Delay:   -0.803ns
  Reference Relative Delay:  -2.197ns
  Relative CRPR:              0.586ns
  Actual Bus Skew:            0.808ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.621     1.623    <hidden>
    SLICE_X48Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  <hidden>
                         net (fo=1, routed)           0.616     2.695    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.541     1.544    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     1.627 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     2.832    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     2.913 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     3.712    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     0.463 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     2.102    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.193 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.501     3.694    <hidden>
    SLICE_X49Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.101     3.592    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)       -0.095     3.497    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.695    
                         clock arrival                          3.497    
  -------------------------------------------------------------------
                         relative delay                        -0.803    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.501     1.504    <hidden>
    SLICE_X48Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.367     1.871 r  <hidden>
                         net (fo=1, routed)           0.250     2.121    <hidden>
    SLICE_X46Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.664     1.666    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.362 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.621     3.983    <hidden>
    SLICE_X46Y100        FDRE                                         r  <hidden>
                         clock pessimism              0.101     4.084    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.233     4.317    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.121    
                         clock arrival                          4.317    
  -------------------------------------------------------------------
                         relative delay                        -2.197    



Id: 3
set_bus_skew -from [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 6.667
Requirement: 6.667ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_microblaze_clk_wiz_1_0
                      clk_pll_i             microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.482      6.185


Slack (MET) :             6.185ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.667ns
  Endpoint Relative Delay:   -1.012ns
  Reference Relative Delay:  -2.081ns
  Relative CRPR:              0.586ns
  Actual Bus Skew:            0.482ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.612     1.614    <hidden>
    SLICE_X53Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.456     2.070 r  <hidden>
                         net (fo=1, routed)           0.454     2.524    <hidden>
    SLICE_X54Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.541     1.544    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     1.627 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     2.832    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     2.913 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     3.712    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     0.463 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     2.102    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.193 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.492     3.685    <hidden>
    SLICE_X54Y101        FDRE                                         r  <hidden>
                         clock pessimism             -0.101     3.583    
    SLICE_X54Y101        FDRE (Setup_fdre_C_D)       -0.047     3.536    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.524    
                         clock arrival                          3.536    
  -------------------------------------------------------------------
                         relative delay                        -1.012    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.492     1.495    <hidden>
    SLICE_X53Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.367     1.862 r  <hidden>
                         net (fo=1, routed)           0.366     2.228    <hidden>
    SLICE_X54Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.664     1.666    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.362 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.612     3.974    <hidden>
    SLICE_X54Y102        FDRE                                         r  <hidden>
                         clock pessimism              0.101     4.075    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.233     4.308    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.228    
                         clock arrival                          4.308    
  -------------------------------------------------------------------
                         relative delay                        -2.081    



Id: 4
set_bus_skew -from [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 6.667
Requirement: 6.667ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out1_microblaze_clk_wiz_1_0
                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.665      6.002


Slack (MET) :             6.002ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.667ns
  Endpoint Relative Delay:    3.807ns
  Reference Relative Delay:   2.580ns
  Relative CRPR:              0.561ns
  Actual Bus Skew:            0.665ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.664     1.666    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.362 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.612     3.974    <hidden>
    SLICE_X54Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.518     4.492 r  <hidden>
                         net (fo=1, routed)           0.615     5.107    <hidden>
    SLICE_X53Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.492     1.495    <hidden>
    SLICE_X53Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.101     1.393    
    SLICE_X53Y100        FDRE (Setup_fdre_C_D)       -0.093     1.300    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.107    
                         clock arrival                          1.300    
  -------------------------------------------------------------------
                         relative delay                         3.807    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.541     1.544    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     1.627 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     2.832    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     2.913 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     3.712    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     0.463 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     2.102    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.193 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.492     3.685    <hidden>
    SLICE_X53Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.367     4.052 r  <hidden>
                         net (fo=1, routed)           0.413     4.465    <hidden>
    SLICE_X52Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.612     1.614    <hidden>
    SLICE_X52Y102        FDRE                                         r  <hidden>
                         clock pessimism              0.101     1.715    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.169     1.884    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.465    
                         clock arrival                          1.884    
  -------------------------------------------------------------------
                         relative delay                         2.580    



Id: 5
set_bus_skew -from [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 6.667
Requirement: 6.667ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out1_microblaze_clk_wiz_1_0
                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.235      5.432


Slack (MET) :             5.432ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.667ns
  Endpoint Relative Delay:    4.356ns
  Reference Relative Delay:   2.575ns
  Relative CRPR:              0.547ns
  Actual Bus Skew:            1.235ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.664     1.666    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.362 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.717     4.079    <hidden>
    SLICE_X81Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y63         FDRE (Prop_fdre_C_Q)         0.419     4.498 r  <hidden>
                         net (fo=1, routed)           1.086     5.584    <hidden>
    SLICE_X82Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.604     1.607    <hidden>
    SLICE_X82Y61         FDRE                                         r  <hidden>
                         clock pessimism             -0.101     1.506    
    SLICE_X82Y61         FDRE (Setup_fdre_C_D)       -0.278     1.228    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.584    
                         clock arrival                          1.228    
  -------------------------------------------------------------------
                         relative delay                         4.356    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.541     1.544    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     1.627 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     2.832    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     2.913 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     3.712    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     0.463 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     2.102    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.193 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.602     3.795    <hidden>
    SLICE_X82Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.367     4.162 r  <hidden>
                         net (fo=1, routed)           0.409     4.571    <hidden>
    SLICE_X83Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.724     1.726    <hidden>
    SLICE_X83Y62         FDRE                                         r  <hidden>
                         clock pessimism              0.101     1.828    
    SLICE_X83Y62         FDRE (Hold_fdre_C_D)         0.169     1.997    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.571    
                         clock arrival                          1.997    
  -------------------------------------------------------------------
                         relative delay                         2.575    



Id: 6
set_bus_skew -from [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 6.667
Requirement: 6.667ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_microblaze_clk_wiz_1_0
                      clk_pll_i             microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.894      5.773


Slack (MET) :             5.773ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.667ns
  Endpoint Relative Delay:   -0.754ns
  Reference Relative Delay:  -2.192ns
  Relative CRPR:              0.544ns
  Actual Bus Skew:            0.894ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.612     1.614    <hidden>
    SLICE_X56Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.518     2.132 r  <hidden>
                         net (fo=1, routed)           0.600     2.732    <hidden>
    SLICE_X55Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.541     1.544    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     1.627 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     2.832    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     2.913 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     3.712    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     0.463 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     2.102    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.193 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.490     3.683    <hidden>
    SLICE_X55Y107        FDRE                                         r  <hidden>
                         clock pessimism             -0.101     3.581    
    SLICE_X55Y107        FDRE (Setup_fdre_C_D)       -0.095     3.486    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.732    
                         clock arrival                          3.486    
  -------------------------------------------------------------------
                         relative delay                        -0.754    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.491     1.494    <hidden>
    SLICE_X53Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.367     1.861 r  <hidden>
                         net (fo=1, routed)           0.251     2.112    <hidden>
    SLICE_X54Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.664     1.666    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.362 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.611     3.973    <hidden>
    SLICE_X54Y105        FDRE                                         r  <hidden>
                         clock pessimism              0.101     4.074    
    SLICE_X54Y105        FDRE (Hold_fdre_C_D)         0.230     4.304    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.112    
                         clock arrival                          4.304    
  -------------------------------------------------------------------
                         relative delay                        -2.192    



Id: 7
set_bus_skew -from [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 6.667
Requirement: 6.667ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out1_microblaze_clk_wiz_1_0
                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.729      5.938


Slack (MET) :             5.938ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.667ns
  Endpoint Relative Delay:    3.814ns
  Reference Relative Delay:   2.474ns
  Relative CRPR:              0.611ns
  Actual Bus Skew:            0.729ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.664     1.666    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.362 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.611     3.973    <hidden>
    SLICE_X54Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.518     4.491 r  <hidden>
                         net (fo=1, routed)           0.623     5.114    <hidden>
    SLICE_X52Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.491     1.494    <hidden>
    SLICE_X52Y103        FDRE                                         r  <hidden>
                         clock pessimism             -0.101     1.392    
    SLICE_X52Y103        FDRE (Setup_fdre_C_D)       -0.093     1.299    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.114    
                         clock arrival                          1.299    
  -------------------------------------------------------------------
                         relative delay                         3.814    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.541     1.544    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     1.627 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     2.832    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     2.913 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     3.712    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     0.463 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     2.102    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.193 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.491     3.684    <hidden>
    SLICE_X54Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.418     4.102 r  <hidden>
                         net (fo=1, routed)           0.256     4.357    <hidden>
    SLICE_X52Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.611     1.613    <hidden>
    SLICE_X52Y103        FDRE                                         r  <hidden>
                         clock pessimism              0.101     1.714    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.169     1.883    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.357    
                         clock arrival                          1.883    
  -------------------------------------------------------------------
                         relative delay                         2.474    



Id: 8
set_bus_skew -from [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 6.667
Requirement: 6.667ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_microblaze_clk_wiz_1_0
                      clk_pll_i             microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.159      5.508


Slack (MET) :             5.508ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.667ns
  Endpoint Relative Delay:   -0.312ns
  Reference Relative Delay:  -2.086ns
  Relative CRPR:              0.615ns
  Actual Bus Skew:            1.159ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.626     1.628    <hidden>
    SLICE_X70Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.478     2.106 r  <hidden>
                         net (fo=1, routed)           0.913     3.020    <hidden>
    SLICE_X71Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.541     1.544    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     1.627 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     2.832    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     2.913 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     3.712    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     0.463 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     2.102    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.193 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.504     3.697    <hidden>
    SLICE_X71Y86         FDRE                                         r  <hidden>
                         clock pessimism             -0.101     3.596    
    SLICE_X71Y86         FDRE (Setup_fdre_C_D)       -0.264     3.332    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.020    
                         clock arrival                          3.332    
  -------------------------------------------------------------------
                         relative delay                        -0.312    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.504     1.507    <hidden>
    SLICE_X70Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.418     1.925 r  <hidden>
                         net (fo=1, routed)           0.247     2.173    <hidden>
    SLICE_X71Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.664     1.666    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.362 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.626     3.988    <hidden>
    SLICE_X71Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.101     4.090    
    SLICE_X71Y86         FDRE (Hold_fdre_C_D)         0.169     4.259    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.173    
                         clock arrival                          4.259    
  -------------------------------------------------------------------
                         relative delay                        -2.086    



Id: 9
set_bus_skew -from [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 6.667
Requirement: 6.667ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out1_microblaze_clk_wiz_1_0
                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.751      5.916


Slack (MET) :             5.916ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.667ns
  Endpoint Relative Delay:    3.762ns
  Reference Relative Delay:   2.439ns
  Relative CRPR:              0.573ns
  Actual Bus Skew:            0.751ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.664     1.666    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.362 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.627     3.989    <hidden>
    SLICE_X68Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.419     4.408 r  <hidden>
                         net (fo=1, routed)           0.492     4.900    <hidden>
    SLICE_X68Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.506     1.509    <hidden>
    SLICE_X68Y88         FDRE                                         r  <hidden>
                         clock pessimism             -0.101     1.408    
    SLICE_X68Y88         FDRE (Setup_fdre_C_D)       -0.270     1.138    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.900    
                         clock arrival                          1.138    
  -------------------------------------------------------------------
                         relative delay                         3.762    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.541     1.544    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     1.627 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     2.832    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     2.913 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     3.712    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     0.463 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     2.102    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.193 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.505     3.698    <hidden>
    SLICE_X68Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.367     4.065 r  <hidden>
                         net (fo=1, routed)           0.274     4.339    <hidden>
    SLICE_X67Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.628     1.630    <hidden>
    SLICE_X67Y88         FDRE                                         r  <hidden>
                         clock pessimism              0.101     1.732    
    SLICE_X67Y88         FDRE (Hold_fdre_C_D)         0.169     1.901    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.339    
                         clock arrival                          1.901    
  -------------------------------------------------------------------
                         relative delay                         2.439    



Id: 10
set_bus_skew -from [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 6.667
Requirement: 6.667ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out1_microblaze_clk_wiz_1_0
                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            microblaze/microblaze_i/microblaze_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.886      5.781


Slack (MET) :             5.781ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.667ns
  Endpoint Relative Delay:    3.789ns
  Reference Relative Delay:   2.533ns
  Relative CRPR:              0.371ns
  Actual Bus Skew:            0.886ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.664     1.666    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.362 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.621     3.983    <hidden>
    SLICE_X46Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.478     4.461 r  <hidden>
                         net (fo=1, routed)           0.464     4.925    <hidden>
    SLICE_X48Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.501     1.504    <hidden>
    SLICE_X48Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.101     1.402    
    SLICE_X48Y100        FDRE (Setup_fdre_C_D)       -0.267     1.135    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.925    
                         clock arrival                          1.135    
  -------------------------------------------------------------------
                         relative delay                         3.789    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.683     1.683    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    microblaze/microblaze_i/clk_wiz_1/inst/clk_out2_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.541     1.544    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     1.627 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     2.832    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     2.913 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     3.712    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     0.463 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     2.102    microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.193 r  microblaze/microblaze_i/mig_7series_0/u_microblaze_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4312, routed)        1.511     3.704    <hidden>
    SLICE_X47Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.367     4.071 r  <hidden>
                         net (fo=1, routed)           0.367     4.439    <hidden>
    SLICE_X48Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.809     1.809    microblaze/microblaze_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  microblaze/microblaze_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    microblaze/microblaze_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  microblaze/microblaze_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=20806, routed)       1.633     1.635    <hidden>
    SLICE_X48Y97         FDRE                                         r  <hidden>
                         clock pessimism              0.101     1.737    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.169     1.906    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.439    
                         clock arrival                          1.906    
  -------------------------------------------------------------------
                         relative delay                         2.533    



