From f490b48f29fb0b976b7f3d749f14dd4bbb95705a Mon Sep 17 00:00:00 2001
From: Ziyuan Xu <xzy.xu@rock-chips.com>
Date: Fri, 23 Sep 2016 13:43:18 +0800
Subject: [PATCH] MINIARM: HACK: switch vccio_sd to 3.3v while shutdowning

Change-Id: I80d6d2b61b31f16b6b42b9ffcaab077231a7a91c
Signed-off-by: Ziyuan Xu <xzy.xu@rock-chips.com>
---
 drivers/mmc/host/dw_mmc-rockchip.c | 11 +++++++++++
 1 file changed, 11 insertions(+)

diff --git a/drivers/mmc/host/dw_mmc-rockchip.c b/drivers/mmc/host/dw_mmc-rockchip.c
index 29e3ae99edbc..531ad93ff912 100644
--- a/drivers/mmc/host/dw_mmc-rockchip.c
+++ b/drivers/mmc/host/dw_mmc-rockchip.c
@@ -13,6 +13,7 @@
 #include <linux/mmc/host.h>
 #include <linux/mmc/dw_mmc.h>
 #include <linux/of_address.h>
+#include <linux/regulator/consumer.h>
 #include <linux/slab.h>
 
 #include "dw_mmc.h"
@@ -285,6 +286,15 @@ static int dw_mci_rockchip_probe(struct platform_device *pdev)
 	return dw_mci_pltfm_register(pdev, drv_data);
 }
 
+static void dw_mci_rockchip_platfm_shutdown(struct platform_device *pdev)
+{
+	struct dw_mci *host = platform_get_drvdata(pdev);
+	struct mmc_host *mmc = host->cur_slot->mmc;
+
+	if (!IS_ERR(mmc->supply.vqmmc))
+		regulator_set_voltage(mmc->supply.vqmmc, 3000000, 3300000);
+}
+
 #ifdef CONFIG_PM_SLEEP
 static int dw_mci_rockchip_suspend(struct device *dev)
 {
@@ -308,6 +318,7 @@ static SIMPLE_DEV_PM_OPS(dw_mci_rockchip_pmops,
 static struct platform_driver dw_mci_rockchip_pltfm_driver = {
 	.probe		= dw_mci_rockchip_probe,
 	.remove		= dw_mci_pltfm_remove,
+	.shutdown	= dw_mci_rockchip_platfm_shutdown,
 	.driver		= {
 		.name		= "dwmmc_rockchip",
 		.of_match_table	= dw_mci_rockchip_match,

From dcd64488045c2c7b54f4257a0f5e6d56f93f28f6 Mon Sep 17 00:00:00 2001
From: Ziyuan Xu <xzy.xu@rock-chips.com>
Date: Mon, 6 Feb 2017 08:39:46 +0800
Subject: [PATCH] MINIARM: HACK: mmc: dw_mmc-rockchip: enable vmmc supply for
 reboot

Mmc core has already power off the vmmc since shutdown, re-enable it so
that card is active in next reboot.

Change-Id: Id64ed02844db9d834c820ed5b8c5bf7a0afe4ed5
Signed-off-by: Ziyuan Xu <xzy.xu@rock-chips.com>
---
 drivers/mmc/host/dw_mmc-rockchip.c | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/drivers/mmc/host/dw_mmc-rockchip.c b/drivers/mmc/host/dw_mmc-rockchip.c
index 531ad93ff912..eae304077e17 100644
--- a/drivers/mmc/host/dw_mmc-rockchip.c
+++ b/drivers/mmc/host/dw_mmc-rockchip.c
@@ -15,6 +15,7 @@
 #include <linux/of_address.h>
 #include <linux/regulator/consumer.h>
 #include <linux/slab.h>
+#include <linux/delay.h>
 
 #include "dw_mmc.h"
 #include "dw_mmc-pltfm.h"
@@ -290,6 +291,12 @@ static void dw_mci_rockchip_platfm_shutdown(struct platform_device *pdev)
 {
 	struct dw_mci *host = platform_get_drvdata(pdev);
 	struct mmc_host *mmc = host->cur_slot->mmc;
+	int ret;
+
+	mdelay(20);
+
+	if (!IS_ERR(mmc->supply.vmmc))
+		ret = regulator_enable(mmc->supply.vmmc);
 
 	if (!IS_ERR(mmc->supply.vqmmc))
 		regulator_set_voltage(mmc->supply.vqmmc, 3000000, 3300000);

From 6947d06a6b9bccb4fca863cb40638b3cdf487fa8 Mon Sep 17 00:00:00 2001
From: Jacob Chen <jacob-chen@iotwrt.com>
Date: Sat, 22 Jul 2017 19:55:09 +0800
Subject: [PATCH] MINIARM: drm/rockchip: update phy settings

Change-Id: I9e92a4191115e13999183a5d7656d6708adda632
Signed-off-by: Jacob Chen <jacob-chen@iotwrt.com>
---
 drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c | 3 +--
 1 file changed, 1 insertion(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
index bdc96cd4253d..cea7b9d6bdb3 100644
--- a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
+++ b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
@@ -347,8 +347,7 @@ static struct dw_hdmi_phy_config rockchip_phy_config[] = {
 	/*pixelclk   symbol   term   vlev*/
 	{ 74250000,  0x8009, 0x0004, 0x0272},
 	{ 165000000, 0x802b, 0x0004, 0x0209},
-	{ 297000000, 0x8039, 0x0005, 0x028d},
-	{ 594000000, 0x8039, 0x0000, 0x019d},
+	{ 297000000, 0x802d, 0x0001, 0x0149},
 	{ ~0UL,	     0x0000, 0x0000, 0x0000}
 };
 

From 8b96d29710578f258442bb7975581e30c5c1a209 Mon Sep 17 00:00:00 2001
From: Nickey Yang <nickey.yang@rock-chips.com>
Date: Mon, 17 Jul 2017 16:35:34 +0800
Subject: [PATCH] MINIARM: set npll be used for hdmi only

Change-Id: I8bebfb2cfb68e3dad172e5547d3886526ad5e912
Signed-off-by: Nickey Yang <nickey.yang@rock-chips.com>
---
 arch/arm/boot/dts/rk3288.dtsi     | 4 +++-
 drivers/clk/rockchip/clk-rk3288.c | 6 +++---
 2 files changed, 6 insertions(+), 4 deletions(-)

diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
index b37d1954d27c..904a7955e347 100644
--- a/arch/arm/boot/dts/rk3288.dtsi
+++ b/arch/arm/boot/dts/rk3288.dtsi
@@ -1027,7 +1027,7 @@
                                   <&cru PCLK_PERI>;
 		assigned-clock-rates = <594000000>,
 				       <500000000>, <300000000>,
-				       <150000000>, <75000000>,
+				       <0>, <75000000>,
 				       <300000000>, <150000000>,
 				       <75000000>;
 	};
@@ -1265,6 +1265,8 @@
 		resets = <&cru SRST_LCDC0_AXI>, <&cru SRST_LCDC0_AHB>, <&cru SRST_LCDC0_DCLK>;
 		reset-names = "axi", "ahb", "dclk";
 		iommus = <&vopb_mmu>;
+		assigned-clocks = <&cru DCLK_VOP0>;
+		assigned-clock-parents = <&cru PLL_NPLL>;
 		status = "disabled";
 
 		vopb_out: port {
diff --git a/drivers/clk/rockchip/clk-rk3288.c b/drivers/clk/rockchip/clk-rk3288.c
index 4adbace24ff7..9df15059d584 100644
--- a/drivers/clk/rockchip/clk-rk3288.c
+++ b/drivers/clk/rockchip/clk-rk3288.c
@@ -211,9 +211,9 @@ static struct rockchip_pll_clock rk3288_pll_clks[] __initdata = {
 	[cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK3288_PLL_CON(8),
 		     RK3288_MODE_CON, 8, 7, 0, rk3288_pll_rates),
 	[gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK3288_PLL_CON(12),
-		     RK3288_MODE_CON, 12, 8, ROCKCHIP_PLL_SYNC_RATE, rk3288_pll_rates),
+		     RK3288_MODE_CON, 12, 8, 0, rk3288_pll_rates),
 	[npll] = PLL(pll_rk3066, PLL_NPLL, "npll",  mux_pll_p, 0, RK3288_PLL_CON(16),
-		     RK3288_MODE_CON, 14, 9, ROCKCHIP_PLL_SYNC_RATE, rk3288_pll_rates),
+		     RK3288_MODE_CON, 14, 9, 0, rk3288_pll_rates),
 };
 
 static struct clk_div_table div_hclk_cpu_t[] = {
@@ -428,7 +428,7 @@ static struct rockchip_clk_branch rk3288_clk_branches[] __initdata = {
 			RK3288_CLKSEL_CON(30), 14, 2, MFLAGS, 8, 5, DFLAGS,
 			RK3288_CLKGATE_CON(3), 4, GFLAGS),
 
-	COMPOSITE(DCLK_VOP0, "dclk_vop0", mux_pll_src_cpll_gpll_npll_p, 0,
+	COMPOSITE(DCLK_VOP0, "dclk_vop0", mux_pll_src_cpll_gpll_npll_p, CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT,
 			RK3288_CLKSEL_CON(27), 0, 2, MFLAGS, 8, 8, DFLAGS,
 			RK3288_CLKGATE_CON(3), 1, GFLAGS),
 	COMPOSITE(DCLK_VOP1, "dclk_vop1", mux_pll_src_cpll_gpll_npll_p, 0,

From 07d84a3e6f43def7af179d417224a610ca7aaf98 Mon Sep 17 00:00:00 2001
From: Jonas Karlman <jonas@kwiboo.se>
Date: Mon, 11 Dec 2017 23:09:54 +0100
Subject: [PATCH] clk: rockchip: rk3288: add more pixel clock rates

---
 drivers/clk/rockchip/clk-rk3288.c | 79 +++++++++++++++++++++++++++++++++++++--
 1 file changed, 75 insertions(+), 4 deletions(-)

diff --git a/drivers/clk/rockchip/clk-rk3288.c b/drivers/clk/rockchip/clk-rk3288.c
index 9df15059d584..e1f3bd273a58 100644
--- a/drivers/clk/rockchip/clk-rk3288.c
+++ b/drivers/clk/rockchip/clk-rk3288.c
@@ -84,23 +84,94 @@ static struct rockchip_pll_rate_table rk3288_pll_rates[] = {
 	RK3066_PLL_RATE( 742500000, 8, 495, 2),
 	RK3066_PLL_RATE( 696000000, 1, 58, 2),
 	RK3066_PLL_RATE( 600000000, 1, 50, 2),
-	RK3066_PLL_RATE_NB(594000000, 1, 198, 8, 1),
+	RK3066_PLL_RATE( 594000000, 2, 99, 2),
+	RK3066_PLL_RATE( 552750000, 16, 737, 2),
 	RK3066_PLL_RATE( 552000000, 1, 46, 2),
+	RK3066_PLL_RATE( 505250000, 24, 2021, 4),
 	RK3066_PLL_RATE( 504000000, 1, 84, 4),
 	RK3066_PLL_RATE( 500000000, 3, 125, 2),
 	RK3066_PLL_RATE( 456000000, 1, 76, 4),
+	RK3066_PLL_RATE( 443250000, 8, 591, 4),
 	RK3066_PLL_RATE( 408000000, 1, 68, 4),
 	RK3066_PLL_RATE( 400000000, 3, 100, 2),
 	RK3066_PLL_RATE( 384000000, 2, 128, 4),
+	RK3066_PLL_RATE( 380500000, 12, 761, 4),
 	RK3066_PLL_RATE( 360000000, 1, 60, 4),
+	RK3066_PLL_RATE( 356500000, 8, 713, 6),
+	RK3066_PLL_RATE( 348500000, 8, 697, 6),
+	RK3066_PLL_RATE( 333250000, 16, 1333, 6),
+	RK3066_PLL_RATE( 317000000, 4, 317, 6),
+	RK3066_PLL_RATE( 312250000, 16, 1249, 6),
 	RK3066_PLL_RATE( 312000000, 1, 52, 4),
 	RK3066_PLL_RATE( 300000000, 1, 50, 4),
-	RK3066_PLL_RATE( 297000000, 2, 198, 8),
+	RK3066_PLL_RATE( 297000000, 4, 297, 6),
+	RK3066_PLL_RATE( 288000000, 1, 72, 6),
+	RK3066_PLL_RATE( 281250000, 16, 1125, 6),
+	RK3066_PLL_RATE( 268500000, 2, 179, 8),
+	RK3066_PLL_RATE( 268250000, 12, 1073, 8),
+	RK3066_PLL_RATE( 261000000, 1, 87, 8),
 	RK3066_PLL_RATE( 252000000, 1, 84, 8),
+	RK3066_PLL_RATE( 245500000, 6, 491, 8),
+	RK3066_PLL_RATE( 245250000, 4, 327, 8),
+	RK3066_PLL_RATE( 241500000, 2, 161, 8),
+	RK3066_PLL_RATE( 234000000, 1, 78, 8),
+	RK3066_PLL_RATE( 229500000, 2, 153, 8),
+	RK3066_PLL_RATE( 218250000, 16, 1455, 10),
 	RK3066_PLL_RATE( 216000000, 1, 72, 8),
-	RK3066_PLL_RATE( 148500000, 2, 99, 8),
+	RK3066_PLL_RATE( 214750000, 12, 859, 8),
+	RK3066_PLL_RATE( 208000000, 3, 260, 10),
+	RK3066_PLL_RATE( 204750000, 16, 1365, 10),
+	RK3066_PLL_RATE( 202500000, 8, 675, 10),
+	RK3066_PLL_RATE( 193250000, 48, 3865, 10),
+	RK3066_PLL_RATE( 189000000, 4, 315, 10),
+	RK3066_PLL_RATE( 187250000, 48, 3745, 10),
+	RK3066_PLL_RATE( 187000000, 12, 935, 10),
+	RK3066_PLL_RATE( 182750000, 8, 731, 12),
+	RK3066_PLL_RATE( 179500000, 4, 359, 12),
+	RK3066_PLL_RATE( 175500000, 4, 351, 12),
+	RK3066_PLL_RATE( 162000000, 1, 81, 12),
+	RK3066_PLL_RATE( 157500000, 4, 315, 12),
+	RK3066_PLL_RATE( 157000000, 12, 1099, 14),
+	RK3066_PLL_RATE( 156750000, 16, 1463, 14),
+	RK3066_PLL_RATE( 156000000, 1, 91, 14),
+	RK3066_PLL_RATE( 154000000, 6, 539, 14),
+	RK3066_PLL_RATE( 148500000, 8, 693, 14),
+	RK3066_PLL_RATE( 148250000, 8, 593, 12),
+	RK3066_PLL_RATE( 146250000, 16, 1365, 14),
+	RK3066_PLL_RATE( 140250000, 16, 1309, 14),
+	RK3066_PLL_RATE( 136750000, 6, 547, 16),
+	RK3066_PLL_RATE( 135000000, 1, 90, 16),
 	RK3066_PLL_RATE( 126000000, 1, 84, 16),
-	RK3066_PLL_RATE(  48000000, 1, 64, 32),
+	RK3066_PLL_RATE( 122500000, 3, 245, 16),
+	RK3066_PLL_RATE( 121750000, 6, 487, 16),
+	RK3066_PLL_RATE( 119000000, 3, 238, 16),
+	RK3066_PLL_RATE( 117500000, 3, 235, 16),
+	RK3066_PLL_RATE( 115500000, 1, 77, 16),
+	RK3066_PLL_RATE( 108000000, 1, 72, 16),
+	RK3066_PLL_RATE( 106500000, 1, 71, 16),
+	RK3066_PLL_RATE( 102250000, 6, 409, 16),
+	RK3066_PLL_RATE( 101000000, 3, 202, 16),
+	RK3066_PLL_RATE(  94500000, 1, 63, 16),
+	RK3066_PLL_RATE(  88750000, 6, 355, 16),
+	RK3066_PLL_RATE(  85500000, 1, 57, 16),
+	RK3066_PLL_RATE(  83500000, 3, 167, 16),
+	RK3066_PLL_RATE(  79500000, 1, 53, 16),
+	RK3066_PLL_RATE(  78750000, 2, 105, 16),
+	RK3066_PLL_RATE(  75000000, 1, 50, 16),
+	RK3066_PLL_RATE(  74250000, 2, 99, 16),
+	RK3066_PLL_RATE(  73250000, 6, 293, 16),
+	RK3066_PLL_RATE(  72000000, 1, 48, 16),
+	RK3066_PLL_RATE(  71000000, 3, 142, 16),
+	RK3066_PLL_RATE(  68250000, 2, 91, 16),
+	RK3066_PLL_RATE(  65000000, 3, 130, 16),
+	RK3066_PLL_RATE(  56250000, 2, 75, 16),
+	RK3066_PLL_RATE(  50000000, 3, 100, 16),
+	RK3066_PLL_RATE(  49500000, 1, 33, 16),
+	RK3066_PLL_RATE(  40000000, 3, 80, 16),
+	RK3066_PLL_RATE(  36000000, 1, 24, 16),
+	RK3066_PLL_RATE(  35500000, 3, 71, 16),
+	RK3066_PLL_RATE(  33750000, 2, 45, 16),
+	RK3066_PLL_RATE(  31500000, 1, 21, 16),
 	{ /* sentinel */ },
 };
 
