;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	ADD -1, 0
	MOV -7, <-20
	SUB #12, @200
	MOV #12, <202
	SUB 121, 100
	SUB 210, 1
	SUB @23, 120
	DJN 1, 140
	JMN 2, <12
	SUB -1, 0
	SLT -1, 0
	SPL -6, <-19
	SPL -6, <-19
	SUB -1, <-0
	MOV 911, -490
	MOV 911, -490
	SUB 12, @10
	SUB 1, 140
	ADD 22, @10
	ADD @0, @2
	MOV -7, <-20
	ADD 270, 60
	DJN 101, #-46
	SUB #101, @-46
	JMN 2, <12
	SUB @121, 106
	ADD 270, 60
	ADD 270, 60
	ADD #101, @-46
	ADD 270, 60
	SUB @-127, 100
	SPL @136, #709
	SUB 1, 140
	JMN 2, <12
	SUB 210, 1
	MOV -7, <-20
	JMN 2, <12
	JMN 2, <12
	MOV -1, <-20
	MOV 311, -90
	MOV -1, <-20
	SPL 0, <402
	SPL @136, #709
	MOV -1, <-20
	CMP -207, <-120
	DJN -1, @-20
