Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Sep 15 19:34:28 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_sj_impl_1.twr lab3_sj_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 90.8629%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i1/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
clocker/counter_92__i0/SR               |           No arrival time
clocker/counter_92__i31/SR              |           No arrival time
{clocker/counter_92__i29/SR   clocker/counter_92__i30/SR}                           
                                        |           No arrival time
{clocker/counter_92__i27/SR   clocker/counter_92__i28/SR}                           
                                        |           No arrival time
{clocker/counter_92__i25/SR   clocker/counter_92__i26/SR}                           
                                        |           No arrival time
{clocker/counter_92__i23/SR   clocker/counter_92__i24/SR}                           
                                        |           No arrival time
{clocker/counter_92__i21/SR   clocker/counter_92__i22/SR}                           
                                        |           No arrival time
{clocker/counter_92__i19/SR   clocker/counter_92__i20/SR}                           
                                        |           No arrival time
{clocker/counter_92__i17/SR   clocker/counter_92__i18/SR}                           
                                        |           No arrival time
{clocker/counter_92__i15/SR   clocker/counter_92__i16/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        27
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
colunstable[0]                          |                     input
colunstable[1]                          |                     input
colunstable[2]                          |                     input
colunstable[3]                          |                     input
reset                                   |                     input
debugger                                |                    output
segout[0]                               |                    output
segout[1]                               |                    output
segout[2]                               |                    output
segout[3]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
keypad/i459_3_lut_4_lut/A	->	keypad/i459_3_lut_4_lut/Z

++++ Loop2
keypad/i457_3_lut_4_lut/A	->	keypad/i457_3_lut_4_lut/Z

++++ Loop3
keypad/i453_3_lut_4_lut/A	->	keypad/i453_3_lut_4_lut/Z

++++ Loop4
keypad/i455_3_lut_4_lut/A	->	keypad/i455_3_lut_4_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          32.166 ns |         31.089 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}              
                                         |    9.501 ns 
{pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}              
                                         |    9.501 ns 
{pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}              
                                         |   10.016 ns 
{pressedcountstart_i0_i0/SP   pressedcountstart_i0_i1/SP}              
                                         |   10.016 ns 
{pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}              
                                         |   10.069 ns 
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}              
                                         |   10.069 ns 
cycleflag__i1/D                          |   10.426 ns 
{pressedcountstart_i0_i23/SP   pressedcountstart_i0_i22/SP}              
                                         |   10.611 ns 
{pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}              
                                         |   10.611 ns 
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}              
                                         |   10.611 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C6C)
Path End         : {pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}  (SLICE_R12C10C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 60.1% (route), 39.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.500 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C6C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R17C9A       D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_245[0]                                                NET DELAY               3.027                 12.716  1       
add_161_2/C0->add_161_2/CO0               SLICE_R18C6A       C0_TO_COUT0_DELAY       0.343                 13.059  2       
n3290                                                        NET DELAY               0.000                 13.059  2       
add_161_2/CI1->add_161_2/CO1              SLICE_R18C6A       CIN1_TO_COUT1_DELAY     0.277                 13.336  2       
n1512                                                        NET DELAY               0.000                 13.336  2       
add_161_4/CI0->add_161_4/CO0              SLICE_R18C6B       CIN0_TO_COUT0_DELAY     0.277                 13.613  2       
n3293                                                        NET DELAY               0.000                 13.613  2       
add_161_4/CI1->add_161_4/CO1              SLICE_R18C6B       CIN1_TO_COUT1_DELAY     0.277                 13.890  2       
n1514                                                        NET DELAY               0.000                 13.890  2       
add_161_6/CI0->add_161_6/CO0              SLICE_R18C6C       CIN0_TO_COUT0_DELAY     0.277                 14.167  2       
n3296                                                        NET DELAY               0.000                 14.167  2       
add_161_6/CI1->add_161_6/CO1              SLICE_R18C6C       CIN1_TO_COUT1_DELAY     0.277                 14.444  2       
n1516                                                        NET DELAY               0.000                 14.444  2       
add_161_8/CI0->add_161_8/CO0              SLICE_R18C6D       CIN0_TO_COUT0_DELAY     0.277                 14.721  2       
n3299                                                        NET DELAY               0.000                 14.721  2       
add_161_8/CI1->add_161_8/CO1              SLICE_R18C6D       CIN1_TO_COUT1_DELAY     0.277                 14.998  2       
n1518                                                        NET DELAY               0.555                 15.553  2       
add_161_10/CI0->add_161_10/CO0            SLICE_R18C7A       CIN0_TO_COUT0_DELAY     0.277                 15.830  2       
n3302                                                        NET DELAY               0.000                 15.830  2       
add_161_10/CI1->add_161_10/CO1            SLICE_R18C7A       CIN1_TO_COUT1_DELAY     0.277                 16.107  2       
n1520                                                        NET DELAY               0.000                 16.107  2       
add_161_12/CI0->add_161_12/CO0            SLICE_R18C7B       CIN0_TO_COUT0_DELAY     0.277                 16.384  2       
n3305                                                        NET DELAY               0.000                 16.384  2       
add_161_12/CI1->add_161_12/CO1            SLICE_R18C7B       CIN1_TO_COUT1_DELAY     0.277                 16.661  2       
n1522                                                        NET DELAY               0.000                 16.661  2       
add_161_14/CI0->add_161_14/CO0            SLICE_R18C7C       CIN0_TO_COUT0_DELAY     0.277                 16.938  2       
n3308                                                        NET DELAY               0.000                 16.938  2       
add_161_14/CI1->add_161_14/CO1            SLICE_R18C7C       CIN1_TO_COUT1_DELAY     0.277                 17.215  2       
n1524                                                        NET DELAY               0.000                 17.215  2       
add_161_16/CI0->add_161_16/CO0            SLICE_R18C7D       CIN0_TO_COUT0_DELAY     0.277                 17.492  2       
n3311                                                        NET DELAY               0.000                 17.492  2       
add_161_16/CI1->add_161_16/CO1            SLICE_R18C7D       CIN1_TO_COUT1_DELAY     0.277                 17.769  2       
n1526                                                        NET DELAY               0.555                 18.324  2       
add_161_18/CI0->add_161_18/CO0            SLICE_R18C8A       CIN0_TO_COUT0_DELAY     0.277                 18.601  2       
n3314                                                        NET DELAY               0.000                 18.601  2       
add_161_18/CI1->add_161_18/CO1            SLICE_R18C8A       CIN1_TO_COUT1_DELAY     0.277                 18.878  2       
n1528                                                        NET DELAY               0.000                 18.878  2       
add_161_20/CI0->add_161_20/CO0            SLICE_R18C8B       CIN0_TO_COUT0_DELAY     0.277                 19.155  2       
n3317                                                        NET DELAY               0.000                 19.155  2       
add_161_20/CI1->add_161_20/CO1            SLICE_R18C8B       CIN1_TO_COUT1_DELAY     0.277                 19.432  2       
n1530                                                        NET DELAY               0.000                 19.432  2       
add_161_22/CI0->add_161_22/CO0            SLICE_R18C8C       CIN0_TO_COUT0_DELAY     0.277                 19.709  2       
n3320                                                        NET DELAY               0.000                 19.709  2       
add_161_22/CI1->add_161_22/CO1            SLICE_R18C8C       CIN1_TO_COUT1_DELAY     0.277                 19.986  2       
n1532                                                        NET DELAY               0.000                 19.986  2       
add_161_24/CI0->add_161_24/CO0            SLICE_R18C8D       CIN0_TO_COUT0_DELAY     0.277                 20.263  2       
n3323                                                        NET DELAY               0.000                 20.263  2       
add_161_24/CI1->add_161_24/CO1            SLICE_R18C8D       CIN1_TO_COUT1_DELAY     0.277                 20.540  2       
n1534                                                        NET DELAY               0.555                 21.095  2       
add_161_26/CI0->add_161_26/CO0            SLICE_R18C9A       CIN0_TO_COUT0_DELAY     0.277                 21.372  2       
n3326                                                        NET DELAY               0.000                 21.372  2       
add_161_26/CI1->add_161_26/CO1            SLICE_R18C9A       CIN1_TO_COUT1_DELAY     0.277                 21.649  2       
n1536                                                        NET DELAY               0.000                 21.649  2       
add_161_28/CI0->add_161_28/CO0            SLICE_R18C9B       CIN0_TO_COUT0_DELAY     0.277                 21.926  2       
n3329                                                        NET DELAY               0.000                 21.926  2       
add_161_28/CI1->add_161_28/CO1            SLICE_R18C9B       CIN1_TO_COUT1_DELAY     0.277                 22.203  2       
n1538                                                        NET DELAY               0.000                 22.203  2       
add_161_30/CI0->add_161_30/CO0            SLICE_R18C9C       CIN0_TO_COUT0_DELAY     0.277                 22.480  2       
n3332                                                        NET DELAY               0.000                 22.480  2       
add_161_30/CI1->add_161_30/CO1            SLICE_R18C9C       CIN1_TO_COUT1_DELAY     0.277                 22.757  2       
n1540                                                        NET DELAY               0.000                 22.757  2       
add_161_32/CI0->add_161_32/CO0            SLICE_R18C9D       CIN0_TO_COUT0_DELAY     0.277                 23.034  2       
n3335                                                        NET DELAY               0.661                 23.695  2       
add_161_32/D1->add_161_32/S1              SLICE_R18C9D       D1_TO_F1_DELAY          0.449                 24.144  1       
timepassed_N_154[32]                                         NET DELAY               2.168                 26.312  1       
i6_4_lut_adj_14/C->i6_4_lut_adj_14/Z      SLICE_R17C9A       D0_TO_F0_DELAY          0.449                 26.761  1       
n16_adj_244                                                  NET DELAY               2.432                 29.193  1       
i8_4_lut_adj_15/B->i8_4_lut_adj_15/Z      SLICE_R17C9B       C0_TO_F0_DELAY          0.476                 29.669  1       
n18_adj_206                                                  NET DELAY               0.304                 29.973  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R17C9B       C1_TO_F1_DELAY          0.449                 30.422  3       
n2129                                                        NET DELAY               2.168                 32.590  3       
i63_3_lut_4_lut/B->i63_3_lut_4_lut/Z      SLICE_R17C9C       D1_TO_F1_DELAY          0.449                 33.039  16      
n530                                                         NET DELAY               4.428                 37.467  16      
{pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}
                                                             ENDPOINT                0.000                 37.467  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i27/CK   pressedcountstart_i0_i26/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.466)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.500  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C6C)
Path End         : {pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}  (SLICE_R12C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 60.1% (route), 39.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.500 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C6C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R17C9A       D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_245[0]                                                NET DELAY               3.027                 12.716  1       
add_161_2/C0->add_161_2/CO0               SLICE_R18C6A       C0_TO_COUT0_DELAY       0.343                 13.059  2       
n3290                                                        NET DELAY               0.000                 13.059  2       
add_161_2/CI1->add_161_2/CO1              SLICE_R18C6A       CIN1_TO_COUT1_DELAY     0.277                 13.336  2       
n1512                                                        NET DELAY               0.000                 13.336  2       
add_161_4/CI0->add_161_4/CO0              SLICE_R18C6B       CIN0_TO_COUT0_DELAY     0.277                 13.613  2       
n3293                                                        NET DELAY               0.000                 13.613  2       
add_161_4/CI1->add_161_4/CO1              SLICE_R18C6B       CIN1_TO_COUT1_DELAY     0.277                 13.890  2       
n1514                                                        NET DELAY               0.000                 13.890  2       
add_161_6/CI0->add_161_6/CO0              SLICE_R18C6C       CIN0_TO_COUT0_DELAY     0.277                 14.167  2       
n3296                                                        NET DELAY               0.000                 14.167  2       
add_161_6/CI1->add_161_6/CO1              SLICE_R18C6C       CIN1_TO_COUT1_DELAY     0.277                 14.444  2       
n1516                                                        NET DELAY               0.000                 14.444  2       
add_161_8/CI0->add_161_8/CO0              SLICE_R18C6D       CIN0_TO_COUT0_DELAY     0.277                 14.721  2       
n3299                                                        NET DELAY               0.000                 14.721  2       
add_161_8/CI1->add_161_8/CO1              SLICE_R18C6D       CIN1_TO_COUT1_DELAY     0.277                 14.998  2       
n1518                                                        NET DELAY               0.555                 15.553  2       
add_161_10/CI0->add_161_10/CO0            SLICE_R18C7A       CIN0_TO_COUT0_DELAY     0.277                 15.830  2       
n3302                                                        NET DELAY               0.000                 15.830  2       
add_161_10/CI1->add_161_10/CO1            SLICE_R18C7A       CIN1_TO_COUT1_DELAY     0.277                 16.107  2       
n1520                                                        NET DELAY               0.000                 16.107  2       
add_161_12/CI0->add_161_12/CO0            SLICE_R18C7B       CIN0_TO_COUT0_DELAY     0.277                 16.384  2       
n3305                                                        NET DELAY               0.000                 16.384  2       
add_161_12/CI1->add_161_12/CO1            SLICE_R18C7B       CIN1_TO_COUT1_DELAY     0.277                 16.661  2       
n1522                                                        NET DELAY               0.000                 16.661  2       
add_161_14/CI0->add_161_14/CO0            SLICE_R18C7C       CIN0_TO_COUT0_DELAY     0.277                 16.938  2       
n3308                                                        NET DELAY               0.000                 16.938  2       
add_161_14/CI1->add_161_14/CO1            SLICE_R18C7C       CIN1_TO_COUT1_DELAY     0.277                 17.215  2       
n1524                                                        NET DELAY               0.000                 17.215  2       
add_161_16/CI0->add_161_16/CO0            SLICE_R18C7D       CIN0_TO_COUT0_DELAY     0.277                 17.492  2       
n3311                                                        NET DELAY               0.000                 17.492  2       
add_161_16/CI1->add_161_16/CO1            SLICE_R18C7D       CIN1_TO_COUT1_DELAY     0.277                 17.769  2       
n1526                                                        NET DELAY               0.555                 18.324  2       
add_161_18/CI0->add_161_18/CO0            SLICE_R18C8A       CIN0_TO_COUT0_DELAY     0.277                 18.601  2       
n3314                                                        NET DELAY               0.000                 18.601  2       
add_161_18/CI1->add_161_18/CO1            SLICE_R18C8A       CIN1_TO_COUT1_DELAY     0.277                 18.878  2       
n1528                                                        NET DELAY               0.000                 18.878  2       
add_161_20/CI0->add_161_20/CO0            SLICE_R18C8B       CIN0_TO_COUT0_DELAY     0.277                 19.155  2       
n3317                                                        NET DELAY               0.000                 19.155  2       
add_161_20/CI1->add_161_20/CO1            SLICE_R18C8B       CIN1_TO_COUT1_DELAY     0.277                 19.432  2       
n1530                                                        NET DELAY               0.000                 19.432  2       
add_161_22/CI0->add_161_22/CO0            SLICE_R18C8C       CIN0_TO_COUT0_DELAY     0.277                 19.709  2       
n3320                                                        NET DELAY               0.000                 19.709  2       
add_161_22/CI1->add_161_22/CO1            SLICE_R18C8C       CIN1_TO_COUT1_DELAY     0.277                 19.986  2       
n1532                                                        NET DELAY               0.000                 19.986  2       
add_161_24/CI0->add_161_24/CO0            SLICE_R18C8D       CIN0_TO_COUT0_DELAY     0.277                 20.263  2       
n3323                                                        NET DELAY               0.000                 20.263  2       
add_161_24/CI1->add_161_24/CO1            SLICE_R18C8D       CIN1_TO_COUT1_DELAY     0.277                 20.540  2       
n1534                                                        NET DELAY               0.555                 21.095  2       
add_161_26/CI0->add_161_26/CO0            SLICE_R18C9A       CIN0_TO_COUT0_DELAY     0.277                 21.372  2       
n3326                                                        NET DELAY               0.000                 21.372  2       
add_161_26/CI1->add_161_26/CO1            SLICE_R18C9A       CIN1_TO_COUT1_DELAY     0.277                 21.649  2       
n1536                                                        NET DELAY               0.000                 21.649  2       
add_161_28/CI0->add_161_28/CO0            SLICE_R18C9B       CIN0_TO_COUT0_DELAY     0.277                 21.926  2       
n3329                                                        NET DELAY               0.000                 21.926  2       
add_161_28/CI1->add_161_28/CO1            SLICE_R18C9B       CIN1_TO_COUT1_DELAY     0.277                 22.203  2       
n1538                                                        NET DELAY               0.000                 22.203  2       
add_161_30/CI0->add_161_30/CO0            SLICE_R18C9C       CIN0_TO_COUT0_DELAY     0.277                 22.480  2       
n3332                                                        NET DELAY               0.000                 22.480  2       
add_161_30/CI1->add_161_30/CO1            SLICE_R18C9C       CIN1_TO_COUT1_DELAY     0.277                 22.757  2       
n1540                                                        NET DELAY               0.000                 22.757  2       
add_161_32/CI0->add_161_32/CO0            SLICE_R18C9D       CIN0_TO_COUT0_DELAY     0.277                 23.034  2       
n3335                                                        NET DELAY               0.661                 23.695  2       
add_161_32/D1->add_161_32/S1              SLICE_R18C9D       D1_TO_F1_DELAY          0.449                 24.144  1       
timepassed_N_154[32]                                         NET DELAY               2.168                 26.312  1       
i6_4_lut_adj_14/C->i6_4_lut_adj_14/Z      SLICE_R17C9A       D0_TO_F0_DELAY          0.449                 26.761  1       
n16_adj_244                                                  NET DELAY               2.432                 29.193  1       
i8_4_lut_adj_15/B->i8_4_lut_adj_15/Z      SLICE_R17C9B       C0_TO_F0_DELAY          0.476                 29.669  1       
n18_adj_206                                                  NET DELAY               0.304                 29.973  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R17C9B       C1_TO_F1_DELAY          0.449                 30.422  3       
n2129                                                        NET DELAY               2.168                 32.590  3       
i63_3_lut_4_lut/B->i63_3_lut_4_lut/Z      SLICE_R17C9C       D1_TO_F1_DELAY          0.449                 33.039  16      
n530                                                         NET DELAY               4.428                 37.467  16      
{pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}
                                                             ENDPOINT                0.000                 37.467  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i31/CK   pressedcountstart_i0_i30/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.466)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.500  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C6C)
Path End         : {pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}  (SLICE_R13C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 59.4% (route), 40.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.015 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C6C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R17C9A       D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_245[0]                                                NET DELAY               3.027                 12.716  1       
add_161_2/C0->add_161_2/CO0               SLICE_R18C6A       C0_TO_COUT0_DELAY       0.343                 13.059  2       
n3290                                                        NET DELAY               0.000                 13.059  2       
add_161_2/CI1->add_161_2/CO1              SLICE_R18C6A       CIN1_TO_COUT1_DELAY     0.277                 13.336  2       
n1512                                                        NET DELAY               0.000                 13.336  2       
add_161_4/CI0->add_161_4/CO0              SLICE_R18C6B       CIN0_TO_COUT0_DELAY     0.277                 13.613  2       
n3293                                                        NET DELAY               0.000                 13.613  2       
add_161_4/CI1->add_161_4/CO1              SLICE_R18C6B       CIN1_TO_COUT1_DELAY     0.277                 13.890  2       
n1514                                                        NET DELAY               0.000                 13.890  2       
add_161_6/CI0->add_161_6/CO0              SLICE_R18C6C       CIN0_TO_COUT0_DELAY     0.277                 14.167  2       
n3296                                                        NET DELAY               0.000                 14.167  2       
add_161_6/CI1->add_161_6/CO1              SLICE_R18C6C       CIN1_TO_COUT1_DELAY     0.277                 14.444  2       
n1516                                                        NET DELAY               0.000                 14.444  2       
add_161_8/CI0->add_161_8/CO0              SLICE_R18C6D       CIN0_TO_COUT0_DELAY     0.277                 14.721  2       
n3299                                                        NET DELAY               0.000                 14.721  2       
add_161_8/CI1->add_161_8/CO1              SLICE_R18C6D       CIN1_TO_COUT1_DELAY     0.277                 14.998  2       
n1518                                                        NET DELAY               0.555                 15.553  2       
add_161_10/CI0->add_161_10/CO0            SLICE_R18C7A       CIN0_TO_COUT0_DELAY     0.277                 15.830  2       
n3302                                                        NET DELAY               0.000                 15.830  2       
add_161_10/CI1->add_161_10/CO1            SLICE_R18C7A       CIN1_TO_COUT1_DELAY     0.277                 16.107  2       
n1520                                                        NET DELAY               0.000                 16.107  2       
add_161_12/CI0->add_161_12/CO0            SLICE_R18C7B       CIN0_TO_COUT0_DELAY     0.277                 16.384  2       
n3305                                                        NET DELAY               0.000                 16.384  2       
add_161_12/CI1->add_161_12/CO1            SLICE_R18C7B       CIN1_TO_COUT1_DELAY     0.277                 16.661  2       
n1522                                                        NET DELAY               0.000                 16.661  2       
add_161_14/CI0->add_161_14/CO0            SLICE_R18C7C       CIN0_TO_COUT0_DELAY     0.277                 16.938  2       
n3308                                                        NET DELAY               0.000                 16.938  2       
add_161_14/CI1->add_161_14/CO1            SLICE_R18C7C       CIN1_TO_COUT1_DELAY     0.277                 17.215  2       
n1524                                                        NET DELAY               0.000                 17.215  2       
add_161_16/CI0->add_161_16/CO0            SLICE_R18C7D       CIN0_TO_COUT0_DELAY     0.277                 17.492  2       
n3311                                                        NET DELAY               0.000                 17.492  2       
add_161_16/CI1->add_161_16/CO1            SLICE_R18C7D       CIN1_TO_COUT1_DELAY     0.277                 17.769  2       
n1526                                                        NET DELAY               0.555                 18.324  2       
add_161_18/CI0->add_161_18/CO0            SLICE_R18C8A       CIN0_TO_COUT0_DELAY     0.277                 18.601  2       
n3314                                                        NET DELAY               0.000                 18.601  2       
add_161_18/CI1->add_161_18/CO1            SLICE_R18C8A       CIN1_TO_COUT1_DELAY     0.277                 18.878  2       
n1528                                                        NET DELAY               0.000                 18.878  2       
add_161_20/CI0->add_161_20/CO0            SLICE_R18C8B       CIN0_TO_COUT0_DELAY     0.277                 19.155  2       
n3317                                                        NET DELAY               0.000                 19.155  2       
add_161_20/CI1->add_161_20/CO1            SLICE_R18C8B       CIN1_TO_COUT1_DELAY     0.277                 19.432  2       
n1530                                                        NET DELAY               0.000                 19.432  2       
add_161_22/CI0->add_161_22/CO0            SLICE_R18C8C       CIN0_TO_COUT0_DELAY     0.277                 19.709  2       
n3320                                                        NET DELAY               0.000                 19.709  2       
add_161_22/CI1->add_161_22/CO1            SLICE_R18C8C       CIN1_TO_COUT1_DELAY     0.277                 19.986  2       
n1532                                                        NET DELAY               0.000                 19.986  2       
add_161_24/CI0->add_161_24/CO0            SLICE_R18C8D       CIN0_TO_COUT0_DELAY     0.277                 20.263  2       
n3323                                                        NET DELAY               0.000                 20.263  2       
add_161_24/CI1->add_161_24/CO1            SLICE_R18C8D       CIN1_TO_COUT1_DELAY     0.277                 20.540  2       
n1534                                                        NET DELAY               0.555                 21.095  2       
add_161_26/CI0->add_161_26/CO0            SLICE_R18C9A       CIN0_TO_COUT0_DELAY     0.277                 21.372  2       
n3326                                                        NET DELAY               0.000                 21.372  2       
add_161_26/CI1->add_161_26/CO1            SLICE_R18C9A       CIN1_TO_COUT1_DELAY     0.277                 21.649  2       
n1536                                                        NET DELAY               0.000                 21.649  2       
add_161_28/CI0->add_161_28/CO0            SLICE_R18C9B       CIN0_TO_COUT0_DELAY     0.277                 21.926  2       
n3329                                                        NET DELAY               0.000                 21.926  2       
add_161_28/CI1->add_161_28/CO1            SLICE_R18C9B       CIN1_TO_COUT1_DELAY     0.277                 22.203  2       
n1538                                                        NET DELAY               0.000                 22.203  2       
add_161_30/CI0->add_161_30/CO0            SLICE_R18C9C       CIN0_TO_COUT0_DELAY     0.277                 22.480  2       
n3332                                                        NET DELAY               0.000                 22.480  2       
add_161_30/CI1->add_161_30/CO1            SLICE_R18C9C       CIN1_TO_COUT1_DELAY     0.277                 22.757  2       
n1540                                                        NET DELAY               0.000                 22.757  2       
add_161_32/CI0->add_161_32/CO0            SLICE_R18C9D       CIN0_TO_COUT0_DELAY     0.277                 23.034  2       
n3335                                                        NET DELAY               0.661                 23.695  2       
add_161_32/D1->add_161_32/S1              SLICE_R18C9D       D1_TO_F1_DELAY          0.449                 24.144  1       
timepassed_N_154[32]                                         NET DELAY               2.168                 26.312  1       
i6_4_lut_adj_14/C->i6_4_lut_adj_14/Z      SLICE_R17C9A       D0_TO_F0_DELAY          0.449                 26.761  1       
n16_adj_244                                                  NET DELAY               2.432                 29.193  1       
i8_4_lut_adj_15/B->i8_4_lut_adj_15/Z      SLICE_R17C9B       C0_TO_F0_DELAY          0.476                 29.669  1       
n18_adj_206                                                  NET DELAY               0.304                 29.973  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R17C9B       C1_TO_F1_DELAY          0.449                 30.422  3       
n2129                                                        NET DELAY               2.168                 32.590  3       
i63_3_lut_4_lut/B->i63_3_lut_4_lut/Z      SLICE_R17C9C       D1_TO_F1_DELAY          0.449                 33.039  16      
n530                                                         NET DELAY               3.913                 36.952  16      
{pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}
                                                             ENDPOINT                0.000                 36.952  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i3/CK   pressedcountstart_i0_i2/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.951)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.015  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C6C)
Path End         : {pressedcountstart_i0_i0/SP   pressedcountstart_i0_i1/SP}  (SLICE_R13C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 59.4% (route), 40.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.015 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C6C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R17C9A       D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_245[0]                                                NET DELAY               3.027                 12.716  1       
add_161_2/C0->add_161_2/CO0               SLICE_R18C6A       C0_TO_COUT0_DELAY       0.343                 13.059  2       
n3290                                                        NET DELAY               0.000                 13.059  2       
add_161_2/CI1->add_161_2/CO1              SLICE_R18C6A       CIN1_TO_COUT1_DELAY     0.277                 13.336  2       
n1512                                                        NET DELAY               0.000                 13.336  2       
add_161_4/CI0->add_161_4/CO0              SLICE_R18C6B       CIN0_TO_COUT0_DELAY     0.277                 13.613  2       
n3293                                                        NET DELAY               0.000                 13.613  2       
add_161_4/CI1->add_161_4/CO1              SLICE_R18C6B       CIN1_TO_COUT1_DELAY     0.277                 13.890  2       
n1514                                                        NET DELAY               0.000                 13.890  2       
add_161_6/CI0->add_161_6/CO0              SLICE_R18C6C       CIN0_TO_COUT0_DELAY     0.277                 14.167  2       
n3296                                                        NET DELAY               0.000                 14.167  2       
add_161_6/CI1->add_161_6/CO1              SLICE_R18C6C       CIN1_TO_COUT1_DELAY     0.277                 14.444  2       
n1516                                                        NET DELAY               0.000                 14.444  2       
add_161_8/CI0->add_161_8/CO0              SLICE_R18C6D       CIN0_TO_COUT0_DELAY     0.277                 14.721  2       
n3299                                                        NET DELAY               0.000                 14.721  2       
add_161_8/CI1->add_161_8/CO1              SLICE_R18C6D       CIN1_TO_COUT1_DELAY     0.277                 14.998  2       
n1518                                                        NET DELAY               0.555                 15.553  2       
add_161_10/CI0->add_161_10/CO0            SLICE_R18C7A       CIN0_TO_COUT0_DELAY     0.277                 15.830  2       
n3302                                                        NET DELAY               0.000                 15.830  2       
add_161_10/CI1->add_161_10/CO1            SLICE_R18C7A       CIN1_TO_COUT1_DELAY     0.277                 16.107  2       
n1520                                                        NET DELAY               0.000                 16.107  2       
add_161_12/CI0->add_161_12/CO0            SLICE_R18C7B       CIN0_TO_COUT0_DELAY     0.277                 16.384  2       
n3305                                                        NET DELAY               0.000                 16.384  2       
add_161_12/CI1->add_161_12/CO1            SLICE_R18C7B       CIN1_TO_COUT1_DELAY     0.277                 16.661  2       
n1522                                                        NET DELAY               0.000                 16.661  2       
add_161_14/CI0->add_161_14/CO0            SLICE_R18C7C       CIN0_TO_COUT0_DELAY     0.277                 16.938  2       
n3308                                                        NET DELAY               0.000                 16.938  2       
add_161_14/CI1->add_161_14/CO1            SLICE_R18C7C       CIN1_TO_COUT1_DELAY     0.277                 17.215  2       
n1524                                                        NET DELAY               0.000                 17.215  2       
add_161_16/CI0->add_161_16/CO0            SLICE_R18C7D       CIN0_TO_COUT0_DELAY     0.277                 17.492  2       
n3311                                                        NET DELAY               0.000                 17.492  2       
add_161_16/CI1->add_161_16/CO1            SLICE_R18C7D       CIN1_TO_COUT1_DELAY     0.277                 17.769  2       
n1526                                                        NET DELAY               0.555                 18.324  2       
add_161_18/CI0->add_161_18/CO0            SLICE_R18C8A       CIN0_TO_COUT0_DELAY     0.277                 18.601  2       
n3314                                                        NET DELAY               0.000                 18.601  2       
add_161_18/CI1->add_161_18/CO1            SLICE_R18C8A       CIN1_TO_COUT1_DELAY     0.277                 18.878  2       
n1528                                                        NET DELAY               0.000                 18.878  2       
add_161_20/CI0->add_161_20/CO0            SLICE_R18C8B       CIN0_TO_COUT0_DELAY     0.277                 19.155  2       
n3317                                                        NET DELAY               0.000                 19.155  2       
add_161_20/CI1->add_161_20/CO1            SLICE_R18C8B       CIN1_TO_COUT1_DELAY     0.277                 19.432  2       
n1530                                                        NET DELAY               0.000                 19.432  2       
add_161_22/CI0->add_161_22/CO0            SLICE_R18C8C       CIN0_TO_COUT0_DELAY     0.277                 19.709  2       
n3320                                                        NET DELAY               0.000                 19.709  2       
add_161_22/CI1->add_161_22/CO1            SLICE_R18C8C       CIN1_TO_COUT1_DELAY     0.277                 19.986  2       
n1532                                                        NET DELAY               0.000                 19.986  2       
add_161_24/CI0->add_161_24/CO0            SLICE_R18C8D       CIN0_TO_COUT0_DELAY     0.277                 20.263  2       
n3323                                                        NET DELAY               0.000                 20.263  2       
add_161_24/CI1->add_161_24/CO1            SLICE_R18C8D       CIN1_TO_COUT1_DELAY     0.277                 20.540  2       
n1534                                                        NET DELAY               0.555                 21.095  2       
add_161_26/CI0->add_161_26/CO0            SLICE_R18C9A       CIN0_TO_COUT0_DELAY     0.277                 21.372  2       
n3326                                                        NET DELAY               0.000                 21.372  2       
add_161_26/CI1->add_161_26/CO1            SLICE_R18C9A       CIN1_TO_COUT1_DELAY     0.277                 21.649  2       
n1536                                                        NET DELAY               0.000                 21.649  2       
add_161_28/CI0->add_161_28/CO0            SLICE_R18C9B       CIN0_TO_COUT0_DELAY     0.277                 21.926  2       
n3329                                                        NET DELAY               0.000                 21.926  2       
add_161_28/CI1->add_161_28/CO1            SLICE_R18C9B       CIN1_TO_COUT1_DELAY     0.277                 22.203  2       
n1538                                                        NET DELAY               0.000                 22.203  2       
add_161_30/CI0->add_161_30/CO0            SLICE_R18C9C       CIN0_TO_COUT0_DELAY     0.277                 22.480  2       
n3332                                                        NET DELAY               0.000                 22.480  2       
add_161_30/CI1->add_161_30/CO1            SLICE_R18C9C       CIN1_TO_COUT1_DELAY     0.277                 22.757  2       
n1540                                                        NET DELAY               0.000                 22.757  2       
add_161_32/CI0->add_161_32/CO0            SLICE_R18C9D       CIN0_TO_COUT0_DELAY     0.277                 23.034  2       
n3335                                                        NET DELAY               0.661                 23.695  2       
add_161_32/D1->add_161_32/S1              SLICE_R18C9D       D1_TO_F1_DELAY          0.449                 24.144  1       
timepassed_N_154[32]                                         NET DELAY               2.168                 26.312  1       
i6_4_lut_adj_14/C->i6_4_lut_adj_14/Z      SLICE_R17C9A       D0_TO_F0_DELAY          0.449                 26.761  1       
n16_adj_244                                                  NET DELAY               2.432                 29.193  1       
i8_4_lut_adj_15/B->i8_4_lut_adj_15/Z      SLICE_R17C9B       C0_TO_F0_DELAY          0.476                 29.669  1       
n18_adj_206                                                  NET DELAY               0.304                 29.973  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R17C9B       C1_TO_F1_DELAY          0.449                 30.422  3       
n2129                                                        NET DELAY               2.168                 32.590  3       
i63_3_lut_4_lut/B->i63_3_lut_4_lut/Z      SLICE_R17C9C       D1_TO_F1_DELAY          0.449                 33.039  16      
n530                                                         NET DELAY               3.913                 36.952  16      
{pressedcountstart_i0_i0/SP   pressedcountstart_i0_i1/SP}
                                                             ENDPOINT                0.000                 36.952  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i0/CK   pressedcountstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.951)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.015  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C6C)
Path End         : {pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}  (SLICE_R12C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 59.4% (route), 40.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.068 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C6C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R17C9A       D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_245[0]                                                NET DELAY               3.027                 12.716  1       
add_161_2/C0->add_161_2/CO0               SLICE_R18C6A       C0_TO_COUT0_DELAY       0.343                 13.059  2       
n3290                                                        NET DELAY               0.000                 13.059  2       
add_161_2/CI1->add_161_2/CO1              SLICE_R18C6A       CIN1_TO_COUT1_DELAY     0.277                 13.336  2       
n1512                                                        NET DELAY               0.000                 13.336  2       
add_161_4/CI0->add_161_4/CO0              SLICE_R18C6B       CIN0_TO_COUT0_DELAY     0.277                 13.613  2       
n3293                                                        NET DELAY               0.000                 13.613  2       
add_161_4/CI1->add_161_4/CO1              SLICE_R18C6B       CIN1_TO_COUT1_DELAY     0.277                 13.890  2       
n1514                                                        NET DELAY               0.000                 13.890  2       
add_161_6/CI0->add_161_6/CO0              SLICE_R18C6C       CIN0_TO_COUT0_DELAY     0.277                 14.167  2       
n3296                                                        NET DELAY               0.000                 14.167  2       
add_161_6/CI1->add_161_6/CO1              SLICE_R18C6C       CIN1_TO_COUT1_DELAY     0.277                 14.444  2       
n1516                                                        NET DELAY               0.000                 14.444  2       
add_161_8/CI0->add_161_8/CO0              SLICE_R18C6D       CIN0_TO_COUT0_DELAY     0.277                 14.721  2       
n3299                                                        NET DELAY               0.000                 14.721  2       
add_161_8/CI1->add_161_8/CO1              SLICE_R18C6D       CIN1_TO_COUT1_DELAY     0.277                 14.998  2       
n1518                                                        NET DELAY               0.555                 15.553  2       
add_161_10/CI0->add_161_10/CO0            SLICE_R18C7A       CIN0_TO_COUT0_DELAY     0.277                 15.830  2       
n3302                                                        NET DELAY               0.000                 15.830  2       
add_161_10/CI1->add_161_10/CO1            SLICE_R18C7A       CIN1_TO_COUT1_DELAY     0.277                 16.107  2       
n1520                                                        NET DELAY               0.000                 16.107  2       
add_161_12/CI0->add_161_12/CO0            SLICE_R18C7B       CIN0_TO_COUT0_DELAY     0.277                 16.384  2       
n3305                                                        NET DELAY               0.000                 16.384  2       
add_161_12/CI1->add_161_12/CO1            SLICE_R18C7B       CIN1_TO_COUT1_DELAY     0.277                 16.661  2       
n1522                                                        NET DELAY               0.000                 16.661  2       
add_161_14/CI0->add_161_14/CO0            SLICE_R18C7C       CIN0_TO_COUT0_DELAY     0.277                 16.938  2       
n3308                                                        NET DELAY               0.000                 16.938  2       
add_161_14/CI1->add_161_14/CO1            SLICE_R18C7C       CIN1_TO_COUT1_DELAY     0.277                 17.215  2       
n1524                                                        NET DELAY               0.000                 17.215  2       
add_161_16/CI0->add_161_16/CO0            SLICE_R18C7D       CIN0_TO_COUT0_DELAY     0.277                 17.492  2       
n3311                                                        NET DELAY               0.000                 17.492  2       
add_161_16/CI1->add_161_16/CO1            SLICE_R18C7D       CIN1_TO_COUT1_DELAY     0.277                 17.769  2       
n1526                                                        NET DELAY               0.555                 18.324  2       
add_161_18/CI0->add_161_18/CO0            SLICE_R18C8A       CIN0_TO_COUT0_DELAY     0.277                 18.601  2       
n3314                                                        NET DELAY               0.000                 18.601  2       
add_161_18/CI1->add_161_18/CO1            SLICE_R18C8A       CIN1_TO_COUT1_DELAY     0.277                 18.878  2       
n1528                                                        NET DELAY               0.000                 18.878  2       
add_161_20/CI0->add_161_20/CO0            SLICE_R18C8B       CIN0_TO_COUT0_DELAY     0.277                 19.155  2       
n3317                                                        NET DELAY               0.000                 19.155  2       
add_161_20/CI1->add_161_20/CO1            SLICE_R18C8B       CIN1_TO_COUT1_DELAY     0.277                 19.432  2       
n1530                                                        NET DELAY               0.000                 19.432  2       
add_161_22/CI0->add_161_22/CO0            SLICE_R18C8C       CIN0_TO_COUT0_DELAY     0.277                 19.709  2       
n3320                                                        NET DELAY               0.000                 19.709  2       
add_161_22/CI1->add_161_22/CO1            SLICE_R18C8C       CIN1_TO_COUT1_DELAY     0.277                 19.986  2       
n1532                                                        NET DELAY               0.000                 19.986  2       
add_161_24/CI0->add_161_24/CO0            SLICE_R18C8D       CIN0_TO_COUT0_DELAY     0.277                 20.263  2       
n3323                                                        NET DELAY               0.000                 20.263  2       
add_161_24/CI1->add_161_24/CO1            SLICE_R18C8D       CIN1_TO_COUT1_DELAY     0.277                 20.540  2       
n1534                                                        NET DELAY               0.555                 21.095  2       
add_161_26/CI0->add_161_26/CO0            SLICE_R18C9A       CIN0_TO_COUT0_DELAY     0.277                 21.372  2       
n3326                                                        NET DELAY               0.000                 21.372  2       
add_161_26/CI1->add_161_26/CO1            SLICE_R18C9A       CIN1_TO_COUT1_DELAY     0.277                 21.649  2       
n1536                                                        NET DELAY               0.000                 21.649  2       
add_161_28/CI0->add_161_28/CO0            SLICE_R18C9B       CIN0_TO_COUT0_DELAY     0.277                 21.926  2       
n3329                                                        NET DELAY               0.000                 21.926  2       
add_161_28/CI1->add_161_28/CO1            SLICE_R18C9B       CIN1_TO_COUT1_DELAY     0.277                 22.203  2       
n1538                                                        NET DELAY               0.000                 22.203  2       
add_161_30/CI0->add_161_30/CO0            SLICE_R18C9C       CIN0_TO_COUT0_DELAY     0.277                 22.480  2       
n3332                                                        NET DELAY               0.000                 22.480  2       
add_161_30/CI1->add_161_30/CO1            SLICE_R18C9C       CIN1_TO_COUT1_DELAY     0.277                 22.757  2       
n1540                                                        NET DELAY               0.000                 22.757  2       
add_161_32/CI0->add_161_32/CO0            SLICE_R18C9D       CIN0_TO_COUT0_DELAY     0.277                 23.034  2       
n3335                                                        NET DELAY               0.661                 23.695  2       
add_161_32/D1->add_161_32/S1              SLICE_R18C9D       D1_TO_F1_DELAY          0.449                 24.144  1       
timepassed_N_154[32]                                         NET DELAY               2.168                 26.312  1       
i6_4_lut_adj_14/C->i6_4_lut_adj_14/Z      SLICE_R17C9A       D0_TO_F0_DELAY          0.449                 26.761  1       
n16_adj_244                                                  NET DELAY               2.432                 29.193  1       
i8_4_lut_adj_15/B->i8_4_lut_adj_15/Z      SLICE_R17C9B       C0_TO_F0_DELAY          0.476                 29.669  1       
n18_adj_206                                                  NET DELAY               0.304                 29.973  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R17C9B       C1_TO_F1_DELAY          0.449                 30.422  3       
n2129                                                        NET DELAY               2.168                 32.590  3       
i63_3_lut_4_lut/B->i63_3_lut_4_lut/Z      SLICE_R17C9C       D1_TO_F1_DELAY          0.449                 33.039  16      
n530                                                         NET DELAY               3.860                 36.899  16      
{pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}
                                                             ENDPOINT                0.000                 36.899  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i5/CK   pressedcountstart_i0_i4/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.898)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.068  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C6C)
Path End         : {pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}  (SLICE_R12C5C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 59.4% (route), 40.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.068 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C6C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R17C9A       D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_245[0]                                                NET DELAY               3.027                 12.716  1       
add_161_2/C0->add_161_2/CO0               SLICE_R18C6A       C0_TO_COUT0_DELAY       0.343                 13.059  2       
n3290                                                        NET DELAY               0.000                 13.059  2       
add_161_2/CI1->add_161_2/CO1              SLICE_R18C6A       CIN1_TO_COUT1_DELAY     0.277                 13.336  2       
n1512                                                        NET DELAY               0.000                 13.336  2       
add_161_4/CI0->add_161_4/CO0              SLICE_R18C6B       CIN0_TO_COUT0_DELAY     0.277                 13.613  2       
n3293                                                        NET DELAY               0.000                 13.613  2       
add_161_4/CI1->add_161_4/CO1              SLICE_R18C6B       CIN1_TO_COUT1_DELAY     0.277                 13.890  2       
n1514                                                        NET DELAY               0.000                 13.890  2       
add_161_6/CI0->add_161_6/CO0              SLICE_R18C6C       CIN0_TO_COUT0_DELAY     0.277                 14.167  2       
n3296                                                        NET DELAY               0.000                 14.167  2       
add_161_6/CI1->add_161_6/CO1              SLICE_R18C6C       CIN1_TO_COUT1_DELAY     0.277                 14.444  2       
n1516                                                        NET DELAY               0.000                 14.444  2       
add_161_8/CI0->add_161_8/CO0              SLICE_R18C6D       CIN0_TO_COUT0_DELAY     0.277                 14.721  2       
n3299                                                        NET DELAY               0.000                 14.721  2       
add_161_8/CI1->add_161_8/CO1              SLICE_R18C6D       CIN1_TO_COUT1_DELAY     0.277                 14.998  2       
n1518                                                        NET DELAY               0.555                 15.553  2       
add_161_10/CI0->add_161_10/CO0            SLICE_R18C7A       CIN0_TO_COUT0_DELAY     0.277                 15.830  2       
n3302                                                        NET DELAY               0.000                 15.830  2       
add_161_10/CI1->add_161_10/CO1            SLICE_R18C7A       CIN1_TO_COUT1_DELAY     0.277                 16.107  2       
n1520                                                        NET DELAY               0.000                 16.107  2       
add_161_12/CI0->add_161_12/CO0            SLICE_R18C7B       CIN0_TO_COUT0_DELAY     0.277                 16.384  2       
n3305                                                        NET DELAY               0.000                 16.384  2       
add_161_12/CI1->add_161_12/CO1            SLICE_R18C7B       CIN1_TO_COUT1_DELAY     0.277                 16.661  2       
n1522                                                        NET DELAY               0.000                 16.661  2       
add_161_14/CI0->add_161_14/CO0            SLICE_R18C7C       CIN0_TO_COUT0_DELAY     0.277                 16.938  2       
n3308                                                        NET DELAY               0.000                 16.938  2       
add_161_14/CI1->add_161_14/CO1            SLICE_R18C7C       CIN1_TO_COUT1_DELAY     0.277                 17.215  2       
n1524                                                        NET DELAY               0.000                 17.215  2       
add_161_16/CI0->add_161_16/CO0            SLICE_R18C7D       CIN0_TO_COUT0_DELAY     0.277                 17.492  2       
n3311                                                        NET DELAY               0.000                 17.492  2       
add_161_16/CI1->add_161_16/CO1            SLICE_R18C7D       CIN1_TO_COUT1_DELAY     0.277                 17.769  2       
n1526                                                        NET DELAY               0.555                 18.324  2       
add_161_18/CI0->add_161_18/CO0            SLICE_R18C8A       CIN0_TO_COUT0_DELAY     0.277                 18.601  2       
n3314                                                        NET DELAY               0.000                 18.601  2       
add_161_18/CI1->add_161_18/CO1            SLICE_R18C8A       CIN1_TO_COUT1_DELAY     0.277                 18.878  2       
n1528                                                        NET DELAY               0.000                 18.878  2       
add_161_20/CI0->add_161_20/CO0            SLICE_R18C8B       CIN0_TO_COUT0_DELAY     0.277                 19.155  2       
n3317                                                        NET DELAY               0.000                 19.155  2       
add_161_20/CI1->add_161_20/CO1            SLICE_R18C8B       CIN1_TO_COUT1_DELAY     0.277                 19.432  2       
n1530                                                        NET DELAY               0.000                 19.432  2       
add_161_22/CI0->add_161_22/CO0            SLICE_R18C8C       CIN0_TO_COUT0_DELAY     0.277                 19.709  2       
n3320                                                        NET DELAY               0.000                 19.709  2       
add_161_22/CI1->add_161_22/CO1            SLICE_R18C8C       CIN1_TO_COUT1_DELAY     0.277                 19.986  2       
n1532                                                        NET DELAY               0.000                 19.986  2       
add_161_24/CI0->add_161_24/CO0            SLICE_R18C8D       CIN0_TO_COUT0_DELAY     0.277                 20.263  2       
n3323                                                        NET DELAY               0.000                 20.263  2       
add_161_24/CI1->add_161_24/CO1            SLICE_R18C8D       CIN1_TO_COUT1_DELAY     0.277                 20.540  2       
n1534                                                        NET DELAY               0.555                 21.095  2       
add_161_26/CI0->add_161_26/CO0            SLICE_R18C9A       CIN0_TO_COUT0_DELAY     0.277                 21.372  2       
n3326                                                        NET DELAY               0.000                 21.372  2       
add_161_26/CI1->add_161_26/CO1            SLICE_R18C9A       CIN1_TO_COUT1_DELAY     0.277                 21.649  2       
n1536                                                        NET DELAY               0.000                 21.649  2       
add_161_28/CI0->add_161_28/CO0            SLICE_R18C9B       CIN0_TO_COUT0_DELAY     0.277                 21.926  2       
n3329                                                        NET DELAY               0.000                 21.926  2       
add_161_28/CI1->add_161_28/CO1            SLICE_R18C9B       CIN1_TO_COUT1_DELAY     0.277                 22.203  2       
n1538                                                        NET DELAY               0.000                 22.203  2       
add_161_30/CI0->add_161_30/CO0            SLICE_R18C9C       CIN0_TO_COUT0_DELAY     0.277                 22.480  2       
n3332                                                        NET DELAY               0.000                 22.480  2       
add_161_30/CI1->add_161_30/CO1            SLICE_R18C9C       CIN1_TO_COUT1_DELAY     0.277                 22.757  2       
n1540                                                        NET DELAY               0.000                 22.757  2       
add_161_32/CI0->add_161_32/CO0            SLICE_R18C9D       CIN0_TO_COUT0_DELAY     0.277                 23.034  2       
n3335                                                        NET DELAY               0.661                 23.695  2       
add_161_32/D1->add_161_32/S1              SLICE_R18C9D       D1_TO_F1_DELAY          0.449                 24.144  1       
timepassed_N_154[32]                                         NET DELAY               2.168                 26.312  1       
i6_4_lut_adj_14/C->i6_4_lut_adj_14/Z      SLICE_R17C9A       D0_TO_F0_DELAY          0.449                 26.761  1       
n16_adj_244                                                  NET DELAY               2.432                 29.193  1       
i8_4_lut_adj_15/B->i8_4_lut_adj_15/Z      SLICE_R17C9B       C0_TO_F0_DELAY          0.476                 29.669  1       
n18_adj_206                                                  NET DELAY               0.304                 29.973  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R17C9B       C1_TO_F1_DELAY          0.449                 30.422  3       
n2129                                                        NET DELAY               2.168                 32.590  3       
i63_3_lut_4_lut/B->i63_3_lut_4_lut/Z      SLICE_R17C9C       D1_TO_F1_DELAY          0.449                 33.039  16      
n530                                                         NET DELAY               3.860                 36.899  16      
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}
                                                             ENDPOINT                0.000                 36.899  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i7/CK   pressedcountstart_i0_i6/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.898)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.068  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C6C)
Path End         : cycleflag__i1/D  (SLICE_R16C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 39
Delay Ratio      : 57.4% (route), 42.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.425 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C6C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R17C9A       D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_245[0]                                                NET DELAY               3.027                 12.716  1       
add_161_2/C0->add_161_2/CO0               SLICE_R18C6A       C0_TO_COUT0_DELAY       0.343                 13.059  2       
n3290                                                        NET DELAY               0.000                 13.059  2       
add_161_2/CI1->add_161_2/CO1              SLICE_R18C6A       CIN1_TO_COUT1_DELAY     0.277                 13.336  2       
n1512                                                        NET DELAY               0.000                 13.336  2       
add_161_4/CI0->add_161_4/CO0              SLICE_R18C6B       CIN0_TO_COUT0_DELAY     0.277                 13.613  2       
n3293                                                        NET DELAY               0.000                 13.613  2       
add_161_4/CI1->add_161_4/CO1              SLICE_R18C6B       CIN1_TO_COUT1_DELAY     0.277                 13.890  2       
n1514                                                        NET DELAY               0.000                 13.890  2       
add_161_6/CI0->add_161_6/CO0              SLICE_R18C6C       CIN0_TO_COUT0_DELAY     0.277                 14.167  2       
n3296                                                        NET DELAY               0.000                 14.167  2       
add_161_6/CI1->add_161_6/CO1              SLICE_R18C6C       CIN1_TO_COUT1_DELAY     0.277                 14.444  2       
n1516                                                        NET DELAY               0.000                 14.444  2       
add_161_8/CI0->add_161_8/CO0              SLICE_R18C6D       CIN0_TO_COUT0_DELAY     0.277                 14.721  2       
n3299                                                        NET DELAY               0.000                 14.721  2       
add_161_8/CI1->add_161_8/CO1              SLICE_R18C6D       CIN1_TO_COUT1_DELAY     0.277                 14.998  2       
n1518                                                        NET DELAY               0.555                 15.553  2       
add_161_10/CI0->add_161_10/CO0            SLICE_R18C7A       CIN0_TO_COUT0_DELAY     0.277                 15.830  2       
n3302                                                        NET DELAY               0.000                 15.830  2       
add_161_10/CI1->add_161_10/CO1            SLICE_R18C7A       CIN1_TO_COUT1_DELAY     0.277                 16.107  2       
n1520                                                        NET DELAY               0.000                 16.107  2       
add_161_12/CI0->add_161_12/CO0            SLICE_R18C7B       CIN0_TO_COUT0_DELAY     0.277                 16.384  2       
n3305                                                        NET DELAY               0.000                 16.384  2       
add_161_12/CI1->add_161_12/CO1            SLICE_R18C7B       CIN1_TO_COUT1_DELAY     0.277                 16.661  2       
n1522                                                        NET DELAY               0.000                 16.661  2       
add_161_14/CI0->add_161_14/CO0            SLICE_R18C7C       CIN0_TO_COUT0_DELAY     0.277                 16.938  2       
n3308                                                        NET DELAY               0.000                 16.938  2       
add_161_14/CI1->add_161_14/CO1            SLICE_R18C7C       CIN1_TO_COUT1_DELAY     0.277                 17.215  2       
n1524                                                        NET DELAY               0.000                 17.215  2       
add_161_16/CI0->add_161_16/CO0            SLICE_R18C7D       CIN0_TO_COUT0_DELAY     0.277                 17.492  2       
n3311                                                        NET DELAY               0.000                 17.492  2       
add_161_16/CI1->add_161_16/CO1            SLICE_R18C7D       CIN1_TO_COUT1_DELAY     0.277                 17.769  2       
n1526                                                        NET DELAY               0.555                 18.324  2       
add_161_18/CI0->add_161_18/CO0            SLICE_R18C8A       CIN0_TO_COUT0_DELAY     0.277                 18.601  2       
n3314                                                        NET DELAY               0.000                 18.601  2       
add_161_18/CI1->add_161_18/CO1            SLICE_R18C8A       CIN1_TO_COUT1_DELAY     0.277                 18.878  2       
n1528                                                        NET DELAY               0.000                 18.878  2       
add_161_20/CI0->add_161_20/CO0            SLICE_R18C8B       CIN0_TO_COUT0_DELAY     0.277                 19.155  2       
n3317                                                        NET DELAY               0.000                 19.155  2       
add_161_20/CI1->add_161_20/CO1            SLICE_R18C8B       CIN1_TO_COUT1_DELAY     0.277                 19.432  2       
n1530                                                        NET DELAY               0.000                 19.432  2       
add_161_22/CI0->add_161_22/CO0            SLICE_R18C8C       CIN0_TO_COUT0_DELAY     0.277                 19.709  2       
n3320                                                        NET DELAY               0.000                 19.709  2       
add_161_22/CI1->add_161_22/CO1            SLICE_R18C8C       CIN1_TO_COUT1_DELAY     0.277                 19.986  2       
n1532                                                        NET DELAY               0.000                 19.986  2       
add_161_24/CI0->add_161_24/CO0            SLICE_R18C8D       CIN0_TO_COUT0_DELAY     0.277                 20.263  2       
n3323                                                        NET DELAY               0.000                 20.263  2       
add_161_24/CI1->add_161_24/CO1            SLICE_R18C8D       CIN1_TO_COUT1_DELAY     0.277                 20.540  2       
n1534                                                        NET DELAY               0.555                 21.095  2       
add_161_26/CI0->add_161_26/CO0            SLICE_R18C9A       CIN0_TO_COUT0_DELAY     0.277                 21.372  2       
n3326                                                        NET DELAY               0.000                 21.372  2       
add_161_26/CI1->add_161_26/CO1            SLICE_R18C9A       CIN1_TO_COUT1_DELAY     0.277                 21.649  2       
n1536                                                        NET DELAY               0.000                 21.649  2       
add_161_28/CI0->add_161_28/CO0            SLICE_R18C9B       CIN0_TO_COUT0_DELAY     0.277                 21.926  2       
n3329                                                        NET DELAY               0.000                 21.926  2       
add_161_28/CI1->add_161_28/CO1            SLICE_R18C9B       CIN1_TO_COUT1_DELAY     0.277                 22.203  2       
n1538                                                        NET DELAY               0.000                 22.203  2       
add_161_30/CI0->add_161_30/CO0            SLICE_R18C9C       CIN0_TO_COUT0_DELAY     0.277                 22.480  2       
n3332                                                        NET DELAY               0.000                 22.480  2       
add_161_30/CI1->add_161_30/CO1            SLICE_R18C9C       CIN1_TO_COUT1_DELAY     0.277                 22.757  2       
n1540                                                        NET DELAY               0.000                 22.757  2       
add_161_32/CI0->add_161_32/CO0            SLICE_R18C9D       CIN0_TO_COUT0_DELAY     0.277                 23.034  2       
n3335                                                        NET DELAY               0.661                 23.695  2       
add_161_32/D1->add_161_32/S1              SLICE_R18C9D       D1_TO_F1_DELAY          0.449                 24.144  1       
timepassed_N_154[32]                                         NET DELAY               2.168                 26.312  1       
i6_4_lut_adj_14/C->i6_4_lut_adj_14/Z      SLICE_R17C9A       D0_TO_F0_DELAY          0.449                 26.761  1       
n16_adj_244                                                  NET DELAY               2.432                 29.193  1       
i8_4_lut_adj_15/B->i8_4_lut_adj_15/Z      SLICE_R17C9B       C0_TO_F0_DELAY          0.476                 29.669  1       
n18_adj_206                                                  NET DELAY               0.304                 29.973  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R17C9B       C1_TO_F1_DELAY          0.449                 30.422  3       
n2129                                                        NET DELAY               2.763                 33.185  3       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R16C7A       D0_TO_F0_DELAY          0.449                 33.634  1       
n148                                                         NET DELAY               2.432                 36.066  1       
i441_4_lut/C->i441_4_lut/Z                SLICE_R16C8D       C1_TO_F1_DELAY          0.476                 36.542  1       
n918                                                         NET DELAY               0.000                 36.542  1       
cycleflag__i1/D                                              ENDPOINT                0.000                 36.542  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{cycleflag__i0/CK   cycleflag__i1/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.541)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.425  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C6C)
Path End         : {pressedcountstart_i0_i23/SP   pressedcountstart_i0_i22/SP}  (SLICE_R15C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 58.6% (route), 41.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.610 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C6C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R17C9A       D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_245[0]                                                NET DELAY               3.027                 12.716  1       
add_161_2/C0->add_161_2/CO0               SLICE_R18C6A       C0_TO_COUT0_DELAY       0.343                 13.059  2       
n3290                                                        NET DELAY               0.000                 13.059  2       
add_161_2/CI1->add_161_2/CO1              SLICE_R18C6A       CIN1_TO_COUT1_DELAY     0.277                 13.336  2       
n1512                                                        NET DELAY               0.000                 13.336  2       
add_161_4/CI0->add_161_4/CO0              SLICE_R18C6B       CIN0_TO_COUT0_DELAY     0.277                 13.613  2       
n3293                                                        NET DELAY               0.000                 13.613  2       
add_161_4/CI1->add_161_4/CO1              SLICE_R18C6B       CIN1_TO_COUT1_DELAY     0.277                 13.890  2       
n1514                                                        NET DELAY               0.000                 13.890  2       
add_161_6/CI0->add_161_6/CO0              SLICE_R18C6C       CIN0_TO_COUT0_DELAY     0.277                 14.167  2       
n3296                                                        NET DELAY               0.000                 14.167  2       
add_161_6/CI1->add_161_6/CO1              SLICE_R18C6C       CIN1_TO_COUT1_DELAY     0.277                 14.444  2       
n1516                                                        NET DELAY               0.000                 14.444  2       
add_161_8/CI0->add_161_8/CO0              SLICE_R18C6D       CIN0_TO_COUT0_DELAY     0.277                 14.721  2       
n3299                                                        NET DELAY               0.000                 14.721  2       
add_161_8/CI1->add_161_8/CO1              SLICE_R18C6D       CIN1_TO_COUT1_DELAY     0.277                 14.998  2       
n1518                                                        NET DELAY               0.555                 15.553  2       
add_161_10/CI0->add_161_10/CO0            SLICE_R18C7A       CIN0_TO_COUT0_DELAY     0.277                 15.830  2       
n3302                                                        NET DELAY               0.000                 15.830  2       
add_161_10/CI1->add_161_10/CO1            SLICE_R18C7A       CIN1_TO_COUT1_DELAY     0.277                 16.107  2       
n1520                                                        NET DELAY               0.000                 16.107  2       
add_161_12/CI0->add_161_12/CO0            SLICE_R18C7B       CIN0_TO_COUT0_DELAY     0.277                 16.384  2       
n3305                                                        NET DELAY               0.000                 16.384  2       
add_161_12/CI1->add_161_12/CO1            SLICE_R18C7B       CIN1_TO_COUT1_DELAY     0.277                 16.661  2       
n1522                                                        NET DELAY               0.000                 16.661  2       
add_161_14/CI0->add_161_14/CO0            SLICE_R18C7C       CIN0_TO_COUT0_DELAY     0.277                 16.938  2       
n3308                                                        NET DELAY               0.000                 16.938  2       
add_161_14/CI1->add_161_14/CO1            SLICE_R18C7C       CIN1_TO_COUT1_DELAY     0.277                 17.215  2       
n1524                                                        NET DELAY               0.000                 17.215  2       
add_161_16/CI0->add_161_16/CO0            SLICE_R18C7D       CIN0_TO_COUT0_DELAY     0.277                 17.492  2       
n3311                                                        NET DELAY               0.000                 17.492  2       
add_161_16/CI1->add_161_16/CO1            SLICE_R18C7D       CIN1_TO_COUT1_DELAY     0.277                 17.769  2       
n1526                                                        NET DELAY               0.555                 18.324  2       
add_161_18/CI0->add_161_18/CO0            SLICE_R18C8A       CIN0_TO_COUT0_DELAY     0.277                 18.601  2       
n3314                                                        NET DELAY               0.000                 18.601  2       
add_161_18/CI1->add_161_18/CO1            SLICE_R18C8A       CIN1_TO_COUT1_DELAY     0.277                 18.878  2       
n1528                                                        NET DELAY               0.000                 18.878  2       
add_161_20/CI0->add_161_20/CO0            SLICE_R18C8B       CIN0_TO_COUT0_DELAY     0.277                 19.155  2       
n3317                                                        NET DELAY               0.000                 19.155  2       
add_161_20/CI1->add_161_20/CO1            SLICE_R18C8B       CIN1_TO_COUT1_DELAY     0.277                 19.432  2       
n1530                                                        NET DELAY               0.000                 19.432  2       
add_161_22/CI0->add_161_22/CO0            SLICE_R18C8C       CIN0_TO_COUT0_DELAY     0.277                 19.709  2       
n3320                                                        NET DELAY               0.000                 19.709  2       
add_161_22/CI1->add_161_22/CO1            SLICE_R18C8C       CIN1_TO_COUT1_DELAY     0.277                 19.986  2       
n1532                                                        NET DELAY               0.000                 19.986  2       
add_161_24/CI0->add_161_24/CO0            SLICE_R18C8D       CIN0_TO_COUT0_DELAY     0.277                 20.263  2       
n3323                                                        NET DELAY               0.000                 20.263  2       
add_161_24/CI1->add_161_24/CO1            SLICE_R18C8D       CIN1_TO_COUT1_DELAY     0.277                 20.540  2       
n1534                                                        NET DELAY               0.555                 21.095  2       
add_161_26/CI0->add_161_26/CO0            SLICE_R18C9A       CIN0_TO_COUT0_DELAY     0.277                 21.372  2       
n3326                                                        NET DELAY               0.000                 21.372  2       
add_161_26/CI1->add_161_26/CO1            SLICE_R18C9A       CIN1_TO_COUT1_DELAY     0.277                 21.649  2       
n1536                                                        NET DELAY               0.000                 21.649  2       
add_161_28/CI0->add_161_28/CO0            SLICE_R18C9B       CIN0_TO_COUT0_DELAY     0.277                 21.926  2       
n3329                                                        NET DELAY               0.000                 21.926  2       
add_161_28/CI1->add_161_28/CO1            SLICE_R18C9B       CIN1_TO_COUT1_DELAY     0.277                 22.203  2       
n1538                                                        NET DELAY               0.000                 22.203  2       
add_161_30/CI0->add_161_30/CO0            SLICE_R18C9C       CIN0_TO_COUT0_DELAY     0.277                 22.480  2       
n3332                                                        NET DELAY               0.000                 22.480  2       
add_161_30/CI1->add_161_30/CO1            SLICE_R18C9C       CIN1_TO_COUT1_DELAY     0.277                 22.757  2       
n1540                                                        NET DELAY               0.000                 22.757  2       
add_161_32/CI0->add_161_32/CO0            SLICE_R18C9D       CIN0_TO_COUT0_DELAY     0.277                 23.034  2       
n3335                                                        NET DELAY               0.661                 23.695  2       
add_161_32/D1->add_161_32/S1              SLICE_R18C9D       D1_TO_F1_DELAY          0.449                 24.144  1       
timepassed_N_154[32]                                         NET DELAY               2.168                 26.312  1       
i6_4_lut_adj_14/C->i6_4_lut_adj_14/Z      SLICE_R17C9A       D0_TO_F0_DELAY          0.449                 26.761  1       
n16_adj_244                                                  NET DELAY               2.432                 29.193  1       
i8_4_lut_adj_15/B->i8_4_lut_adj_15/Z      SLICE_R17C9B       C0_TO_F0_DELAY          0.476                 29.669  1       
n18_adj_206                                                  NET DELAY               0.304                 29.973  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R17C9B       C1_TO_F1_DELAY          0.449                 30.422  3       
n2129                                                        NET DELAY               2.168                 32.590  3       
i63_3_lut_4_lut/B->i63_3_lut_4_lut/Z      SLICE_R17C9C       D1_TO_F1_DELAY          0.449                 33.039  16      
n530                                                         NET DELAY               3.318                 36.357  16      
{pressedcountstart_i0_i23/SP   pressedcountstart_i0_i22/SP}
                                                             ENDPOINT                0.000                 36.357  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i23/CK   pressedcountstart_i0_i22/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.356)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.610  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C6C)
Path End         : {pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}  (SLICE_R13C9C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 58.6% (route), 41.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.610 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C6C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R17C9A       D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_245[0]                                                NET DELAY               3.027                 12.716  1       
add_161_2/C0->add_161_2/CO0               SLICE_R18C6A       C0_TO_COUT0_DELAY       0.343                 13.059  2       
n3290                                                        NET DELAY               0.000                 13.059  2       
add_161_2/CI1->add_161_2/CO1              SLICE_R18C6A       CIN1_TO_COUT1_DELAY     0.277                 13.336  2       
n1512                                                        NET DELAY               0.000                 13.336  2       
add_161_4/CI0->add_161_4/CO0              SLICE_R18C6B       CIN0_TO_COUT0_DELAY     0.277                 13.613  2       
n3293                                                        NET DELAY               0.000                 13.613  2       
add_161_4/CI1->add_161_4/CO1              SLICE_R18C6B       CIN1_TO_COUT1_DELAY     0.277                 13.890  2       
n1514                                                        NET DELAY               0.000                 13.890  2       
add_161_6/CI0->add_161_6/CO0              SLICE_R18C6C       CIN0_TO_COUT0_DELAY     0.277                 14.167  2       
n3296                                                        NET DELAY               0.000                 14.167  2       
add_161_6/CI1->add_161_6/CO1              SLICE_R18C6C       CIN1_TO_COUT1_DELAY     0.277                 14.444  2       
n1516                                                        NET DELAY               0.000                 14.444  2       
add_161_8/CI0->add_161_8/CO0              SLICE_R18C6D       CIN0_TO_COUT0_DELAY     0.277                 14.721  2       
n3299                                                        NET DELAY               0.000                 14.721  2       
add_161_8/CI1->add_161_8/CO1              SLICE_R18C6D       CIN1_TO_COUT1_DELAY     0.277                 14.998  2       
n1518                                                        NET DELAY               0.555                 15.553  2       
add_161_10/CI0->add_161_10/CO0            SLICE_R18C7A       CIN0_TO_COUT0_DELAY     0.277                 15.830  2       
n3302                                                        NET DELAY               0.000                 15.830  2       
add_161_10/CI1->add_161_10/CO1            SLICE_R18C7A       CIN1_TO_COUT1_DELAY     0.277                 16.107  2       
n1520                                                        NET DELAY               0.000                 16.107  2       
add_161_12/CI0->add_161_12/CO0            SLICE_R18C7B       CIN0_TO_COUT0_DELAY     0.277                 16.384  2       
n3305                                                        NET DELAY               0.000                 16.384  2       
add_161_12/CI1->add_161_12/CO1            SLICE_R18C7B       CIN1_TO_COUT1_DELAY     0.277                 16.661  2       
n1522                                                        NET DELAY               0.000                 16.661  2       
add_161_14/CI0->add_161_14/CO0            SLICE_R18C7C       CIN0_TO_COUT0_DELAY     0.277                 16.938  2       
n3308                                                        NET DELAY               0.000                 16.938  2       
add_161_14/CI1->add_161_14/CO1            SLICE_R18C7C       CIN1_TO_COUT1_DELAY     0.277                 17.215  2       
n1524                                                        NET DELAY               0.000                 17.215  2       
add_161_16/CI0->add_161_16/CO0            SLICE_R18C7D       CIN0_TO_COUT0_DELAY     0.277                 17.492  2       
n3311                                                        NET DELAY               0.000                 17.492  2       
add_161_16/CI1->add_161_16/CO1            SLICE_R18C7D       CIN1_TO_COUT1_DELAY     0.277                 17.769  2       
n1526                                                        NET DELAY               0.555                 18.324  2       
add_161_18/CI0->add_161_18/CO0            SLICE_R18C8A       CIN0_TO_COUT0_DELAY     0.277                 18.601  2       
n3314                                                        NET DELAY               0.000                 18.601  2       
add_161_18/CI1->add_161_18/CO1            SLICE_R18C8A       CIN1_TO_COUT1_DELAY     0.277                 18.878  2       
n1528                                                        NET DELAY               0.000                 18.878  2       
add_161_20/CI0->add_161_20/CO0            SLICE_R18C8B       CIN0_TO_COUT0_DELAY     0.277                 19.155  2       
n3317                                                        NET DELAY               0.000                 19.155  2       
add_161_20/CI1->add_161_20/CO1            SLICE_R18C8B       CIN1_TO_COUT1_DELAY     0.277                 19.432  2       
n1530                                                        NET DELAY               0.000                 19.432  2       
add_161_22/CI0->add_161_22/CO0            SLICE_R18C8C       CIN0_TO_COUT0_DELAY     0.277                 19.709  2       
n3320                                                        NET DELAY               0.000                 19.709  2       
add_161_22/CI1->add_161_22/CO1            SLICE_R18C8C       CIN1_TO_COUT1_DELAY     0.277                 19.986  2       
n1532                                                        NET DELAY               0.000                 19.986  2       
add_161_24/CI0->add_161_24/CO0            SLICE_R18C8D       CIN0_TO_COUT0_DELAY     0.277                 20.263  2       
n3323                                                        NET DELAY               0.000                 20.263  2       
add_161_24/CI1->add_161_24/CO1            SLICE_R18C8D       CIN1_TO_COUT1_DELAY     0.277                 20.540  2       
n1534                                                        NET DELAY               0.555                 21.095  2       
add_161_26/CI0->add_161_26/CO0            SLICE_R18C9A       CIN0_TO_COUT0_DELAY     0.277                 21.372  2       
n3326                                                        NET DELAY               0.000                 21.372  2       
add_161_26/CI1->add_161_26/CO1            SLICE_R18C9A       CIN1_TO_COUT1_DELAY     0.277                 21.649  2       
n1536                                                        NET DELAY               0.000                 21.649  2       
add_161_28/CI0->add_161_28/CO0            SLICE_R18C9B       CIN0_TO_COUT0_DELAY     0.277                 21.926  2       
n3329                                                        NET DELAY               0.000                 21.926  2       
add_161_28/CI1->add_161_28/CO1            SLICE_R18C9B       CIN1_TO_COUT1_DELAY     0.277                 22.203  2       
n1538                                                        NET DELAY               0.000                 22.203  2       
add_161_30/CI0->add_161_30/CO0            SLICE_R18C9C       CIN0_TO_COUT0_DELAY     0.277                 22.480  2       
n3332                                                        NET DELAY               0.000                 22.480  2       
add_161_30/CI1->add_161_30/CO1            SLICE_R18C9C       CIN1_TO_COUT1_DELAY     0.277                 22.757  2       
n1540                                                        NET DELAY               0.000                 22.757  2       
add_161_32/CI0->add_161_32/CO0            SLICE_R18C9D       CIN0_TO_COUT0_DELAY     0.277                 23.034  2       
n3335                                                        NET DELAY               0.661                 23.695  2       
add_161_32/D1->add_161_32/S1              SLICE_R18C9D       D1_TO_F1_DELAY          0.449                 24.144  1       
timepassed_N_154[32]                                         NET DELAY               2.168                 26.312  1       
i6_4_lut_adj_14/C->i6_4_lut_adj_14/Z      SLICE_R17C9A       D0_TO_F0_DELAY          0.449                 26.761  1       
n16_adj_244                                                  NET DELAY               2.432                 29.193  1       
i8_4_lut_adj_15/B->i8_4_lut_adj_15/Z      SLICE_R17C9B       C0_TO_F0_DELAY          0.476                 29.669  1       
n18_adj_206                                                  NET DELAY               0.304                 29.973  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R17C9B       C1_TO_F1_DELAY          0.449                 30.422  3       
n2129                                                        NET DELAY               2.168                 32.590  3       
i63_3_lut_4_lut/B->i63_3_lut_4_lut/Z      SLICE_R17C9C       D1_TO_F1_DELAY          0.449                 33.039  16      
n530                                                         NET DELAY               3.318                 36.357  16      
{pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}
                                                             ENDPOINT                0.000                 36.357  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i25/CK   pressedcountstart_i0_i24/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.356)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.610  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C6C)
Path End         : {pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}  (SLICE_R14C9C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 58.6% (route), 41.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.610 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C6C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R17C9A       D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_245[0]                                                NET DELAY               3.027                 12.716  1       
add_161_2/C0->add_161_2/CO0               SLICE_R18C6A       C0_TO_COUT0_DELAY       0.343                 13.059  2       
n3290                                                        NET DELAY               0.000                 13.059  2       
add_161_2/CI1->add_161_2/CO1              SLICE_R18C6A       CIN1_TO_COUT1_DELAY     0.277                 13.336  2       
n1512                                                        NET DELAY               0.000                 13.336  2       
add_161_4/CI0->add_161_4/CO0              SLICE_R18C6B       CIN0_TO_COUT0_DELAY     0.277                 13.613  2       
n3293                                                        NET DELAY               0.000                 13.613  2       
add_161_4/CI1->add_161_4/CO1              SLICE_R18C6B       CIN1_TO_COUT1_DELAY     0.277                 13.890  2       
n1514                                                        NET DELAY               0.000                 13.890  2       
add_161_6/CI0->add_161_6/CO0              SLICE_R18C6C       CIN0_TO_COUT0_DELAY     0.277                 14.167  2       
n3296                                                        NET DELAY               0.000                 14.167  2       
add_161_6/CI1->add_161_6/CO1              SLICE_R18C6C       CIN1_TO_COUT1_DELAY     0.277                 14.444  2       
n1516                                                        NET DELAY               0.000                 14.444  2       
add_161_8/CI0->add_161_8/CO0              SLICE_R18C6D       CIN0_TO_COUT0_DELAY     0.277                 14.721  2       
n3299                                                        NET DELAY               0.000                 14.721  2       
add_161_8/CI1->add_161_8/CO1              SLICE_R18C6D       CIN1_TO_COUT1_DELAY     0.277                 14.998  2       
n1518                                                        NET DELAY               0.555                 15.553  2       
add_161_10/CI0->add_161_10/CO0            SLICE_R18C7A       CIN0_TO_COUT0_DELAY     0.277                 15.830  2       
n3302                                                        NET DELAY               0.000                 15.830  2       
add_161_10/CI1->add_161_10/CO1            SLICE_R18C7A       CIN1_TO_COUT1_DELAY     0.277                 16.107  2       
n1520                                                        NET DELAY               0.000                 16.107  2       
add_161_12/CI0->add_161_12/CO0            SLICE_R18C7B       CIN0_TO_COUT0_DELAY     0.277                 16.384  2       
n3305                                                        NET DELAY               0.000                 16.384  2       
add_161_12/CI1->add_161_12/CO1            SLICE_R18C7B       CIN1_TO_COUT1_DELAY     0.277                 16.661  2       
n1522                                                        NET DELAY               0.000                 16.661  2       
add_161_14/CI0->add_161_14/CO0            SLICE_R18C7C       CIN0_TO_COUT0_DELAY     0.277                 16.938  2       
n3308                                                        NET DELAY               0.000                 16.938  2       
add_161_14/CI1->add_161_14/CO1            SLICE_R18C7C       CIN1_TO_COUT1_DELAY     0.277                 17.215  2       
n1524                                                        NET DELAY               0.000                 17.215  2       
add_161_16/CI0->add_161_16/CO0            SLICE_R18C7D       CIN0_TO_COUT0_DELAY     0.277                 17.492  2       
n3311                                                        NET DELAY               0.000                 17.492  2       
add_161_16/CI1->add_161_16/CO1            SLICE_R18C7D       CIN1_TO_COUT1_DELAY     0.277                 17.769  2       
n1526                                                        NET DELAY               0.555                 18.324  2       
add_161_18/CI0->add_161_18/CO0            SLICE_R18C8A       CIN0_TO_COUT0_DELAY     0.277                 18.601  2       
n3314                                                        NET DELAY               0.000                 18.601  2       
add_161_18/CI1->add_161_18/CO1            SLICE_R18C8A       CIN1_TO_COUT1_DELAY     0.277                 18.878  2       
n1528                                                        NET DELAY               0.000                 18.878  2       
add_161_20/CI0->add_161_20/CO0            SLICE_R18C8B       CIN0_TO_COUT0_DELAY     0.277                 19.155  2       
n3317                                                        NET DELAY               0.000                 19.155  2       
add_161_20/CI1->add_161_20/CO1            SLICE_R18C8B       CIN1_TO_COUT1_DELAY     0.277                 19.432  2       
n1530                                                        NET DELAY               0.000                 19.432  2       
add_161_22/CI0->add_161_22/CO0            SLICE_R18C8C       CIN0_TO_COUT0_DELAY     0.277                 19.709  2       
n3320                                                        NET DELAY               0.000                 19.709  2       
add_161_22/CI1->add_161_22/CO1            SLICE_R18C8C       CIN1_TO_COUT1_DELAY     0.277                 19.986  2       
n1532                                                        NET DELAY               0.000                 19.986  2       
add_161_24/CI0->add_161_24/CO0            SLICE_R18C8D       CIN0_TO_COUT0_DELAY     0.277                 20.263  2       
n3323                                                        NET DELAY               0.000                 20.263  2       
add_161_24/CI1->add_161_24/CO1            SLICE_R18C8D       CIN1_TO_COUT1_DELAY     0.277                 20.540  2       
n1534                                                        NET DELAY               0.555                 21.095  2       
add_161_26/CI0->add_161_26/CO0            SLICE_R18C9A       CIN0_TO_COUT0_DELAY     0.277                 21.372  2       
n3326                                                        NET DELAY               0.000                 21.372  2       
add_161_26/CI1->add_161_26/CO1            SLICE_R18C9A       CIN1_TO_COUT1_DELAY     0.277                 21.649  2       
n1536                                                        NET DELAY               0.000                 21.649  2       
add_161_28/CI0->add_161_28/CO0            SLICE_R18C9B       CIN0_TO_COUT0_DELAY     0.277                 21.926  2       
n3329                                                        NET DELAY               0.000                 21.926  2       
add_161_28/CI1->add_161_28/CO1            SLICE_R18C9B       CIN1_TO_COUT1_DELAY     0.277                 22.203  2       
n1538                                                        NET DELAY               0.000                 22.203  2       
add_161_30/CI0->add_161_30/CO0            SLICE_R18C9C       CIN0_TO_COUT0_DELAY     0.277                 22.480  2       
n3332                                                        NET DELAY               0.000                 22.480  2       
add_161_30/CI1->add_161_30/CO1            SLICE_R18C9C       CIN1_TO_COUT1_DELAY     0.277                 22.757  2       
n1540                                                        NET DELAY               0.000                 22.757  2       
add_161_32/CI0->add_161_32/CO0            SLICE_R18C9D       CIN0_TO_COUT0_DELAY     0.277                 23.034  2       
n3335                                                        NET DELAY               0.661                 23.695  2       
add_161_32/D1->add_161_32/S1              SLICE_R18C9D       D1_TO_F1_DELAY          0.449                 24.144  1       
timepassed_N_154[32]                                         NET DELAY               2.168                 26.312  1       
i6_4_lut_adj_14/C->i6_4_lut_adj_14/Z      SLICE_R17C9A       D0_TO_F0_DELAY          0.449                 26.761  1       
n16_adj_244                                                  NET DELAY               2.432                 29.193  1       
i8_4_lut_adj_15/B->i8_4_lut_adj_15/Z      SLICE_R17C9B       C0_TO_F0_DELAY          0.476                 29.669  1       
n18_adj_206                                                  NET DELAY               0.304                 29.973  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R17C9B       C1_TO_F1_DELAY          0.449                 30.422  3       
n2129                                                        NET DELAY               2.168                 32.590  3       
i63_3_lut_4_lut/B->i63_3_lut_4_lut/Z      SLICE_R17C9C       D1_TO_F1_DELAY          0.449                 33.039  16      
n530                                                         NET DELAY               3.318                 36.357  16      
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}
                                                             ENDPOINT                0.000                 36.357  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i29/CK   pressedcountstart_i0_i28/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.356)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.610  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
i1__i3/D                                 |    1.743 ns 
i1__i2/D                                 |    1.743 ns 
pressedcountstart_i0_i5/D                |    1.743 ns 
i1__i0/D                                 |    1.743 ns 
i1__i1/D                                 |    1.743 ns 
pressedcountstart_i0_i31/D               |    1.743 ns 
pressedcountstart_i0_i30/D               |    1.743 ns 
iActive__i2/D                            |    1.743 ns 
iActive__i0/D                            |    1.743 ns 
iActive__i1/D                            |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : i0__i3/Q  (SLICE_R16C4B)
Path End         : i1__i3/D  (SLICE_R17C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i3/CK->i0__i3/Q                       SLICE_R16C4B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[3]                                                        NET DELAY        0.712                  4.575  2       
SLICE_115/D0->SLICE_115/F0                SLICE_R17C4A       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[3].sig_056.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i3/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i2/Q  (SLICE_R16C4B)
Path End         : i1__i2/D  (SLICE_R17C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i2/CK->i0__i2/Q                       SLICE_R16C4B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[2]                                                        NET DELAY        0.712                  4.575  2       
SLICE_115/D1->SLICE_115/F1                SLICE_R17C4A       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[2].sig_057.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i2/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_92__i5/Q  (SLICE_R11C6D)
Path End         : pressedcountstart_i0_i5/D  (SLICE_R12C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_92__i5/CK   clocker/counter_92__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_92__i5/CK->clocker/counter_92__i5/Q
                                          SLICE_R11C6D       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[5]                                           NET DELAY        0.712                  4.575  5       
SLICE_106/D0->SLICE_106/F0                SLICE_R12C5B       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[5].sig_050.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i5/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i5/CK   pressedcountstart_i0_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i0/Q  (SLICE_R16C4D)
Path End         : i1__i0/D  (SLICE_R17C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i0/CK->i0__i0/Q                       SLICE_R16C4D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[0]                                                        NET DELAY        0.712                  4.575  2       
SLICE_80/D0->SLICE_80/F0                  SLICE_R17C4D       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[0].sig_024.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i0/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i1/Q  (SLICE_R16C4D)
Path End         : i1__i1/D  (SLICE_R17C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i1/CK->i0__i1/Q                       SLICE_R16C4D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[1]                                                        NET DELAY        0.712                  4.575  2       
SLICE_80/D1->SLICE_80/F1                  SLICE_R17C4D       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[1].sig_058.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i1/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_92__i31/Q  (SLICE_R11C10A)
Path End         : pressedcountstart_i0_i31/D  (SLICE_R12C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
clocker/counter_92__i31/CK                                   CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_92__i31/CK->clocker/counter_92__i31/Q
                                          SLICE_R11C10A      CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[31]                                          NET DELAY        0.712                  4.575  5       
SLICE_79/D0->SLICE_79/F0                  SLICE_R12C10A      D0_TO_F0_DELAY   0.252                  4.827  1       
counter[31].sig_023.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i31/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i31/CK   pressedcountstart_i0_i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_92__i30/Q  (SLICE_R11C9D)
Path End         : pressedcountstart_i0_i30/D  (SLICE_R12C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_92__i29/CK   clocker/counter_92__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_92__i30/CK->clocker/counter_92__i30/Q
                                          SLICE_R11C9D       CLK_TO_Q1_DELAY  0.779                  3.863  5       
clocker/counter[30]                                          NET DELAY        0.712                  4.575  5       
SLICE_79/D1->SLICE_79/F1                  SLICE_R12C10A      D1_TO_F1_DELAY   0.252                  4.827  1       
counter[30].sig_025.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i30/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i31/CK   pressedcountstart_i0_i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i2/Q  (SLICE_R17C4A)
Path End         : iActive__i2/D  (SLICE_R18C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i2/CK->i1__i2/Q                       SLICE_R17C4A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
i1[2]                                                        NET DELAY        0.712                  4.575  1       
mux_10_i3_3_lut/A->mux_10_i3_3_lut/Z      SLICE_R18C4C       D1_TO_F1_DELAY   0.252                  4.827  1       
n126[2]                                                      NET DELAY        0.000                  4.827  1       
iActive__i2/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i3/CK   iActive__i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i0/Q  (SLICE_R17C4D)
Path End         : iActive__i0/D  (SLICE_R18C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i0/CK->i1__i0/Q                       SLICE_R17C4D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[0]                                                        NET DELAY        0.712                  4.575  1       
mux_10_i1_3_lut/A->mux_10_i1_3_lut/Z      SLICE_R18C4A       D0_TO_F0_DELAY   0.252                  4.827  1       
n126[0]                                                      NET DELAY        0.000                  4.827  1       
iActive__i0/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i1/Q  (SLICE_R17C4D)
Path End         : iActive__i1/D  (SLICE_R18C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i1/CK->i1__i1/Q                       SLICE_R17C4D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
i1[1]                                                        NET DELAY        0.712                  4.575  1       
mux_10_i2_3_lut/A->mux_10_i2_3_lut/Z      SLICE_R18C4A       D1_TO_F1_DELAY   0.252                  4.827  1       
n126[1]                                                      NET DELAY        0.000                  4.827  1       
iActive__i1/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



