{
    "DESIGN_NAME": "inverter",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_TREE_SYNTH": "0",
    "CLOCK_PORT": "",
    "PL_RANDOM_GLB_PLACEMENT": "1",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 34.5 57.12",
    "PL_TARGET_DENSITY": "0.75",
    "FP_PDN_AUTO_ADJUST": "0",
    "FP_PDN_VPITCH": "25.0",
    "FP_PDN_HPITCH": "25.0",
    "FP_PDN_VOFFSET": "5.0",
    "FP_PDN_HOFFSET": "5.0",
    "DIODE_INSERTION_STRATEGY": "3"
}