// Seed: 519698660
module module_0 (
    output supply1 id_0
);
  for (genvar id_2 = id_2; -1; id_2 = id_2) logic id_3;
  ;
  assign id_0 = id_3;
  assign id_0 = 1 & id_3;
  assign id_3 = id_3;
  bit id_4, id_5, id_6;
  if (-1) wire id_7;
  else begin : LABEL_0
    logic id_8;
    assign {-1} = -1;
  end
  initial id_2 <= 1;
  always_comb id_5 <= -1 ? -1 : id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd25
) (
    output uwire id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input wire _id_6,
    input supply0 id_7,
    output wire id_8,
    input wor id_9,
    input tri0 id_10,
    input wand id_11[1 : id_6],
    output supply0 id_12,
    output uwire id_13
);
  wire [1 : 1  >  -1] id_15;
  assign id_2 = id_5;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_0 = 0;
endmodule
