\hypertarget{struct_core_debug___type}{}\section{Core\+Debug\+\_\+\+Type Struct Reference}
\label{struct_core_debug___type}\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}


Structure type to access the Core Debug Register (Core\+Debug).  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_core_debug___type_a94ca828091a9226ab6684fbf30e52909}{D\+H\+C\+SR}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_core_debug___type_ab74a9ec90ad18e4f7a20362d362b754a}{D\+C\+R\+SR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_core_debug___type_ad1dbd0dd98b6d9327f70545e0081ddbf}{D\+C\+R\+DR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_core_debug___type_aa99de5f8c609f10c25ed51f57b2edd74}{D\+E\+M\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Core Debug Register (Core\+Debug). 

Definition at line 1235 of file core\+\_\+cm3.\+h.



\subsection{Field Documentation}
\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+C\+R\+DR@{D\+C\+R\+DR}}
\index{D\+C\+R\+DR@{D\+C\+R\+DR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+R\+DR}{DCRDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+I\+OM} uint32\+\_\+t D\+C\+R\+DR}\hypertarget{struct_core_debug___type_ad1dbd0dd98b6d9327f70545e0081ddbf}{}\label{struct_core_debug___type_ad1dbd0dd98b6d9327f70545e0081ddbf}
Offset\+: 0x008 (R/W) Debug Core Register Data Register 

Definition at line 1239 of file core\+\_\+cm3.\+h.

\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+C\+R\+SR@{D\+C\+R\+SR}}
\index{D\+C\+R\+SR@{D\+C\+R\+SR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+R\+SR}{DCRSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+OM} uint32\+\_\+t D\+C\+R\+SR}\hypertarget{struct_core_debug___type_ab74a9ec90ad18e4f7a20362d362b754a}{}\label{struct_core_debug___type_ab74a9ec90ad18e4f7a20362d362b754a}
Offset\+: 0x004 ( /W) Debug Core Register Selector Register 

Definition at line 1238 of file core\+\_\+cm3.\+h.

\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+E\+M\+CR@{D\+E\+M\+CR}}
\index{D\+E\+M\+CR@{D\+E\+M\+CR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+E\+M\+CR}{DEMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+I\+OM} uint32\+\_\+t D\+E\+M\+CR}\hypertarget{struct_core_debug___type_aa99de5f8c609f10c25ed51f57b2edd74}{}\label{struct_core_debug___type_aa99de5f8c609f10c25ed51f57b2edd74}
Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register 

Definition at line 1240 of file core\+\_\+cm3.\+h.

\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+H\+C\+SR@{D\+H\+C\+SR}}
\index{D\+H\+C\+SR@{D\+H\+C\+SR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+H\+C\+SR}{DHCSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+I\+OM} uint32\+\_\+t D\+H\+C\+SR}\hypertarget{struct_core_debug___type_a94ca828091a9226ab6684fbf30e52909}{}\label{struct_core_debug___type_a94ca828091a9226ab6684fbf30e52909}
Offset\+: 0x000 (R/W) Debug Halting Control and Status Register 

Definition at line 1237 of file core\+\_\+cm3.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
system/include/cmsis/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
system/include/cmsis/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
system/include/cmsis/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
