Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Fri May  7 11:21:39 2021
| Host         : MTYA7435-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.122        0.000                      0                   63        0.239        0.000                      0                   63        3.000        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.122        0.000                      0                   63        0.239        0.000                      0                   63       19.363        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.122ns  (required time - arrival time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/row_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 0.952ns (15.249%)  route 5.291ns (84.751%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  vga/h_count_reg[1]/Q
                         net (fo=6, routed)           1.073     0.697    vga/h_count_reg__0[1]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.124     0.821 r  vga/column[6]_i_2/O
                         net (fo=4, routed)           0.835     1.656    vga/column[6]_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.780 r  vga/v_count[9]_i_4/O
                         net (fo=25, routed)          1.418     3.198    vga/v_count[9]_i_4_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.322 r  vga/v_sync_i_2/O
                         net (fo=3, routed)           1.040     4.362    vga/v_sync_i_2_n_0
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.124     4.486 r  vga/row[9]_i_1/O
                         net (fo=10, routed)          0.925     5.411    vga/row[9]_i_1_n_0
    SLICE_X6Y109         FDCE                                         r  vga/row_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.585    38.289    vga/CLK
    SLICE_X6Y109         FDCE                                         r  vga/row_reg[0]/C
                         clock pessimism              0.577    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X6Y109         FDCE (Setup_fdce_C_CE)      -0.169    38.533    vga/row_reg[0]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                 33.122    

Slack (MET) :             33.122ns  (required time - arrival time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/row_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 0.952ns (15.249%)  route 5.291ns (84.751%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  vga/h_count_reg[1]/Q
                         net (fo=6, routed)           1.073     0.697    vga/h_count_reg__0[1]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.124     0.821 r  vga/column[6]_i_2/O
                         net (fo=4, routed)           0.835     1.656    vga/column[6]_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.780 r  vga/v_count[9]_i_4/O
                         net (fo=25, routed)          1.418     3.198    vga/v_count[9]_i_4_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.322 r  vga/v_sync_i_2/O
                         net (fo=3, routed)           1.040     4.362    vga/v_sync_i_2_n_0
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.124     4.486 r  vga/row[9]_i_1/O
                         net (fo=10, routed)          0.925     5.411    vga/row[9]_i_1_n_0
    SLICE_X6Y109         FDCE                                         r  vga/row_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.585    38.289    vga/CLK
    SLICE_X6Y109         FDCE                                         r  vga/row_reg[1]/C
                         clock pessimism              0.577    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X6Y109         FDCE (Setup_fdce_C_CE)      -0.169    38.533    vga/row_reg[1]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                 33.122    

Slack (MET) :             33.122ns  (required time - arrival time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/row_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 0.952ns (15.249%)  route 5.291ns (84.751%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  vga/h_count_reg[1]/Q
                         net (fo=6, routed)           1.073     0.697    vga/h_count_reg__0[1]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.124     0.821 r  vga/column[6]_i_2/O
                         net (fo=4, routed)           0.835     1.656    vga/column[6]_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.780 r  vga/v_count[9]_i_4/O
                         net (fo=25, routed)          1.418     3.198    vga/v_count[9]_i_4_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.322 r  vga/v_sync_i_2/O
                         net (fo=3, routed)           1.040     4.362    vga/v_sync_i_2_n_0
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.124     4.486 r  vga/row[9]_i_1/O
                         net (fo=10, routed)          0.925     5.411    vga/row[9]_i_1_n_0
    SLICE_X6Y109         FDCE                                         r  vga/row_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.585    38.289    vga/CLK
    SLICE_X6Y109         FDCE                                         r  vga/row_reg[3]/C
                         clock pessimism              0.577    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X6Y109         FDCE (Setup_fdce_C_CE)      -0.169    38.533    vga/row_reg[3]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                 33.122    

Slack (MET) :             33.122ns  (required time - arrival time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/row_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 0.952ns (15.249%)  route 5.291ns (84.751%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  vga/h_count_reg[1]/Q
                         net (fo=6, routed)           1.073     0.697    vga/h_count_reg__0[1]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.124     0.821 r  vga/column[6]_i_2/O
                         net (fo=4, routed)           0.835     1.656    vga/column[6]_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.780 r  vga/v_count[9]_i_4/O
                         net (fo=25, routed)          1.418     3.198    vga/v_count[9]_i_4_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.322 r  vga/v_sync_i_2/O
                         net (fo=3, routed)           1.040     4.362    vga/v_sync_i_2_n_0
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.124     4.486 r  vga/row[9]_i_1/O
                         net (fo=10, routed)          0.925     5.411    vga/row[9]_i_1_n_0
    SLICE_X6Y109         FDCE                                         r  vga/row_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.585    38.289    vga/CLK
    SLICE_X6Y109         FDCE                                         r  vga/row_reg[7]/C
                         clock pessimism              0.577    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X6Y109         FDCE (Setup_fdce_C_CE)      -0.169    38.533    vga/row_reg[7]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                 33.122    

Slack (MET) :             33.283ns  (required time - arrival time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/row_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 0.952ns (15.746%)  route 5.094ns (84.254%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  vga/h_count_reg[1]/Q
                         net (fo=6, routed)           1.073     0.697    vga/h_count_reg__0[1]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.124     0.821 r  vga/column[6]_i_2/O
                         net (fo=4, routed)           0.835     1.656    vga/column[6]_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.780 r  vga/v_count[9]_i_4/O
                         net (fo=25, routed)          1.418     3.198    vga/v_count[9]_i_4_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.322 r  vga/v_sync_i_2/O
                         net (fo=3, routed)           1.040     4.362    vga/v_sync_i_2_n_0
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.124     4.486 r  vga/row[9]_i_1/O
                         net (fo=10, routed)          0.728     5.214    vga/row[9]_i_1_n_0
    SLICE_X4Y109         FDCE                                         r  vga/row_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.585    38.289    vga/CLK
    SLICE_X4Y109         FDCE                                         r  vga/row_reg[2]/C
                         clock pessimism              0.577    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X4Y109         FDCE (Setup_fdce_C_CE)      -0.205    38.497    vga/row_reg[2]
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                 33.283    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/row_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 0.952ns (16.122%)  route 4.953ns (83.878%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  vga/h_count_reg[1]/Q
                         net (fo=6, routed)           1.073     0.697    vga/h_count_reg__0[1]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.124     0.821 r  vga/column[6]_i_2/O
                         net (fo=4, routed)           0.835     1.656    vga/column[6]_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.780 r  vga/v_count[9]_i_4/O
                         net (fo=25, routed)          1.418     3.198    vga/v_count[9]_i_4_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.322 r  vga/v_sync_i_2/O
                         net (fo=3, routed)           1.040     4.362    vga/v_sync_i_2_n_0
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.124     4.486 r  vga/row[9]_i_1/O
                         net (fo=10, routed)          0.587     5.073    vga/row[9]_i_1_n_0
    SLICE_X7Y110         FDCE                                         r  vga/row_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.585    38.289    vga/CLK
    SLICE_X7Y110         FDCE                                         r  vga/row_reg[4]/C
                         clock pessimism              0.577    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X7Y110         FDCE (Setup_fdce_C_CE)      -0.205    38.497    vga/row_reg[4]
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/row_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 0.952ns (16.122%)  route 4.953ns (83.878%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  vga/h_count_reg[1]/Q
                         net (fo=6, routed)           1.073     0.697    vga/h_count_reg__0[1]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.124     0.821 r  vga/column[6]_i_2/O
                         net (fo=4, routed)           0.835     1.656    vga/column[6]_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.780 r  vga/v_count[9]_i_4/O
                         net (fo=25, routed)          1.418     3.198    vga/v_count[9]_i_4_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.322 r  vga/v_sync_i_2/O
                         net (fo=3, routed)           1.040     4.362    vga/v_sync_i_2_n_0
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.124     4.486 r  vga/row[9]_i_1/O
                         net (fo=10, routed)          0.587     5.073    vga/row[9]_i_1_n_0
    SLICE_X7Y110         FDCE                                         r  vga/row_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.585    38.289    vga/CLK
    SLICE_X7Y110         FDCE                                         r  vga/row_reg[6]/C
                         clock pessimism              0.577    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X7Y110         FDCE (Setup_fdce_C_CE)      -0.205    38.497    vga/row_reg[6]
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/row_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 0.952ns (16.122%)  route 4.953ns (83.878%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  vga/h_count_reg[1]/Q
                         net (fo=6, routed)           1.073     0.697    vga/h_count_reg__0[1]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.124     0.821 r  vga/column[6]_i_2/O
                         net (fo=4, routed)           0.835     1.656    vga/column[6]_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.780 r  vga/v_count[9]_i_4/O
                         net (fo=25, routed)          1.418     3.198    vga/v_count[9]_i_4_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.322 r  vga/v_sync_i_2/O
                         net (fo=3, routed)           1.040     4.362    vga/v_sync_i_2_n_0
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.124     4.486 r  vga/row[9]_i_1/O
                         net (fo=10, routed)          0.587     5.073    vga/row[9]_i_1_n_0
    SLICE_X7Y110         FDCE                                         r  vga/row_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.585    38.289    vga/CLK
    SLICE_X7Y110         FDCE                                         r  vga/row_reg[8]/C
                         clock pessimism              0.577    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X7Y110         FDCE (Setup_fdce_C_CE)      -0.205    38.497    vga/row_reg[8]
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/row_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 0.952ns (16.122%)  route 4.953ns (83.878%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  vga/h_count_reg[1]/Q
                         net (fo=6, routed)           1.073     0.697    vga/h_count_reg__0[1]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.124     0.821 r  vga/column[6]_i_2/O
                         net (fo=4, routed)           0.835     1.656    vga/column[6]_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.780 r  vga/v_count[9]_i_4/O
                         net (fo=25, routed)          1.418     3.198    vga/v_count[9]_i_4_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.322 r  vga/v_sync_i_2/O
                         net (fo=3, routed)           1.040     4.362    vga/v_sync_i_2_n_0
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.124     4.486 r  vga/row[9]_i_1/O
                         net (fo=10, routed)          0.587     5.073    vga/row[9]_i_1_n_0
    SLICE_X7Y110         FDCE                                         r  vga/row_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.585    38.289    vga/CLK
    SLICE_X7Y110         FDCE                                         r  vga/row_reg[9]/C
                         clock pessimism              0.577    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X7Y110         FDCE (Setup_fdce_C_CE)      -0.205    38.497    vga/row_reg[9]
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.460ns  (required time - arrival time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/row_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 0.952ns (16.122%)  route 4.953ns (83.878%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456    -0.376 f  vga/h_count_reg[1]/Q
                         net (fo=6, routed)           1.073     0.697    vga/h_count_reg__0[1]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.124     0.821 r  vga/column[6]_i_2/O
                         net (fo=4, routed)           0.835     1.656    vga/column[6]_i_2_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.780 r  vga/v_count[9]_i_4/O
                         net (fo=25, routed)          1.418     3.198    vga/v_count[9]_i_4_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.322 r  vga/v_sync_i_2/O
                         net (fo=3, routed)           1.040     4.362    vga/v_sync_i_2_n_0
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.124     4.486 r  vga/row[9]_i_1/O
                         net (fo=10, routed)          0.587     5.073    vga/row[9]_i_1_n_0
    SLICE_X6Y110         FDCE                                         r  vga/row_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          1.585    38.289    vga/CLK
    SLICE_X6Y110         FDCE                                         r  vga/row_reg[5]/C
                         clock pessimism              0.577    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X6Y110         FDCE (Setup_fdce_C_CE)      -0.169    38.533    vga/row_reg[5]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                 33.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.387%)  route 0.162ns (46.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    vga/CLK
    SLICE_X5Y107         FDCE                                         r  vga/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  vga/h_count_reg[3]/Q
                         net (fo=7, routed)           0.162    -0.265    vga/h_count_reg__0[3]
    SLICE_X5Y106         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  vga/column[4]_i_1/O
                         net (fo=3, routed)           0.000    -0.220    vga/h_count[4]
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.805    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[4]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.092    -0.459    vga/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.133%)  route 0.171ns (47.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    vga/CLK
    SLICE_X5Y107         FDCE                                         r  vga/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  vga/h_count_reg[3]/Q
                         net (fo=7, routed)           0.171    -0.256    vga/h_count_reg__0[3]
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.045    -0.211 r  vga/column[6]_i_1/O
                         net (fo=3, routed)           0.000    -0.211    vga/h_count[6]
    SLICE_X4Y106         FDCE                                         r  vga/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.805    vga/CLK
    SLICE_X4Y106         FDCE                                         r  vga/h_count_reg[6]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X4Y106         FDCE (Hold_fdce_C_D)         0.091    -0.460    vga/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.121%)  route 0.181ns (48.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    vga/CLK
    SLICE_X5Y107         FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  vga/h_count_reg[0]/Q
                         net (fo=7, routed)           0.181    -0.246    vga/h_count_reg__0[0]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.048    -0.198 r  vga/column[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.198    vga/h_count[1]
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.805    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[1]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.101    -0.450    vga/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/h_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.317%)  route 0.199ns (51.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    vga/CLK
    SLICE_X4Y107         FDCE                                         r  vga/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  vga/h_count_reg[9]/Q
                         net (fo=5, routed)           0.199    -0.228    vga/h_count_reg__0[9]
    SLICE_X4Y107         LUT6 (Prop_lut6_I4_O)        0.045    -0.183 r  vga/h_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.183    vga/h_sync0
    SLICE_X4Y107         FDPE                                         r  vga/h_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.806    vga/CLK
    SLICE_X4Y107         FDPE                                         r  vga/h_sync_reg/C
                         clock pessimism              0.238    -0.568    
    SLICE_X4Y107         FDPE (Hold_fdpe_C_D)         0.092    -0.476    vga/h_sync_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/v_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    vga/CLK
    SLICE_X5Y109         FDCE                                         r  vga/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  vga/v_count_reg[1]/Q
                         net (fo=9, routed)           0.231    -0.196    vga/v_count[1]
    SLICE_X5Y109         LUT4 (Prop_lut4_I3_O)        0.045    -0.151 r  vga/v_count[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.151    vga/v_count[1]_i_1_n_0
    SLICE_X5Y109         FDCE                                         r  vga/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.806    vga/CLK
    SLICE_X5Y109         FDCE                                         r  vga/v_count_reg[1]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X5Y109         FDCE (Hold_fdce_C_D)         0.092    -0.476    vga/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/h_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.818%)  route 0.248ns (57.182%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    vga/CLK
    SLICE_X5Y107         FDCE                                         r  vga/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  vga/h_count_reg[3]/Q
                         net (fo=7, routed)           0.248    -0.179    vga/h_count_reg__0[3]
    SLICE_X5Y106         LUT5 (Prop_lut5_I1_O)        0.045    -0.134 r  vga/column[5]_i_1/O
                         net (fo=3, routed)           0.000    -0.134    vga/h_count[5]
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.805    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[5]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.092    -0.459    vga/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 vga/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/disp_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.254ns (51.939%)  route 0.235ns (48.061%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.568    -0.596    vga/CLK
    SLICE_X8Y109         FDCE                                         r  vga/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.432 f  vga/v_count_reg[9]/Q
                         net (fo=2, routed)           0.156    -0.276    vga/v_count[9]
    SLICE_X8Y110         LUT6 (Prop_lut6_I3_O)        0.045    -0.231 f  vga/v_count[9]_i_1/O
                         net (fo=5, routed)           0.079    -0.152    vga/v_count[9]_i_1_n_0
    SLICE_X8Y110         LUT4 (Prop_lut4_I3_O)        0.045    -0.107 r  vga/disp_ena_i_1/O
                         net (fo=1, routed)           0.000    -0.107    vga/disp_ena_i_1_n_0
    SLICE_X8Y110         FDCE                                         r  vga/disp_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.838    -0.835    vga/CLK
    SLICE_X8Y110         FDCE                                         r  vga/disp_ena_reg/C
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y110         FDCE (Hold_fdce_C_D)         0.120    -0.461    vga/disp_ena_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 vga/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.185ns (38.434%)  route 0.296ns (61.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    vga/CLK
    SLICE_X5Y109         FDCE                                         r  vga/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  vga/v_count_reg[0]/Q
                         net (fo=10, routed)          0.296    -0.131    vga/v_count[0]
    SLICE_X5Y109         LUT3 (Prop_lut3_I2_O)        0.044    -0.087 r  vga/v_count[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.087    vga/v_count[0]_i_1_n_0
    SLICE_X5Y109         FDCE                                         r  vga/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.806    vga/CLK
    SLICE_X5Y109         FDCE                                         r  vga/v_count_reg[0]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X5Y109         FDCE (Hold_fdce_C_D)         0.101    -0.467    vga/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 vga/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.235%)  route 0.288ns (60.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.567    vga/CLK
    SLICE_X5Y106         FDCE                                         r  vga/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga/h_count_reg[1]/Q
                         net (fo=6, routed)           0.161    -0.265    vga/h_count_reg__0[1]
    SLICE_X5Y107         LUT5 (Prop_lut5_I2_O)        0.045    -0.220 r  vga/column[3]_i_1/O
                         net (fo=2, routed)           0.127    -0.093    vga/h_count[3]
    SLICE_X5Y107         FDCE                                         r  vga/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.806    vga/CLK
    SLICE_X5Y107         FDCE                                         r  vga/h_count_reg[3]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X5Y107         FDCE (Hold_fdce_C_D)         0.070    -0.482    vga/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/column_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.945%)  route 0.304ns (62.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    vga/CLK
    SLICE_X5Y107         FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  vga/h_count_reg[0]/Q
                         net (fo=7, routed)           0.178    -0.249    vga/h_count_reg__0[0]
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.045    -0.204 r  vga/column[0]_i_1/O
                         net (fo=2, routed)           0.126    -0.078    vga/h_count[0]
    SLICE_X4Y108         FDCE                                         r  vga/column_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.806    vga/CLK
    SLICE_X4Y108         FDCE                                         r  vga/column_reg[0]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.070    -0.482    vga/column_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.404    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clock_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   clock_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X3Y107     vga/column_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X3Y108     vga/column_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X8Y110     vga/disp_ena_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y107     vga/h_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y106     vga/h_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y107     vga/h_count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y107     vga/h_count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y106     vga/h_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y107     vga/column_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y108     vga/column_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X8Y110     vga/disp_ena_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y106     vga/h_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y106     vga/h_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y106     vga/h_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y106     vga/h_count_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y110     vga/row_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y110     vga/row_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y110     vga/row_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y107     vga/column_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y107     vga/column_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y108     vga/column_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y108     vga/column_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X8Y110     vga/disp_ena_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y107     vga/h_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y107     vga/h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y106     vga/h_count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y106     vga/h_count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y107     vga/h_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clock_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKFBOUT



