$date
	Mon Sep 01 16:14:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! y0 $end
$var wire 1 " y1 $end
$var wire 1 # y2 $end
$var wire 1 $ y3 $end
$var reg 1 % a $end
$var reg 1 & b $end
$scope module uut $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ! y0 $end
$var wire 1 " y1 $end
$var wire 1 # y2 $end
$var wire 1 $ y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
1!
$end
#5
0!
1"
1&
1(
#10
1#
0"
0&
0(
1%
1'
#15
0#
1$
1&
1(
