
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.45

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   1.58 source latency ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/CLK ^
  -1.18 target latency ahb_sys_0_uut.S_3.spm.genblk1[23].csa.sum$_DFF_NN0_/CLK_N v
   0.00 CRPR
--------------
   0.40 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: HRESETn (input port clocked by core_clock)
Endpoint: ahb_sys_0_uut.S1.buf_addr[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.70    0.70 ^ input external delay
     1    0.10    0.00    0.00    0.70 ^ HRESETn (in)
                                         HRESETn (net)
                  0.04    0.02    0.72 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.11    1.07    1.25    1.97 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net247 (net)
                  1.07    0.03    2.00 ^ input17/A (sky130_fd_sc_hd__buf_12)
    64    0.45    0.50    0.52    2.51 ^ input17/X (sky130_fd_sc_hd__buf_12)
                                         net17 (net)
                  0.50    0.00    2.52 ^ ahb_sys_0_uut.S1.buf_addr[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  2.52   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ HCLK (in)
                                         HCLK (net)
                  0.01    0.00    0.00 ^ wire38/A (sky130_fd_sc_hd__buf_16)
     2    0.41    0.42    0.33    0.33 ^ wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.43    0.04    0.37 ^ clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.04    0.22    0.59 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.04    0.00    0.59 ^ clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.18    0.19    0.24    0.83 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.19    0.00    0.83 ^ clkbuf_2_1_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.13    0.14    0.25    1.08 ^ clkbuf_2_1_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1_0_HCLK_regs (net)
                  0.14    0.00    1.09 ^ clkbuf_4_4_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.23    0.24    0.30    1.39 ^ clkbuf_4_4_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_HCLK_regs (net)
                  0.24    0.00    1.39 ^ clkbuf_leaf_121_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.01    0.04    0.18    1.57 ^ clkbuf_leaf_121_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_121_HCLK_regs (net)
                  0.04    0.00    1.57 ^ ahb_sys_0_uut.S1.buf_addr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    1.57   clock reconvergence pessimism
                          0.44    2.02   library removal time
                                  2.02   data required time
-----------------------------------------------------------------------------
                                  2.02   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ HCLK (in)
                                         HCLK (net)
                  0.01    0.00    0.00 ^ wire38/A (sky130_fd_sc_hd__buf_16)
     2    0.41    0.42    0.33    0.33 ^ wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.43    0.04    0.37 ^ clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.04    0.22    0.59 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.04    0.00    0.59 ^ clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.18    0.19    0.24    0.83 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.19    0.00    0.83 ^ clkbuf_2_2_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.13    0.14    0.25    1.08 ^ clkbuf_2_2_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2_0_HCLK_regs (net)
                  0.14    0.00    1.09 ^ clkbuf_4_10_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.13    0.15    0.23    1.32 ^ clkbuf_4_10_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_HCLK_regs (net)
                  0.15    0.02    1.34 ^ clkbuf_leaf_61_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.04    0.15    1.50 ^ clkbuf_leaf_61_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_61_HCLK_regs (net)
                  0.04    0.00    1.50 ^ ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.05    0.30    1.80 ^ ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ahb_sys_0_uut.S0.c_wr[0] (net)
                  0.05    0.00    1.80 ^ ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ HCLK (in)
                                         HCLK (net)
                  0.01    0.00    0.00 ^ wire38/A (sky130_fd_sc_hd__buf_16)
     2    0.41    0.42    0.33    0.33 ^ wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.43    0.04    0.37 ^ clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.04    0.22    0.59 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.04    0.00    0.59 ^ clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.18    0.19    0.24    0.83 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.19    0.00    0.83 ^ clkbuf_2_2_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.13    0.14    0.25    1.08 ^ clkbuf_2_2_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2_0_HCLK_regs (net)
                  0.14    0.00    1.09 ^ clkbuf_4_10_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.13    0.15    0.23    1.32 ^ clkbuf_4_10_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_HCLK_regs (net)
                  0.15    0.02    1.34 ^ clkbuf_leaf_59_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.04    0.16    1.50 ^ clkbuf_leaf_59_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_59_HCLK_regs (net)
                  0.04    0.00    1.50 ^ ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    1.50   clock reconvergence pessimism
                         -0.03    1.47   library hold time
                                  1.47   data required time
-----------------------------------------------------------------------------
                                  1.47   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: HRESETn (input port clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_
          (recovery check against falling-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.70    0.70 ^ input external delay
     1    0.10    0.00    0.00    0.70 ^ HRESETn (in)
                                         HRESETn (net)
                  0.04    0.02    0.72 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.11    1.07    1.25    1.97 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net247 (net)
                  1.07    0.03    2.00 ^ input17/A (sky130_fd_sc_hd__buf_12)
    64    0.45    0.50    0.52    2.51 ^ input17/X (sky130_fd_sc_hd__buf_12)
                                         net17 (net)
                  0.50    0.03    2.54 ^ place798/A (sky130_fd_sc_hd__buf_12)
    49    0.31    0.35    0.40    2.94 ^ place798/X (sky130_fd_sc_hd__buf_12)
                                         net798 (net)
                  0.35    0.01    2.95 ^ place799/A (sky130_fd_sc_hd__buf_12)
    20    0.13    0.15    0.24    3.19 ^ place799/X (sky130_fd_sc_hd__buf_12)
                                         net799 (net)
                  0.15    0.00    3.20 ^ ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_/RESET_B (sky130_fd_sc_hd__dfrtn_1)
                                  3.20   data arrival time

                          3.50    3.50   clock core_clock (fall edge)
                          0.00    3.50   clock source latency
     1    0.12    0.00    0.00    3.50 v HCLK (in)
                                         HCLK (net)
                  0.01    0.00    3.50 v wire38/A (sky130_fd_sc_hd__buf_16)
     2    0.41    0.21    0.23    3.73 v wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.22    0.04    3.77 v clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.03    0.22    3.99 v clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.03    0.00    3.99 v clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.17    0.12    0.22    4.21 v clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.12    0.00    4.21 v clkbuf_2_1_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.12    0.09    0.24    4.45 v clkbuf_2_1_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1_0_HCLK_regs (net)
                  0.09    0.00    4.45 v clkbuf_4_4_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.21    0.14    0.26    4.71 v clkbuf_4_4_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_HCLK_regs (net)
                  0.14    0.01    4.72 v ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
                          0.00    4.72   clock reconvergence pessimism
                          0.33    5.05   library recovery time
                                  5.05   data required time
-----------------------------------------------------------------------------
                                  5.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_
          (falling edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ HCLK (in)
                                         HCLK (net)
                  0.01    0.00    0.00 ^ wire38/A (sky130_fd_sc_hd__buf_16)
     2    0.41    0.42    0.33    0.33 ^ wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.43    0.04    0.37 ^ clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.04    0.22    0.59 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.04    0.00    0.59 ^ clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.18    0.19    0.24    0.83 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.19    0.00    0.83 ^ clkbuf_2_1_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.13    0.14    0.25    1.08 ^ clkbuf_2_1_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1_0_HCLK_regs (net)
                  0.14    0.00    1.09 ^ clkbuf_4_6_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.23    0.24    0.30    1.39 ^ clkbuf_4_6_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_HCLK_regs (net)
                  0.24    0.01    1.40 ^ clkbuf_leaf_168_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.04    0.18    1.58 ^ clkbuf_leaf_168_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_168_HCLK_regs (net)
                  0.04    0.00    1.58 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
     3    0.06    0.18    0.52    2.10 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         ahb_sys_0_uut.S_3.Y[0] (net)
                  0.18    0.00    2.10 ^ place786/A (sky130_fd_sc_hd__buf_12)
    10    0.22    0.25    0.28    2.38 ^ place786/X (sky130_fd_sc_hd__buf_12)
                                         net786 (net)
                  0.25    0.03    2.40 ^ place788/A (sky130_fd_sc_hd__buf_1)
     2    0.09    1.06    0.82    3.23 ^ place788/X (sky130_fd_sc_hd__buf_1)
                                         net788 (net)
                  1.06    0.01    3.24 ^ _1799_/A (sky130_fd_sc_hd__nand2_8)
     1    0.03    0.20    0.13    3.37 v _1799_/Y (sky130_fd_sc_hd__nand2_8)
                                         _0357_ (net)
                  0.20    0.00    3.38 v _1800_/A (sky130_fd_sc_hd__inv_4)
     1    0.03    0.10    0.15    3.53 ^ _1800_/Y (sky130_fd_sc_hd__inv_4)
                                         _1551_[0] (net)
                  0.10    0.00    3.53 ^ _3330_/A (sky130_fd_sc_hd__fa_4)
     1    0.03    0.15    0.67    4.20 v _3330_/SUM (sky130_fd_sc_hd__fa_4)
                                         ahb_sys_0_uut.S_3.spm.genblk1[15].csa.hsum2 (net)
                  0.15    0.00    4.21 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/D (sky130_fd_sc_hd__dfrtn_1)
                                  4.21   data arrival time

                          3.50    3.50   clock core_clock (fall edge)
                          0.00    3.50   clock source latency
     1    0.12    0.00    0.00    3.50 v HCLK (in)
                                         HCLK (net)
                  0.01    0.00    3.50 v wire38/A (sky130_fd_sc_hd__buf_16)
     2    0.41    0.21    0.23    3.73 v wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.22    0.04    3.77 v clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.03    0.22    3.99 v clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.03    0.00    3.99 v clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.17    0.12    0.22    4.21 v clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.12    0.00    4.21 v clkbuf_2_0_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.12    0.09    0.23    4.45 v clkbuf_2_0_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0_0_HCLK_regs (net)
                  0.09    0.00    4.45 v clkbuf_4_0_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.16    0.11    0.23    4.68 v clkbuf_4_0_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0_0_HCLK_regs (net)
                  0.11    0.00    4.69 v clkbuf_leaf_123_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.01    0.03    0.17    4.86 v clkbuf_leaf_123_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_123_HCLK_regs (net)
                  0.03    0.00    4.86 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
                          0.00    4.86   clock reconvergence pessimism
                         -0.20    4.65   library setup time
                                  4.65   data required time
-----------------------------------------------------------------------------
                                  4.65   data required time
                                 -4.21   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: HRESETn (input port clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_
          (recovery check against falling-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.70    0.70 ^ input external delay
     1    0.10    0.00    0.00    0.70 ^ HRESETn (in)
                                         HRESETn (net)
                  0.04    0.02    0.72 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.11    1.07    1.25    1.97 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net247 (net)
                  1.07    0.03    2.00 ^ input17/A (sky130_fd_sc_hd__buf_12)
    64    0.45    0.50    0.52    2.51 ^ input17/X (sky130_fd_sc_hd__buf_12)
                                         net17 (net)
                  0.50    0.03    2.54 ^ place798/A (sky130_fd_sc_hd__buf_12)
    49    0.31    0.35    0.40    2.94 ^ place798/X (sky130_fd_sc_hd__buf_12)
                                         net798 (net)
                  0.35    0.01    2.95 ^ place799/A (sky130_fd_sc_hd__buf_12)
    20    0.13    0.15    0.24    3.19 ^ place799/X (sky130_fd_sc_hd__buf_12)
                                         net799 (net)
                  0.15    0.00    3.20 ^ ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_/RESET_B (sky130_fd_sc_hd__dfrtn_1)
                                  3.20   data arrival time

                          3.50    3.50   clock core_clock (fall edge)
                          0.00    3.50   clock source latency
     1    0.12    0.00    0.00    3.50 v HCLK (in)
                                         HCLK (net)
                  0.01    0.00    3.50 v wire38/A (sky130_fd_sc_hd__buf_16)
     2    0.41    0.21    0.23    3.73 v wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.22    0.04    3.77 v clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.03    0.22    3.99 v clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.03    0.00    3.99 v clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.17    0.12    0.22    4.21 v clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.12    0.00    4.21 v clkbuf_2_1_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.12    0.09    0.24    4.45 v clkbuf_2_1_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1_0_HCLK_regs (net)
                  0.09    0.00    4.45 v clkbuf_4_4_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.21    0.14    0.26    4.71 v clkbuf_4_4_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_HCLK_regs (net)
                  0.14    0.01    4.72 v ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
                          0.00    4.72   clock reconvergence pessimism
                          0.33    5.05   library recovery time
                                  5.05   data required time
-----------------------------------------------------------------------------
                                  5.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)


Startpoint: ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_
          (falling edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ HCLK (in)
                                         HCLK (net)
                  0.01    0.00    0.00 ^ wire38/A (sky130_fd_sc_hd__buf_16)
     2    0.41    0.42    0.33    0.33 ^ wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.43    0.04    0.37 ^ clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.04    0.22    0.59 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.04    0.00    0.59 ^ clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.18    0.19    0.24    0.83 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.19    0.00    0.83 ^ clkbuf_2_1_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.13    0.14    0.25    1.08 ^ clkbuf_2_1_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1_0_HCLK_regs (net)
                  0.14    0.00    1.09 ^ clkbuf_4_6_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.23    0.24    0.30    1.39 ^ clkbuf_4_6_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_HCLK_regs (net)
                  0.24    0.01    1.40 ^ clkbuf_leaf_168_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.04    0.18    1.58 ^ clkbuf_leaf_168_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_168_HCLK_regs (net)
                  0.04    0.00    1.58 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
     3    0.06    0.18    0.52    2.10 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         ahb_sys_0_uut.S_3.Y[0] (net)
                  0.18    0.00    2.10 ^ place786/A (sky130_fd_sc_hd__buf_12)
    10    0.22    0.25    0.28    2.38 ^ place786/X (sky130_fd_sc_hd__buf_12)
                                         net786 (net)
                  0.25    0.03    2.40 ^ place788/A (sky130_fd_sc_hd__buf_1)
     2    0.09    1.06    0.82    3.23 ^ place788/X (sky130_fd_sc_hd__buf_1)
                                         net788 (net)
                  1.06    0.01    3.24 ^ _1799_/A (sky130_fd_sc_hd__nand2_8)
     1    0.03    0.20    0.13    3.37 v _1799_/Y (sky130_fd_sc_hd__nand2_8)
                                         _0357_ (net)
                  0.20    0.00    3.38 v _1800_/A (sky130_fd_sc_hd__inv_4)
     1    0.03    0.10    0.15    3.53 ^ _1800_/Y (sky130_fd_sc_hd__inv_4)
                                         _1551_[0] (net)
                  0.10    0.00    3.53 ^ _3330_/A (sky130_fd_sc_hd__fa_4)
     1    0.03    0.15    0.67    4.20 v _3330_/SUM (sky130_fd_sc_hd__fa_4)
                                         ahb_sys_0_uut.S_3.spm.genblk1[15].csa.hsum2 (net)
                  0.15    0.00    4.21 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/D (sky130_fd_sc_hd__dfrtn_1)
                                  4.21   data arrival time

                          3.50    3.50   clock core_clock (fall edge)
                          0.00    3.50   clock source latency
     1    0.12    0.00    0.00    3.50 v HCLK (in)
                                         HCLK (net)
                  0.01    0.00    3.50 v wire38/A (sky130_fd_sc_hd__buf_16)
     2    0.41    0.21    0.23    3.73 v wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.22    0.04    3.77 v clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.03    0.22    3.99 v clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.03    0.00    3.99 v clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.17    0.12    0.22    4.21 v clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.12    0.00    4.21 v clkbuf_2_0_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.12    0.09    0.23    4.45 v clkbuf_2_0_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0_0_HCLK_regs (net)
                  0.09    0.00    4.45 v clkbuf_4_0_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.16    0.11    0.23    4.68 v clkbuf_4_0_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0_0_HCLK_regs (net)
                  0.11    0.00    4.69 v clkbuf_leaf_123_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.01    0.03    0.17    4.86 v clkbuf_leaf_123_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_123_HCLK_regs (net)
                  0.03    0.00    4.86 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
                          0.00    4.86   clock reconvergence pessimism
                         -0.20    4.65   library setup time
                                  4.65   data required time
-----------------------------------------------------------------------------
                                  4.65   data required time
                                 -4.21   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_3177_/Y                                0.22    0.23   -0.00 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.005640710238367319

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4943389892578125

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0038

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-0.001172347809188068

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22431400418281555

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0052

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_
          (falling edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ HCLK (in)
   0.33    0.33 ^ wire38/X (sky130_fd_sc_hd__buf_16)
   0.26    0.59 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
   0.24    0.83 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.25    1.08 ^ clkbuf_2_1_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.31    1.39 ^ clkbuf_4_6_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    1.58 ^ clkbuf_leaf_168_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    1.58 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
   0.52    2.10 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_4)
   0.28    2.38 ^ place786/X (sky130_fd_sc_hd__buf_12)
   0.85    3.23 ^ place788/X (sky130_fd_sc_hd__buf_1)
   0.15    3.37 v _1799_/Y (sky130_fd_sc_hd__nand2_8)
   0.16    3.53 ^ _1800_/Y (sky130_fd_sc_hd__inv_4)
   0.67    4.20 v _3330_/SUM (sky130_fd_sc_hd__fa_4)
   0.00    4.21 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/D (sky130_fd_sc_hd__dfrtn_1)
           4.21   data arrival time

   3.50    3.50   clock core_clock (fall edge)
   0.00    3.50   clock source latency
   0.00    3.50 v HCLK (in)
   0.23    3.73 v wire38/X (sky130_fd_sc_hd__buf_16)
   0.26    3.99 v clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
   0.22    4.21 v clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.24    4.45 v clkbuf_2_0_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.24    4.68 v clkbuf_4_0_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    4.86 v clkbuf_leaf_123_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    4.86 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
   0.00    4.86   clock reconvergence pessimism
  -0.20    4.65   library setup time
           4.65   data required time
---------------------------------------------------------
           4.65   data required time
          -4.21   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ HCLK (in)
   0.33    0.33 ^ wire38/X (sky130_fd_sc_hd__buf_16)
   0.26    0.59 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
   0.24    0.83 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.25    1.08 ^ clkbuf_2_2_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.24    1.32 ^ clkbuf_4_10_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    1.50 ^ clkbuf_leaf_61_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    1.50 ^ ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    1.80 ^ ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    1.80 ^ ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.80   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ HCLK (in)
   0.33    0.33 ^ wire38/X (sky130_fd_sc_hd__buf_16)
   0.26    0.59 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
   0.24    0.83 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.25    1.08 ^ clkbuf_2_2_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.24    1.32 ^ clkbuf_4_10_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    1.50 ^ clkbuf_leaf_59_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    1.50 ^ ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    1.50   clock reconvergence pessimism
  -0.03    1.47   library hold time
           1.47   data required time
---------------------------------------------------------
           1.47   data required time
          -1.80   data arrival time
---------------------------------------------------------
           0.33   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
1.2179

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
1.5718

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.2057

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.4490

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
10.675987

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.41e-03   2.04e-03   5.16e-09   6.46e-03  32.0%
Combinational          1.85e-03   3.24e-03   7.87e-09   5.09e-03  25.2%
Clock                  5.27e-03   3.39e-03   2.78e-09   8.66e-03  42.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.15e-02   8.67e-03   1.58e-08   2.02e-02 100.0%
                          57.1%      42.9%       0.0%
