Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 10:49:46 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_280_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 ModCount151_instance/count_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No35_instance/Y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.418ns (12.583%)  route 2.904ns (87.417%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 7.229 - 4.000 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.133ns (routing 1.832ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.582ns (routing 1.663ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=23586, routed)       3.133     4.070    ModCount151_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X134Y183       FDCE                                         r  ModCount151_instance/count_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y183       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.149 r  ModCount151_instance/count_reg[1]_rep__2/Q
                         net (fo=153, routed)         1.337     5.486    ModCount151_instance/count_reg[3]_0
    SLICE_X117Y166       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     5.634 r  ModCount151_instance/Y[33]_i_5__27/O
                         net (fo=136, routed)         1.514     7.148    ModCount151_instance/Y_reg[27]_1
    SLICE_X115Y142       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     7.271 r  ModCount151_instance/Y[6]_i_3__2/O
                         net (fo=1, routed)           0.021     7.292    ModCount151_instance/Y[6]_i_3__2_n_0
    SLICE_X115Y142       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     7.360 r  ModCount151_instance/Y_reg[6]_i_1__13/O
                         net (fo=1, routed)           0.032     7.392    Delay1No35_instance/count_reg[0][6]
    SLICE_X115Y142       FDCE                                         r  Delay1No35_instance/Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=23586, routed)       2.582     7.229    Delay1No35_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X115Y142       FDCE                                         r  Delay1No35_instance/Y_reg[6]/C
                         clock pessimism              0.460     7.688    
                         clock uncertainty           -0.035     7.653    
    SLICE_X115Y142       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.678    Delay1No35_instance/Y_reg[6]
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  0.286    




