// Seed: 2503026592
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply1 id_3,
    input wire id_4
);
  supply1 id_6 = id_1 != 'b0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output wor id_3,
    output tri id_4,
    output tri id_5,
    output supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    input tri id_9,
    input supply1 id_10
);
  assign id_3 = 1;
  or (id_4, id_2, id_0, id_10, id_1);
  module_0(
      id_3, id_7, id_5, id_3, id_7
  );
  wire id_12, id_13;
endmodule
