Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Wed Oct  8 19:40:22 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -file ./report/activation_accelerator_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (132)
6. checking no_output_delay (283)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (132)
--------------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (283)
---------------------------------
 There are 283 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.104        0.000                      0                35432        0.054        0.000                      0                35432        4.238        0.000                       0                 14399  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.104        0.000                      0                35432        0.054        0.000                      0                35432        4.238        0.000                       0                 14399  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_127_reg_658_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/max_exp_2_fu_94_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 2.236ns (28.777%)  route 5.534ns (71.223%))
  Logic Levels:           17  (CARRY8=2 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14659, unset)        0.041     0.041    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/ap_clk
    SLICE_X47Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_127_reg_658_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     0.156 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_127_reg_658_reg[14]/Q
                         net (fo=17, routed)          0.850     1.006    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/Q[14]
    SLICE_X51Y83         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     1.158 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/icmp_ln81_reg_891[0]_i_18__3/O
                         net (fo=1, routed)           0.099     1.257    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/icmp_ln81_reg_891[0]_i_18__3_n_17
    SLICE_X51Y83         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.058     1.315 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/icmp_ln81_reg_891[0]_i_13__3/O
                         net (fo=13, routed)          0.164     1.478    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/icmp_ln81_reg_891[0]_i_13__3_n_17
    SLICE_X51Y84         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     1.561 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/max_exp_2_fu_94[0]_i_7__3/O
                         net (fo=4, routed)           0.152     1.714    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/max_exp_2_fu_94[0]_i_7__3_n_17
    SLICE_X50Y84         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.088     1.802 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90[17]_i_78__2/O
                         net (fo=5, routed)           0.260     2.062    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90[17]_i_78__2_n_17
    SLICE_X50Y84         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.088     2.150 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90[17]_i_73__2/O
                         net (fo=8, routed)           0.213     2.362    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90[17]_i_73__2_n_17
    SLICE_X50Y84         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     2.419 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90[0]_i_77__3/O
                         net (fo=12, routed)          0.550     2.970    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90[0]_i_77__3_n_17
    SLICE_X48Y85         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.150     3.120 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90[0]_i_57__3/O
                         net (fo=3, routed)           0.177     3.296    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90[0]_i_57__3_n_17
    SLICE_X48Y86         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.153     3.449 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90[0]_i_8__3/O
                         net (fo=7, routed)           0.611     4.061    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/zext_ln53_2_fu_449_p1[4]
    SLICE_X51Y87         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.152     4.213 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90[0]_i_32__3/O
                         net (fo=1, routed)           0.011     4.224    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90[0]_i_32__3_n_17
    SLICE_X51Y87         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.456 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90_reg[0]_i_3__3/CO[7]
                         net (fo=1, routed)           0.030     4.486    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90_reg[0]_i_3__3_n_17
    SLICE_X51Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.579 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90_reg[17]_i_6__2/O[2]
                         net (fo=1, routed)           0.660     5.239    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_1_fu_471_p2[10]
    SLICE_X48Y88         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.081     5.320 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90[10]_i_2__3/O
                         net (fo=2, routed)           0.254     5.574    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/result_mantissa_2_fu_90[10]_i_2__3_n_17
    SLICE_X48Y88         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.187     5.761 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/icmp_ln81_reg_891[0]_i_6__3/O
                         net (fo=1, routed)           0.159     5.920    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/icmp_ln81_reg_891[0]_i_6__3_n_17
    SLICE_X47Y87         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.186     6.106 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/icmp_ln81_reg_891[0]_i_2__3/O
                         net (fo=3, routed)           0.343     6.448    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/icmp_ln81_fu_529_p2
    SLICE_X45Y88         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080     6.528 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/max_exp_2_fu_94[15]_i_4__3/O
                         net (fo=2, routed)           0.105     6.633    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/select_ln88_reg_9090
    SLICE_X45Y88         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.057     6.690 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/max_exp_2_fu_94[15]_i_1__3/O
                         net (fo=35, routed)          0.083     6.773    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/max_exp_2_fu_94[15]_i_1__3_n_17
    SLICE_X45Y88         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.224     6.997 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/max_exp_2_fu_94[15]_i_2__2/O
                         net (fo=34, routed)          0.814     7.811    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/max_exp_2_fu_94[15]_i_2__2_n_17
    SLICE_X51Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/max_exp_2_fu_94_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14659, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/ap_clk
    SLICE_X51Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/max_exp_2_fu_94_reg[8]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X51Y91         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079     9.915    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_426/max_exp_2_fu_94_reg[8]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  2.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.086ns (55.976%)  route 0.068ns (44.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14659, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X59Y13         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     0.100 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[49]/Q
                         net (fo=2, routed)           0.068     0.168    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[47]
    SLICE_X58Y12         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14659, unset)        0.057     0.057    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X58Y12         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X58Y12         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.057     0.114    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y42  bd_0_i/hls_inst/inst/exp_vals_1_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y62  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y62  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK



