Parameterized Counter + Clock Gating

What to build

N-bit counter

Enable signal

Optional clock gating cell

Reset handling

What it proves

RTL discipline

Power awareness

Clean reset/clock design

Stretch

Compare gated vs ungated power in OpenLane reports
