<def f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='114' ll='121' type='static llvm::CCValAssign llvm::CCValAssign::getCustomMem(unsigned int ValNo, llvm::MVT ValVT, unsigned int Offset, llvm::MVT LocVT, llvm::CCValAssign::LocInfo HTP)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1050' u='c' c='_ZNK4llvm20AMDGPUTargetLowering29analyzeFormalArgumentsComputeERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallingConv.cpp' l='35' u='c' c='_ZL13f64AssignAPCSRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_7CCStateEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallingConv.cpp' l='45' u='c' c='_ZL13f64AssignAPCSRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_7CCStateEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallingConv.cpp' l='84' u='c' c='_ZL14f64AssignAAPCSRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_7CCStateEb'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='48' u='c' c='_ZL20CC_Sparc_Assign_SRetRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='66' u='c' c='_ZL24CC_Sparc_Assign_Split_64RjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='76' u='c' c='_ZL24CC_Sparc_Assign_Split_64RjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
