// SPDX-License-Identifier: MPL-2.0
// SPDX-FileCopyrightText: 2021 The vanadinite developers
//
// This Source Code Form is subject to the terms of the Mozilla Public License,
// v. 2.0. If a copy of the MPL was not distributed with this file, You can
// obtain one at https://mozilla.org/MPL/2.0/.

use crate::{
    csr::sstatus,
    interrupts::{isr::invoke_isr, PLIC},
    mem::{
        manager::AddressRegion,
        paging::{flags, VirtualAddress},
        region::MemoryRegion,
    },
    scheduler::{Scheduler, SCHEDULER},
    syscall,
    task::TaskState,
};

#[derive(Clone, Copy, Default)]
#[repr(C)]
pub struct GeneralRegisters {
    pub ra: usize,
    pub sp: usize,
    pub gp: usize,
    pub tp: usize,
    pub t0: usize,
    pub t1: usize,
    pub t2: usize,
    pub s0: usize,
    pub s1: usize,
    pub a0: usize,
    pub a1: usize,
    pub a2: usize,
    pub a3: usize,
    pub a4: usize,
    pub a5: usize,
    pub a6: usize,
    pub a7: usize,
    pub s2: usize,
    pub s3: usize,
    pub s4: usize,
    pub s5: usize,
    pub s6: usize,
    pub s7: usize,
    pub s8: usize,
    pub s9: usize,
    pub s10: usize,
    pub s11: usize,
    pub t3: usize,
    pub t4: usize,
    pub t5: usize,
    pub t6: usize,
}

impl GeneralRegisters {
    pub fn sp(&self) -> *mut u8 {
        self.sp as *mut u8
    }
}

impl core::fmt::Debug for GeneralRegisters {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        struct Hex<T: core::fmt::LowerHex>(T);
        impl<T: core::fmt::LowerHex> core::fmt::Debug for Hex<T> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                write!(f, "{:#x}", self.0)
            }
        }

        f.debug_struct("GeneralRegisters")
            .field("ra", &Hex(self.ra))
            .field("sp", &Hex(self.sp))
            .field("gp", &Hex(self.gp))
            .field("tp", &Hex(self.tp))
            .field("t0", &Hex(self.t0))
            .field("t1", &Hex(self.t1))
            .field("t2", &Hex(self.t2))
            .field("s0", &Hex(self.s0))
            .field("s1", &Hex(self.s1))
            .field("a0", &Hex(self.a0))
            .field("a1", &Hex(self.a1))
            .field("a2", &Hex(self.a2))
            .field("a3", &Hex(self.a3))
            .field("a4", &Hex(self.a4))
            .field("a5", &Hex(self.a5))
            .field("a6", &Hex(self.a6))
            .field("a7", &Hex(self.a7))
            .field("s2", &Hex(self.s2))
            .field("s3", &Hex(self.s3))
            .field("s4", &Hex(self.s4))
            .field("s5", &Hex(self.s5))
            .field("s6", &Hex(self.s6))
            .field("s7", &Hex(self.s7))
            .field("s8", &Hex(self.s8))
            .field("s9", &Hex(self.s9))
            .field("s10", &Hex(self.s10))
            .field("s11", &Hex(self.s11))
            .field("t3", &Hex(self.t3))
            .field("t4", &Hex(self.t4))
            .field("t5", &Hex(self.t5))
            .field("t6", &Hex(self.t6))
            .finish()
    }
}

#[derive(Debug, Clone, Copy, Default)]
#[repr(C)]
pub struct FloatingPointRegisters {
    pub f0: usize,
    pub f1: usize,
    pub f2: usize,
    pub f3: usize,
    pub f4: usize,
    pub f5: usize,
    pub f6: usize,
    pub f7: usize,
    pub f8: usize,
    pub f9: usize,
    pub f10: usize,
    pub f11: usize,
    pub f12: usize,
    pub f13: usize,
    pub f14: usize,
    pub f15: usize,
    pub f16: usize,
    pub f17: usize,
    pub f18: usize,
    pub f19: usize,
    pub f20: usize,
    pub f21: usize,
    pub f22: usize,
    pub f23: usize,
    pub f24: usize,
    pub f25: usize,
    pub f26: usize,
    pub f27: usize,
    pub f28: usize,
    pub f29: usize,
    pub f30: usize,
    pub f31: usize,
    pub fscr: usize,
}

#[derive(Clone, Copy, Debug, Default)]
#[repr(C)]
pub struct TrapFrame {
    pub registers: GeneralRegisters,
}

impl core::ops::Deref for TrapFrame {
    type Target = GeneralRegisters;

    fn deref(&self) -> &Self::Target {
        &self.registers
    }
}

impl core::ops::DerefMut for TrapFrame {
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.registers
    }
}

const INTERRUPT_BIT: usize = 1 << 63;

#[allow(clippy::enum_clike_unportable_variant)]
#[derive(Debug, Copy, Clone, PartialEq, Eq)]
#[repr(usize)]
pub enum Trap {
    // Software interrupts
    #[allow(clippy::identity_op)]
    UserSoftwareInterrupt = INTERRUPT_BIT | 0,
    SupervisorSoftwareInterrupt = INTERRUPT_BIT | 1,
    MachineSoftwareInterrupt = INTERRUPT_BIT | 3,

    // Timers
    UserTimerInterrupt = INTERRUPT_BIT | 4,
    SupervisorTimerInterrupt = INTERRUPT_BIT | 5,
    MachineTimerInterrupt = INTERRUPT_BIT | 7,

    // External interrupts
    UserExternalInterrupt = INTERRUPT_BIT | 8,
    SupervisorExternalInterrupt = INTERRUPT_BIT | 9,
    MachineExternalInterrupt = INTERRUPT_BIT | 11,

    // General faults/ecalls
    InstructionAddressMisaligned = 0,
    InstructionAccessFault = 1,
    IllegalInstruction = 2,
    Breakpoint = 3,
    LoadAddressMisaligned = 4,
    LoadAccessFault = 5,
    StoreAddressMisaligned = 6,
    StoreAccessFault = 7,
    UserModeEnvironmentCall = 8,
    SupervisorModeEnvironmentCall = 9,
    MachineModeEnvironmentCall = 11,
    InstructionPageFault = 12,
    LoadPageFault = 13,
    StorePageFault = 15,

    Reserved = usize::MAX,
}

impl Trap {
    pub fn from_cause(cause: usize) -> Self {
        use Trap::*;

        match cause {
            0x8000000000000000 => UserSoftwareInterrupt,
            0x8000000000000001 => SupervisorSoftwareInterrupt,
            0x8000000000000003 => MachineSoftwareInterrupt,

            0x8000000000000004 => UserTimerInterrupt,
            0x8000000000000005 => SupervisorTimerInterrupt,
            0x8000000000000007 => MachineTimerInterrupt,

            0x8000000000000008 => UserExternalInterrupt,
            0x8000000000000009 => SupervisorExternalInterrupt,
            0x800000000000000B => MachineExternalInterrupt,

            0 => InstructionAddressMisaligned,
            1 => InstructionAccessFault,
            2 => IllegalInstruction,
            3 => Breakpoint,
            4 => LoadAddressMisaligned,
            5 => LoadAccessFault,
            6 => StoreAddressMisaligned,
            7 => StoreAccessFault,
            8 => UserModeEnvironmentCall,
            9 => SupervisorModeEnvironmentCall,
            11 => MachineModeEnvironmentCall,
            12 => InstructionPageFault,
            13 => LoadPageFault,
            15 => StorePageFault,

            _ => Reserved,
        }
    }
}

#[no_mangle]
pub extern "C" fn trap_handler(regs: &mut TrapFrame, sepc: usize, scause: usize, stval: usize) -> usize {
    log::trace!("we trappin' on hart {}: {:x?}", crate::HART_ID.get(), regs);
    if Trap::from_cause(scause) != Trap::UserModeEnvironmentCall
        || regs.a0 != (librust::syscalls::Syscall::DebugPrint as usize)
    {
        log::debug!(
            "scause: {:?}, sepc: {:#x}, stval (as ptr): {:#p} (syscall? {:?})",
            Trap::from_cause(scause),
            sepc,
            stval as *mut u8,
            (Trap::from_cause(scause) == Trap::UserModeEnvironmentCall)
                .then(|| librust::syscalls::Syscall::from_usize(regs.a0))
                .flatten()
        );
    }

    let trap_kind = Trap::from_cause(scause);
    match trap_kind {
        Trap::SupervisorTimerInterrupt => {
            if let Some(lock) = SCHEDULER.active_on_cpu() {
                let mut lock = lock.lock();

                lock.context.pc = sepc;
                lock.context.gp_regs = regs.registers;

                if let sstatus::FloatingPointStatus::Dirty = sstatus::fs() {
                    save_fp_registers(&mut lock.context.fp_regs);
                }
            }
            SCHEDULER.schedule()
        }
        Trap::UserModeEnvironmentCall => match syscall::handle(regs, sepc) {
            syscall::Outcome::Completed => sepc + 4,
            syscall::Outcome::Blocked => SCHEDULER.schedule(),
        },
        Trap::SupervisorExternalInterrupt => {
            // FIXME: there has to be a better way
            if let Some(plic) = &*PLIC.lock() {
                if let Some(claimed) = plic.claim(crate::platform::current_plic_context()) {
                    log::debug!("External interrupt for: {:?}", claimed);

                    let interrupt_id = claimed.interrupt_id();
                    match invoke_isr(plic, claimed, interrupt_id) {
                        Ok(_) => log::trace!("ISR (interrupt ID: {}) completed successfully", interrupt_id),
                        Err(e) => log::error!("Error during ISR: {}", e),
                    }
                }
            }

            sepc
        }
        Trap::LoadPageFault | Trap::StorePageFault | Trap::InstructionPageFault => {
            let sepc = VirtualAddress::new(sepc);
            let stval = VirtualAddress::new(stval);
            match sepc.is_kernel_region() {
                // We should always have marked memory regions up front from the initial mapping
                true => {
                    let active = SCHEDULER.active_on_cpu().unwrap();

                    match active.try_lock() {
                        Some(active) => log::error!(
                            "Process memory map during error:\n{:#?}",
                            active.memory_manager.address_map_debug(Some(stval))
                        ),
                        None => log::error!("Deadlock would have occurred for process map printing"),
                    }
                    panic!("[KERNEL BUG] {:?} @ pc={:#p}: stval={:#p} regs={:x?}", trap_kind, sepc, stval, regs);
                }
                false => {
                    let active_task_lock = SCHEDULER.active_on_cpu().unwrap();
                    let mut active_task = active_task_lock.lock();
                    let memory_manager = &mut active_task.memory_manager;

                    //log::info!("{:#?}", memory_manager.region_for(stval));

                    let valid = match memory_manager.region_for(stval) {
                        None | Some(AddressRegion { region: None, .. }) => false,
                        Some(AddressRegion { region: Some(MemoryRegion::GuardPage), .. }) => {
                            log::error!("Process hit a guard page, stack overflow?");
                            false
                        }
                        _ => match trap_kind {
                            Trap::LoadPageFault | Trap::InstructionPageFault => {
                                match memory_manager.page_flags(stval) {
                                    Some(flags) => {
                                        (flags & flags::READ)
                                            && memory_manager.modify_page_flags(stval, |f| f | flags::ACCESSED)
                                    }
                                    None => false,
                                }
                            }
                            Trap::StorePageFault => match memory_manager.page_flags(stval) {
                                Some(flags) => {
                                    (flags & flags::WRITE)
                                        && memory_manager
                                            .modify_page_flags(stval, |f| f | flags::DIRTY | flags::ACCESSED)
                                }
                                None => false,
                            },
                            _ => unreachable!(),
                        },
                    };

                    match valid {
                        true => {
                            crate::mem::sfence(Some(stval), None);
                            sepc.as_usize()
                        }
                        false => {
                            log::error!(
                                "Process {} died to a {:?} @ {:#p} (PC: {:#p})",
                                active_task.name,
                                trap_kind,
                                stval,
                                sepc,
                            );
                            log::error!("Register dump:\n{:?}", regs);
                            // log::error!("Stack dump (last 32 values):\n");
                            // let mut sp = regs.registers.sp as *const u64;
                            // for _ in 0..32 {
                            //     log::error!("{:#p}: {:#x}", sp, unsafe { *sp });
                            //     sp = unsafe { sp.offset(1) };
                            // }
                            log::error!(
                                "Memory map:\n{:#?}",
                                active_task.memory_manager.address_map_debug(Some(stval))
                            );
                            log::error!("Phys addr (if any): {:?}", active_task.memory_manager.resolve(stval));
                            active_task.state = TaskState::Dead;

                            drop(active_task);
                            drop(active_task_lock);

                            SCHEDULER.schedule()
                        }
                    }
                }
            }
        }
        trap => panic!("Ignoring trap: {:?}, sepc: {:#x}, stval: {:#x}", trap, sepc, stval),
    }
}

/// # Safety
/// nice try
#[naked]
#[no_mangle]
#[repr(align(4))]
pub unsafe extern "C" fn stvec_trap_shim() -> ! {
    #[rustfmt::skip]
    core::arch::asm!("
        # Disable interrupts
        csrci sstatus, 2
        csrrw s0, sscratch, s0

        sd sp, 24(s0)
        sd tp, 32(s0)
        sd gp, 40(s0)

        ld sp, 0(s0)
        ld tp, 8(s0)
        ld gp, 16(s0)

        addi sp, sp, -248

        sd x1, 0(sp)

        # push original sp
        ld x1, 24(s0)
        sd x1, 8(sp)

        # store original gp
        ld x1, 40(s0)
        sd x1, 16(sp)

        # store original tp
        ld x1, 32(s0)
        sd x1, 24(sp)

        sd x5, 32(sp)
        sd x6, 40(sp)
        sd x7, 48(sp)
        
        # store original s0
        csrr x1, sscratch
        sd x1, 56(sp)

        # restore x1's value
        ld x1, 0(sp)

        # now we can restore sscratch to its original
        csrw sscratch, s0

        sd x9, 64(sp)
        sd x10, 72(sp)
        sd x11, 80(sp)
        sd x12, 88(sp)
        sd x13, 96(sp)
        sd x14, 104(sp)
        sd x15, 112(sp)
        sd x16, 120(sp)
        sd x17, 128(sp)
        sd x18, 136(sp)
        sd x19, 144(sp)
        sd x20, 152(sp)
        sd x21, 160(sp)
        sd x22, 168(sp)
        sd x23, 176(sp)
        sd x24, 184(sp)
        sd x25, 192(sp)
        sd x26, 200(sp)
        sd x27, 208(sp)
        sd x28, 216(sp)
        sd x29, 224(sp)
        sd x30, 232(sp)
        sd x31, 240(sp)

        mv a0, sp
        csrr a1, sepc
        csrr a2, scause
        csrr a3, stval

        li s0, 1 << 5
        # Reenable interrupts after sret (set SPIE)
        csrs sstatus, s0

        call trap_handler

        csrw sepc, a0

        ld x1, 0(sp)
        # skip x2 as its the stack pointer
        ld x3, 16(sp)
        ld x4, 24(sp)
        ld x5, 32(sp)
        ld x6, 40(sp)
        ld x7, 48(sp)
        ld x8, 56(sp)
        ld x9, 64(sp)
        ld x10, 72(sp)
        ld x11, 80(sp)
        ld x12, 88(sp)
        ld x13, 96(sp)
        ld x14, 104(sp)
        ld x15, 112(sp)
        ld x16, 120(sp)
        ld x17, 128(sp)
        ld x18, 136(sp)
        ld x19, 144(sp)
        ld x20, 152(sp)
        ld x21, 160(sp)
        ld x22, 168(sp)
        ld x23, 176(sp)
        ld x24, 184(sp)
        ld x25, 192(sp)
        ld x26, 200(sp)
        ld x27, 208(sp)
        ld x28, 216(sp)
        ld x29, 224(sp)
        ld x30, 232(sp)
        ld x31, 240(sp)

        sc.d zero, zero, 0(sp)
        csrr sp, sscratch
        ld sp, 24(sp)

        # gtfo
        sret
    ", options(noreturn));
}

#[rustfmt::skip]
extern "C" fn save_fp_registers(fp_regs: &mut FloatingPointRegisters) {
    unsafe {
        core::arch::asm!("
                .option push
                .option arch, +d
                fsd f0, 0({regs})
                fsd f1, 8({regs})
                fsd f2, 16({regs})
                fsd f3, 24({regs})
                fsd f4, 32({regs})
                fsd f5, 40({regs})
                fsd f6, 48({regs})
                fsd f7, 56({regs})
                fsd f8, 64({regs})
                fsd f9, 72({regs})
                fsd f10, 80({regs})
                fsd f11, 88({regs})
                fsd f12, 96({regs})
                fsd f13, 104({regs})
                fsd f14, 112({regs})
                fsd f15, 120({regs})
                fsd f16, 128({regs})
                fsd f17, 136({regs})
                fsd f18, 144({regs})
                fsd f19, 152({regs})
                fsd f20, 160({regs})
                fsd f21, 168({regs})
                fsd f22, 176({regs})
                fsd f23, 184({regs})
                fsd f24, 192({regs})
                fsd f25, 200({regs})
                fsd f26, 208({regs})
                fsd f27, 216({regs})
                fsd f28, 224({regs})
                fsd f29, 232({regs})
                fsd f30, 240({regs})
                fsd f31, 248({regs})

                frcsr {0}
                sd {0}, 256({regs})
                .option pop
            ",
            out(reg) _,
            regs = in(reg) fp_regs,
        );
    }
}
