// Seed: 3177792259
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output logic id_6,
    input id_7,
    input id_8,
    output reg id_9,
    output logic id_10
);
  always @* begin
    id_9 <= ((id_1));
  end
  logic id_11;
  logic id_12;
  logic id_13;
  logic id_14 = {1 == id_2, (1 || 1 ? id_12 : 1)};
  type_22(
      1, id_5
  );
  assign id_6 = (id_12);
  always @(*) begin
    id_3 <= 1;
  end
  assign id_11 = 1;
endmodule
