// Seed: 4039152517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6, id_7;
  wire id_8;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  tri1 id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign id_2 = 1;
  assign id_1 = 1'b0;
  integer id_3, id_4;
  wire id_5;
endmodule
module module_2;
  wire  id_2;
  uwire id_3 = 1;
  assign module_3.type_3 = 0;
endmodule
module module_3 (
    input tri id_0,
    output supply1 id_1,
    output logic id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wand id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wire id_8,
    input logic id_9
);
  logic id_11, id_12;
  module_2 modCall_1 ();
  always id_11 <= id_9;
  assign id_12 = ~id_6;
  assign id_2  = id_11;
endmodule
