// Seed: 2527358963
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter time id_7 = -1;
  assign id_5 = id_7;
  wire id_8, id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
) (
    output tri   id_0,
    input  wand  id_1,
    input  tri0  _id_2,
    input  uwire id_3,
    input  tri0  id_4
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  logic [1 : id_2] id_7 = 1;
endmodule
