##############################################################
#
# Xilinx Core Generator version 14.7
# Date: Mon Jun 20 07:14:03 2016
#
##############################################################
#
#  This file contains the customisation parameters for a
#  Xilinx CORE Generator IP GUI. It is strongly recommended
#  that you do not manually alter this file as it may cause
#  unexpected and unsupported behavior.
#
##############################################################
#
#  Generated from component: xilinx.com:ip:chipscope_ibert_virtex6_gtx:2.06.a
#
##############################################################
#
# BEGIN Project Options
SET addpads = false
SET asysymbol = true
SET busformat = BusFormatAngleBracketNotRipped
SET createndf = false
SET designentry = VHDL
SET device = xc6vlx130t
SET devicefamily = virtex6
SET flowvendor = Other
SET formalverification = false
SET foundationsym = false
SET implementationfiletype = Ngc
SET package = ff1156
SET removerpms = false
SET simulationfiles = Behavioral
SET speedgrade = -2
SET verilogsim = false
SET vhdlsim = true
# END Project Options
# BEGIN Select
SELECT IBERT_Virtex6_GTX_(ChipScope_Pro_-_IBERT) family Xilinx,_Inc. 2.06.a
# END Select
# BEGIN Parameters
CSET add_rxrecclk_probes=false
CSET board_config_settings=User_Defined
CSET check_refclk_sources=true
CSET check_refclk_sources_gt=true
CSET component_name=chipscope_ibert
CSET disable_sysclk_buf=false
CSET enable_diff_term=false
CSET generate_bit_stream=false
CSET gt_correct=true
CSET gt_naming_style=XmYn
CSET protocol_1=Name_Protocol
CSET protocol_2=Name_Protocol
CSET protocol_3=Name_Protocol
CSET protocol_count=1
CSET protocol_custom_1=Custom_1
CSET protocol_custom_2=Custom_2
CSET protocol_custom_3=Custom_3
CSET protocol_datawidth_1=20
CSET protocol_datawidth_2=20
CSET protocol_datawidth_3=20
CSET protocol_gt_0=None
CSET protocol_gt_1=None
CSET protocol_gt_2=None
CSET protocol_gt_3=None
CSET protocol_gt_count_1=8
CSET protocol_gt_count_2=0
CSET protocol_gt_count_3=0
CSET protocol_maxlinerate_1=3.2
CSET protocol_maxlinerate_2=3.125
CSET protocol_maxlinerate_3=3.125
CSET protocol_quad_0=None
CSET protocol_quad_1=None
CSET protocol_quad_10=None
CSET protocol_quad_11=None
CSET protocol_quad_12=None
CSET protocol_quad_13=None
CSET protocol_quad_14=None
CSET protocol_quad_15=None
CSET protocol_quad_2=None
CSET protocol_quad_3=Custom_1_/_3.2_Gbps
CSET protocol_quad_4=Custom_1_/_3.2_Gbps
CSET protocol_quad_5=None
CSET protocol_quad_6=None
CSET protocol_quad_7=None
CSET protocol_quad_8=None
CSET protocol_quad_9=None
CSET protocol_rxrefclk_frequency_1=160.00
CSET protocol_rxrefclk_frequency_2=156.25
CSET protocol_rxrefclk_frequency_3=156.25
CSET refclk_source_gt_0=None
CSET refclk_source_gt_1=None
CSET refclk_source_gt_2=None
CSET refclk_source_gt_3=None
CSET refclk_source_quad_0=None
CSET refclk_source_quad_1=None
CSET refclk_source_quad_10=None
CSET refclk_source_quad_11=None
CSET refclk_source_quad_12=None
CSET refclk_source_quad_13=None
CSET refclk_source_quad_14=None
CSET refclk_source_quad_15=None
CSET refclk_source_quad_2=None
CSET refclk_source_quad_3=MGTREFCLK1_116
CSET refclk_source_quad_4=MGTREFCLK1_116
CSET refclk_source_quad_5=None
CSET refclk_source_quad_6=None
CSET refclk_source_quad_7=None
CSET refclk_source_quad_8=None
CSET refclk_source_quad_9=None
CSET rxrecclk_gtx_location=QUAD_115
CSET rxrecclk_is_dif=true
CSET rxrecclk_pin_location=UNASSIGNED
CSET rxrecclk_pin_std=LVDS_25
CSET select_mode=qb
CSET select_quad=QUAD_116
CSET sysclk_frequency=100
CSET sysclk_frequency_int=160.00
CSET sysclk_io_pin_loc=UNASSIGNED
CSET sysclk_io_pin_std=LVCMOS25
CSET sysclk_mode_external=false
CSET sysclock_source_int=QUAD_116
CSET target_design_platform=User_Defined
# END Parameters
# BEGIN Extra information
MISC pkg_timestamp=2013-10-13T14:19:10Z
# END Extra information
GENERATE
# CRC: 8ed5e29b
