# ğŸ”² RISC-V Reference Soc Tapeout Program By VSD 

Greetings! I am Sai Akhil Cheruvu and this is my repository for the RISC-V Reference Soc Tapeout Program by VLSI System Design (VSD). The program is aimed at preparing participants for advanced work in semiconductor design and VLSI engineering. 

The Key Program Highlights are ğŸ”‘ :

1.Comprehensive SoC design journey covering RTL, synthesis, physical design, and tapeout ğŸ¯

2.Emphasis on using open-source EDA tools and flows ğŸ§°

3.Exposure to industry-standard semiconductor design practices  ğŸ­ 

4.Participation in one of India's largest RISC-V tapeout projects ğŸ“ˆ

5.Collaboration with a wide community of over 3,500 contributors ğŸ¤

6.Contribution to strengthening Indiaâ€™s semiconductor ecosystem and technology leadership ğŸŒ±

Kindly click on the folder corresponding to the week whose contents you wish to view. ğŸ’¡

Thank you [VLSI System Design](https://www.vlsisystemdesign.com/) for providing this wonderful opportunity. I'm very grateful for the chance to learn and grow through this program.
