<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab2_proc/ProcBaseCtrl.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">lab2_proc</a> - ProcBaseCtrl.v<span style="font-size: 80%;"> (source / <a href="ProcBaseCtrl.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">262</td>
            <td class="headerCovTableEntry">284</td>
            <td class="headerCovTableEntryHi">92.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-10-18 21:31:19</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //=========================================================================</a>
<a name="2"><span class="lineNum">       2 </span>            : // 5-Stage Simple Pipelined Processor Control</a>
<a name="3"><span class="lineNum">       3 </span>            : //=========================================================================</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : `ifndef LAB2_PROC_PROC_BASE_CTRL_V</a>
<a name="6"><span class="lineNum">       6 </span>            : `define LAB2_PROC_PROC_BASE_CTRL_V</a>
<a name="7"><span class="lineNum">       7 </span>            : </a>
<a name="8"><span class="lineNum">       8 </span>            : `include &quot;vc/trace.v&quot;</a>
<a name="9"><span class="lineNum">       9 </span>            : </a>
<a name="10"><span class="lineNum">      10 </span>            : `include &quot;tinyrv2_encoding.v&quot;</a>
<a name="11"><span class="lineNum">      11 </span>            : </a>
<a name="12"><span class="lineNum">      12 </span>            : module lab2_proc_ProcBaseCtrl</a>
<a name="13"><span class="lineNum">      13 </span>            : (</a>
<a name="14"><span class="lineNum">      14 </span><span class="lineCov">       3260 :   input  logic        clk,</span></a>
<a name="15"><span class="lineNum">      15 </span><span class="lineCov">         68 :   input  logic        reset,</span></a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            :   // Instruction Memory Port</a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span><span class="lineCov">        391 :   output logic        imem_reqstream_val,</span></a>
<a name="20"><span class="lineNum">      20 </span><span class="lineNoCov">          0 :   input  logic        imem_reqstream_rdy, // not connected</span></a>
<a name="21"><span class="lineNum">      21 </span><span class="lineCov">          1 :   input  logic        imem_respstream_val,</span></a>
<a name="22"><span class="lineNum">      22 </span><span class="lineCov">        353 :   output logic        imem_respstream_rdy,</span></a>
<a name="23"><span class="lineNum">      23 </span><span class="lineCov">        180 :   output logic        imem_respstream_drop,</span></a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            :   // Data Memory Port</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span><span class="lineCov">          8 :   output logic        dmem_reqstream_val,</span></a>
<a name="28"><span class="lineNum">      28 </span><span class="lineCov">          3 :   input  logic        dmem_reqstream_rdy,</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">          3 :   input  logic        dmem_respstream_val,</span></a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">          4 :   output logic        dmem_respstream_rdy,</span></a>
<a name="31"><span class="lineNum">      31 </span><span class="lineCov">          2 :   output logic        mem_action_M,</span></a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            :   // mngr communication port</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">          1 :   input  logic        mngr2proc_val,</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">          4 :   output logic        mngr2proc_rdy,</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">          1 :   output logic        proc2mngr_val,</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">          1 :   input  logic        proc2mngr_rdy,</span></a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            :   // control signals (ctrl-&gt;dpath)</a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">        353 :   output logic        reg_en_F,</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">         10 :   output logic [1:0]  pc_sel_F,</span></a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">        352 :   output logic        reg_en_D,</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">          7 :   output logic        op1_sel_D,</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">          2 :   output logic [1:0]  op2_sel_D,</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 :   output logic [1:0]  csrr_sel_D, // not switched from 0 for this lab</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineCov">          2 :   output logic [2:0]  imm_type_D,</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">          6 :   output logic        imul_req_val_D,</span></a>
<a name="51"><span class="lineNum">      51 </span>            :   </a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">         12 :   output logic        reg_en_X,</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">          5 :   output logic [3:0]  alu_fn_X,</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">          2 :   output logic [1:0]  ex_result_sel_X,</span></a>
<a name="55"><span class="lineNum">      55 </span>            : </a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">          6 :   output logic        reg_en_M,</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">          2 :   output logic        wb_result_sel_M,</span></a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">          2 :   output logic        reg_en_W,</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">          2 :   output logic [4:0]  rf_waddr_W,</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">        382 :   output logic        rf_wen_W,</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :   output logic        stats_en_wen_W, // not used for this lab</span></a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">          2 :   output logic        imul_resp_rdy_X,</span></a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span>            :   // status signals (dpath-&gt;ctrl)</a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">          1 :   input  logic [31:0] inst_D,</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">          2 :   input  logic        imul_req_rdy_D,</span></a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">          2 :   input  logic        br_cond_eq_X,</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">          2 :   input  logic        br_cond_lt_X,</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">          2 :   input  logic        br_cond_ltu_X,</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">          1 :   input  logic        imul_resp_val_X,</span></a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            :   // extra ports</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">        509 :   output logic        commit_inst</span></a>
<a name="79"><span class="lineNum">      79 </span>            : );</a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            :   //----------------------------------------------------------------------</a>
<a name="82"><span class="lineNum">      82 </span>            :   // Notes</a>
<a name="83"><span class="lineNum">      83 </span>            :   //----------------------------------------------------------------------</a>
<a name="84"><span class="lineNum">      84 </span>            :   // We follow this principle to organize code for each pipeline stage in</a>
<a name="85"><span class="lineNum">      85 </span>            :   // the control unit.  Register enable logics should always at the</a>
<a name="86"><span class="lineNum">      86 </span>            :   // beginning. It followed by pipeline registers. Then logic that is not</a>
<a name="87"><span class="lineNum">      87 </span>            :   // dependent on stall or squash signals. Then logic that is dependent</a>
<a name="88"><span class="lineNum">      88 </span>            :   // on stall or squash signals. At the end there should be signals meant</a>
<a name="89"><span class="lineNum">      89 </span>            :   // to be passed to the next stage in the pipeline.</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span>            :   //----------------------------------------------------------------------</a>
<a name="92"><span class="lineNum">      92 </span>            :   // Valid, stall, and squash signals</a>
<a name="93"><span class="lineNum">      93 </span>            :   //----------------------------------------------------------------------</a>
<a name="94"><span class="lineNum">      94 </span>            :   // We use valid signal to indicate if the instruction is valid.  An</a>
<a name="95"><span class="lineNum">      95 </span>            :   // instruction can become invalid because of being squashed or</a>
<a name="96"><span class="lineNum">      96 </span>            :   // stalled. Notice that invalid instructions are microarchitectural</a>
<a name="97"><span class="lineNum">      97 </span>            :   // events, they are different from archtectural no-ops. We must be</a>
<a name="98"><span class="lineNum">      98 </span>            :   // careful about control signals that might change the state of the</a>
<a name="99"><span class="lineNum">      99 </span>            :   // processor. We should always AND outgoing control signals with valid</a>
<a name="100"><span class="lineNum">     100 </span>            :   // signal.</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">         68 :   logic val_F;</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">        241 :   logic val_D;</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">        533 :   logic val_X;</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">        523 :   logic val_M;</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">        509 :   logic val_W;</span></a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span>            :   // Managing the stall and squash signals is one of the most important,</a>
<a name="109"><span class="lineNum">     109 </span>            :   // yet also one of the most complex, aspects of designing a pipelined</a>
<a name="110"><span class="lineNum">     110 </span>            :   // processor. We will carefully use four signals per stage to manage</a>
<a name="111"><span class="lineNum">     111 </span>            :   // stalling and squashing: ostall_A, osquash_A, stall_A, and squash_A.</a>
<a name="112"><span class="lineNum">     112 </span>            :   //</a>
<a name="113"><span class="lineNum">     113 </span>            :   // We denote the stall signals _originating_ from stage A as</a>
<a name="114"><span class="lineNum">     114 </span>            :   // ostall_A. For example, if stage A can stall due to a pipeline</a>
<a name="115"><span class="lineNum">     115 </span>            :   // harzard, then ostall_A would need to factor in the stalling</a>
<a name="116"><span class="lineNum">     116 </span>            :   // condition for this pipeline harzard.</a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">          1 :   logic ostall_F;  // can ostall due to imem_respstream_val</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">        340 :   logic ostall_D;  // can ostall due to mngr2proc_val or other hazards</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">          6 :   logic ostall_X;  // can ostall due to dmem_reqstream_rdy</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineCov">          4 :   logic ostall_M;  // can ostall due to dmem_respstream_val</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineCov">          2 :   logic ostall_W;  // can ostall due to proc2mngr_rdy</span></a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span>            :   // The stall_A signal should be used to indicate when stage A is indeed</a>
<a name="125"><span class="lineNum">     125 </span>            :   // stalling. stall_A will be a function of ostall_A and all the ostall</a>
<a name="126"><span class="lineNum">     126 </span>            :   // signals of stages in front of it in the pipeline.</a>
<a name="127"><span class="lineNum">     127 </span>            : </a>
<a name="128"><span class="lineNum">     128 </span><span class="lineCov">        353 :   logic stall_F;</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">        352 :   logic stall_D;</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineCov">         12 :   logic stall_X;</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">          6 :   logic stall_M;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">          2 :   logic stall_W;</span></a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span>            :   // We denote the squash signals _originating_ from stage A as</a>
<a name="135"><span class="lineNum">     135 </span>            :   // osquash_A. For example, if stage A needs to squash the stages behind</a>
<a name="136"><span class="lineNum">     136 </span>            :   // A in the pipeline, then osquash_A would need to factor in this</a>
<a name="137"><span class="lineNum">     137 </span>            :   // squash condition.</a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">          8 :   logic osquash_D; // can osquash due to unconditional jumps</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">        162 :   logic osquash_X; // can osquash due to taken branches</span></a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span>            :   // The squash_A signal should be used to indicate when stage A is being</a>
<a name="143"><span class="lineNum">     143 </span>            :   // squashed. squash_A will _not_ be a function of osquash_A, since</a>
<a name="144"><span class="lineNum">     144 </span>            :   // osquash_A means to squash the stages _behind_ A in the pipeline, but</a>
<a name="145"><span class="lineNum">     145 </span>            :   // not to squash A itself.</a>
<a name="146"><span class="lineNum">     146 </span>            : </a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">        180 :   logic squash_F;</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">        162 :   logic squash_D;</span></a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            :   //----------------------------------------------------------------------</a>
<a name="151"><span class="lineNum">     151 </span>            :   // F stage</a>
<a name="152"><span class="lineNum">     152 </span>            :   //----------------------------------------------------------------------</a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span>            :   // Register enable logic</a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span>            :   assign reg_en_F = !stall_F || squash_F;</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span>            :   // Pipeline registers</a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">       1630 :   always_ff @( posedge clk ) begin</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">         34 :     if ( reset )</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">         34 :       val_F &lt;= 1'b0;</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineCov">        762 :     else if ( reg_en_F )</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">        834 :       val_F &lt;= 1'b1;</span></a>
<a name="165"><span class="lineNum">     165 </span>            :   end</a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span>            :   // forward declaration for PC sel</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">        162 :   logic       pc_redirect_X;</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">          2 :   logic [1:0] pc_sel_X;</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :   logic [1:0] pc_sel_D; // Impossible to trigger all possible values (except 2 and 3)</span></a>
<a name="172"><span class="lineNum">     172 </span>            : </a>
<a name="173"><span class="lineNum">     173 </span>            :   // PC select logic</a>
<a name="174"><span class="lineNum">     174 </span>            :   // X stage has earlier instruction - so check that first</a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :   always_comb begin</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineCov">        222 :     if ( pc_redirect_X )   // If a branch is taken in X stage</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">        222 :       pc_sel_F = pc_sel_X; // Use pc from X</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">          4 :     else if (pc_redirect_D) begin // If jump in D stage</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineCov">          4 :       pc_sel_F = pc_sel_D; // Use pc from D</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineCov">       6058 :     end else begin</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">       6058 :       pc_sel_F = 2'd3;     // Use pc+4</span></a>
<a name="183"><span class="lineNum">     183 </span>            :     end</a>
<a name="184"><span class="lineNum">     184 </span>            :   end</a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span>            :   // ostall due to the imem response not valid.</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span>            :   assign ostall_F = val_F &amp;&amp; !imem_respstream_val;</a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span>            :   // stall and squash in F</a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span>            :   assign stall_F  = val_F &amp;&amp; ( ostall_F  || ostall_D || ostall_X || ostall_M || ostall_W );</a>
<a name="193"><span class="lineNum">     193 </span>            :   assign squash_F = val_F &amp;&amp; ( osquash_D || osquash_X );</a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span>            :   // We drop the mem response when we are getting squashed</a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span>            :   assign imem_respstream_drop = squash_F;</a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span>            :   // imem is very special. Actually imem requests are sent before the F</a>
<a name="200"><span class="lineNum">     200 </span>            :   // stage. Note that we need to factor in reset to the imem_reqstream_val</a>
<a name="201"><span class="lineNum">     201 </span>            :   // signal because we don't want to send out imem request when we are</a>
<a name="202"><span class="lineNum">     202 </span>            :   // resetting.</a>
<a name="203"><span class="lineNum">     203 </span>            : </a>
<a name="204"><span class="lineNum">     204 </span>            :   assign imem_reqstream_val  = ( !stall_F || squash_F ) &amp;&amp; !reset;</a>
<a name="205"><span class="lineNum">     205 </span>            :   assign imem_respstream_rdy = !stall_F || squash_F;</a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            :   // Valid signal for the next stage (stage D)</a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span><span class="lineCov">        571 :   logic  next_val_F;</span></a>
<a name="210"><span class="lineNum">     210 </span>            :   assign next_val_F = val_F &amp;&amp; !stall_F &amp;&amp; !squash_F;</a>
<a name="211"><span class="lineNum">     211 </span>            : </a>
<a name="212"><span class="lineNum">     212 </span>            :   //----------------------------------------------------------------------</a>
<a name="213"><span class="lineNum">     213 </span>            :   // D stage</a>
<a name="214"><span class="lineNum">     214 </span>            :   //----------------------------------------------------------------------</a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span>            :   // Register enable logic</a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            :   assign reg_en_D = !stall_D || squash_D;</a>
<a name="219"><span class="lineNum">     219 </span>            : </a>
<a name="220"><span class="lineNum">     220 </span>            :   // Pipline registers</a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span><span class="lineCov">       1630 :   always_ff @( posedge clk ) begin</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineCov">         34 :     if ( reset )</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineCov">         34 :       val_D &lt;= 1'b0;</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineCov">        728 :     else if ( reg_en_D )</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineCov">        868 :       val_D &lt;= next_val_F;</span></a>
<a name="227"><span class="lineNum">     227 </span>            :   end</a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            :   // Parse instruction fields</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">          2 :   logic   [4:0] inst_rd_D;</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">          2 :   logic   [4:0] inst_rs1_D;</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">          2 :   logic   [4:0] inst_rs2_D;</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineCov">          2 :   logic   [11:0] inst_csr_D;</span></a>
<a name="235"><span class="lineNum">     235 </span>            : </a>
<a name="236"><span class="lineNum">     236 </span>            :   lab2_proc_tinyrv2_encoding_InstUnpack inst_unpack</a>
<a name="237"><span class="lineNum">     237 </span>            :   (</a>
<a name="238"><span class="lineNum">     238 </span>            :     .inst     (inst_D),</a>
<a name="239"><span class="lineNum">     239 </span>            :     .opcode   (),</a>
<a name="240"><span class="lineNum">     240 </span>            :     .rd       (inst_rd_D),</a>
<a name="241"><span class="lineNum">     241 </span>            :     .rs1      (inst_rs1_D),</a>
<a name="242"><span class="lineNum">     242 </span>            :     .rs2      (inst_rs2_D),</a>
<a name="243"><span class="lineNum">     243 </span>            :     .funct3   (),</a>
<a name="244"><span class="lineNum">     244 </span>            :     .funct7   (),</a>
<a name="245"><span class="lineNum">     245 </span>            :     .csr      (inst_csr_D)</a>
<a name="246"><span class="lineNum">     246 </span>            :   );</a>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<a name="248"><span class="lineNum">     248 </span>            :   // Generic Parameters -- yes or no</a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span>            :   localparam n = 1'd0;</a>
<a name="251"><span class="lineNum">     251 </span>            :   localparam y = 1'd1;</a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span>            :   // Register specifiers</a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            :   localparam rx = 5'bx;   // don't care</a>
<a name="256"><span class="lineNum">     256 </span>            :   localparam r0 = 5'd0;   // zero</a>
<a name="257"><span class="lineNum">     257 </span>            :   localparam rL = 5'd31;  // for jal</a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span>            :   // Jump type</a>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<a name="261"><span class="lineNum">     261 </span>            :   localparam j_x      = 2'bx;</a>
<a name="262"><span class="lineNum">     262 </span>            :   localparam j_na     = 2'b0;</a>
<a name="263"><span class="lineNum">     263 </span>            :   localparam j_jal    = 2'd1;</a>
<a name="264"><span class="lineNum">     264 </span>            :   localparam j_jalr   = 2'd2;</a>
<a name="265"><span class="lineNum">     265 </span>            : </a>
<a name="266"><span class="lineNum">     266 </span>            :   // Branch type</a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span>            :   localparam br_x     = 3'bx; // Don't care</a>
<a name="269"><span class="lineNum">     269 </span>            :   localparam br_na    = 3'b0; // No branch</a>
<a name="270"><span class="lineNum">     270 </span>            :   localparam br_bne   = 3'b1; // bne</a>
<a name="271"><span class="lineNum">     271 </span>            :   localparam br_beq   = 3'd2; // beq</a>
<a name="272"><span class="lineNum">     272 </span>            :   localparam br_blt   = 3'd3; // blt</a>
<a name="273"><span class="lineNum">     273 </span>            :   localparam br_bltu  = 3'd4; // bltu</a>
<a name="274"><span class="lineNum">     274 </span>            :   localparam br_bge   = 3'd5; // bge</a>
<a name="275"><span class="lineNum">     275 </span>            :   localparam br_bgeu  = 3'd6; // bgeu</a>
<a name="276"><span class="lineNum">     276 </span>            :   </a>
<a name="277"><span class="lineNum">     277 </span>            :   // Operand 1 Mux Select</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            :   localparam bm1_x     = 1'bx; // Don't care</a>
<a name="280"><span class="lineNum">     280 </span>            :   localparam bm1_pc    = 1'b0; // Use PC</a>
<a name="281"><span class="lineNum">     281 </span>            :   localparam bm1_rf    = 1'b1; // Use data from register file</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span>            :   // Operand 2 Mux Select</a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span>            :   localparam bm2_x     = 2'bx; // Don't care</a>
<a name="286"><span class="lineNum">     286 </span>            :   localparam bm2_imm   = 2'd0; // Use sign-extended immediate</a>
<a name="287"><span class="lineNum">     287 </span>            :   localparam bm2_rf    = 2'd1; // Use data from register file</a>
<a name="288"><span class="lineNum">     288 </span>            :   localparam bm2_csr   = 2'd2; // Use from mngr data</a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span>            :   // Execute Result Mux Select</a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span>            :   localparam ex_x     = 2'bx; // Don't care</a>
<a name="293"><span class="lineNum">     293 </span>            :   localparam ex_pc    = 2'd0; // Use PC + 4</a>
<a name="294"><span class="lineNum">     294 </span>            :   localparam ex_alu   = 2'd1; // Use ALU output</a>
<a name="295"><span class="lineNum">     295 </span>            :   localparam ex_imul  = 2'd2; // Use mutliplier</a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span>            :   // ALU Function</a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span>            :   localparam alu_x    = 4'bx;</a>
<a name="300"><span class="lineNum">     300 </span>            :   localparam alu_add  = 4'd0;</a>
<a name="301"><span class="lineNum">     301 </span>            :   localparam alu_sub  = 4'd1;</a>
<a name="302"><span class="lineNum">     302 </span>            :   localparam alu_and  = 4'd2;</a>
<a name="303"><span class="lineNum">     303 </span>            :   localparam alu_or   = 4'd3;</a>
<a name="304"><span class="lineNum">     304 </span>            :   localparam alu_xor  = 4'd4;</a>
<a name="305"><span class="lineNum">     305 </span>            :   localparam alu_slt  = 4'd5;</a>
<a name="306"><span class="lineNum">     306 </span>            :   localparam alu_sltu = 4'd6;</a>
<a name="307"><span class="lineNum">     307 </span>            :   localparam alu_sra  = 4'd7;</a>
<a name="308"><span class="lineNum">     308 </span>            :   localparam alu_srl  = 4'd8;</a>
<a name="309"><span class="lineNum">     309 </span>            :   localparam alu_sll  = 4'd9;</a>
<a name="310"><span class="lineNum">     310 </span>            :   localparam alu_cp0  = 4'd11;</a>
<a name="311"><span class="lineNum">     311 </span>            :   localparam alu_cp1  = 4'd12;</a>
<a name="312"><span class="lineNum">     312 </span>            : </a>
<a name="313"><span class="lineNum">     313 </span>            :   // Immediate Type</a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            :   localparam imm_x    = 3'bx;</a>
<a name="316"><span class="lineNum">     316 </span>            :   localparam imm_i    = 3'd0;</a>
<a name="317"><span class="lineNum">     317 </span>            :   localparam imm_s    = 3'd1;</a>
<a name="318"><span class="lineNum">     318 </span>            :   localparam imm_b    = 3'd2;</a>
<a name="319"><span class="lineNum">     319 </span>            :   localparam imm_u    = 3'd3;</a>
<a name="320"><span class="lineNum">     320 </span>            :   localparam imm_j    = 3'd4;</a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span>            :   // Memory Request Type</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span>            :   localparam nr       = 2'd0; // No request</a>
<a name="325"><span class="lineNum">     325 </span>            :   localparam ld       = 2'd1; // Load</a>
<a name="326"><span class="lineNum">     326 </span>            :   localparam st       = 2'd2; // Store</a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span>            :   // Writeback Mux Select</a>
<a name="329"><span class="lineNum">     329 </span>            : </a>
<a name="330"><span class="lineNum">     330 </span>            :   localparam wm_x     = 1'bx; // Don't care</a>
<a name="331"><span class="lineNum">     331 </span>            :   localparam wm_a     = 1'b0; // Use ALU output</a>
<a name="332"><span class="lineNum">     332 </span>            :   localparam wm_m     = 1'b1; // Use data memory response</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span>            :   // Instruction Decode</a>
<a name="335"><span class="lineNum">     335 </span>            : </a>
<a name="336"><span class="lineNum">     336 </span><span class="lineCov">          1 :   logic       inst_val_D;</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineCov">          2 :   logic [1:0] j_type_D;</span></a>
<a name="338"><span class="lineNum">     338 </span><span class="lineCov">          2 :   logic [2:0] br_type_D;</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineCov">          7 :   logic       rs1_en_D;</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineCov">          8 :   logic       rs2_en_D;</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineCov">          5 :   logic [3:0] alu_fn_D;</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineCov">          2 :   logic [1:0] ex_result_sel_D;</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineCov">          2 :   logic       mul_D;</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineCov">          2 :   logic [1:0] dmem_reqstream_type_D;</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineCov">          2 :   logic       wb_result_sel_D;</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineCov">          6 :   logic       rf_wen_D;</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineCov">          2 :   logic       csrr_D;</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineCov">          1 :   logic       csrw_D;</span></a>
<a name="349"><span class="lineNum">     349 </span><span class="lineCov">          1 :   logic       proc2mngr_val_D;</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineCov">          2 :   logic       mngr2proc_rdy_D;</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :   logic       stats_en_wen_D; // not used for this lab</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineCov">          8 :   logic       pc_redirect_D;</span></a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span><span class="lineCov">       6308 :   task cs</span></a>
<a name="355"><span class="lineNum">     355 </span>            :   (</a>
<a name="356"><span class="lineNum">     356 </span>            :     input logic       cs_inst_val,</a>
<a name="357"><span class="lineNum">     357 </span>            :     input logic [1:0] cs_j_type,</a>
<a name="358"><span class="lineNum">     358 </span>            :     input logic [2:0] cs_br_type,</a>
<a name="359"><span class="lineNum">     359 </span>            :     input logic [2:0] cs_imm_type,</a>
<a name="360"><span class="lineNum">     360 </span>            :     input logic       cs_op1_sel,</a>
<a name="361"><span class="lineNum">     361 </span>            :     input logic       cs_rs1_en,</a>
<a name="362"><span class="lineNum">     362 </span>            :     input logic [1:0] cs_op2_sel,</a>
<a name="363"><span class="lineNum">     363 </span>            :     input logic       cs_rs2_en,</a>
<a name="364"><span class="lineNum">     364 </span>            :     input logic [3:0] cs_alu_fn,</a>
<a name="365"><span class="lineNum">     365 </span>            :     input logic [1:0] cs_ex_result_sel,</a>
<a name="366"><span class="lineNum">     366 </span>            :     input logic       cs_mul,</a>
<a name="367"><span class="lineNum">     367 </span>            :     input logic [1:0] cs_dmem_reqstream_type,</a>
<a name="368"><span class="lineNum">     368 </span>            :     input logic       cs_wb_result_sel,</a>
<a name="369"><span class="lineNum">     369 </span>            :     input logic       cs_rf_wen,</a>
<a name="370"><span class="lineNum">     370 </span>            :     input logic       cs_csrr,</a>
<a name="371"><span class="lineNum">     371 </span>            :     input logic       cs_csrw</a>
<a name="372"><span class="lineNum">     372 </span>            :   );</a>
<a name="373"><span class="lineNum">     373 </span><span class="lineCov">       6308 :   begin</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineCov">       6308 :     inst_val_D            = cs_inst_val;</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineCov">       6308 :     j_type_D              = cs_j_type;</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineCov">       6308 :     br_type_D             = cs_br_type;</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineCov">       6308 :     imm_type_D            = cs_imm_type;</span></a>
<a name="378"><span class="lineNum">     378 </span><span class="lineCov">       6308 :     op1_sel_D             = cs_op1_sel;</span></a>
<a name="379"><span class="lineNum">     379 </span><span class="lineCov">       6308 :     rs1_en_D              = cs_rs1_en;</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineCov">       6308 :     op2_sel_D             = cs_op2_sel;</span></a>
<a name="381"><span class="lineNum">     381 </span><span class="lineCov">       6308 :     rs2_en_D              = cs_rs2_en;</span></a>
<a name="382"><span class="lineNum">     382 </span><span class="lineCov">       6308 :     alu_fn_D              = cs_alu_fn;</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineCov">       6308 :     ex_result_sel_D       = cs_ex_result_sel;</span></a>
<a name="384"><span class="lineNum">     384 </span><span class="lineCov">       6308 :     mul_D                 = cs_mul;</span></a>
<a name="385"><span class="lineNum">     385 </span><span class="lineCov">       6308 :     dmem_reqstream_type_D = cs_dmem_reqstream_type;</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineCov">       6308 :     wb_result_sel_D       = cs_wb_result_sel;</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineCov">       6308 :     rf_wen_D              = cs_rf_wen;</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineCov">       6308 :     csrr_D                = cs_csrr;</span></a>
<a name="389"><span class="lineNum">     389 </span><span class="lineCov">       6308 :     csrw_D                = cs_csrw;</span></a>
<a name="390"><span class="lineNum">     390 </span>            :   end</a>
<a name="391"><span class="lineNum">     391 </span>            :   endtask</a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span>            :   // Control signals table</a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :   always_comb begin</span></a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :     casez ( inst_D )</span></a>
<a name="398"><span class="lineNum">     398 </span>            : </a>
<a name="399"><span class="lineNum">     399 </span>            :       //                            jump     br      imm   rs1   rs1 op2    rs2   alu      Ex       dmm wbmux rf</a>
<a name="400"><span class="lineNum">     400 </span>            :       //                       val  type    type    type  muxsel en muxsel  en    fn      sel   mul typ sel   wen csrr csrw</a>
<a name="401"><span class="lineNum">     401 </span><span class="lineCov">         70 :       `TINYRV2_INST_NOP     :cs( y, j_na,  br_na,  imm_x, bm1_x, n, bm2_x,   n, alu_x,     ex_x, n, nr, wm_a, n,  n,   n    );</span></a>
<a name="402"><span class="lineNum">     402 </span>            : </a>
<a name="403"><span class="lineNum">     403 </span>            :       // Reg-Reg</a>
<a name="404"><span class="lineNum">     404 </span><span class="lineCov">         24 :       `TINYRV2_INST_ADD     :cs( y, j_na,  br_na,  imm_x, bm1_rf,y, bm2_rf,  y, alu_add, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="405"><span class="lineNum">     405 </span><span class="lineCov">        152 :       `TINYRV2_INST_SUB     :cs( y, j_na,  br_na,  imm_x, bm1_rf,y, bm2_rf,  y, alu_sub, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineCov">        113 :       `TINYRV2_INST_MUL     :cs( y, j_na,  br_na,  imm_x, bm1_rf,y, bm2_rf,  y, alu_x,   ex_imul,y, nr, wm_a, y,  n,   n    );</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineCov">          8 :       `TINYRV2_INST_AND     :cs( y, j_na,  br_na,  imm_x, bm1_rf,y, bm2_rf,  y, alu_and, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="408"><span class="lineNum">     408 </span><span class="lineCov">          8 :       `TINYRV2_INST_OR      :cs( y, j_na,  br_na,  imm_x, bm1_rf,y, bm2_rf,  y, alu_or,  ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="409"><span class="lineNum">     409 </span><span class="lineCov">         16 :       `TINYRV2_INST_XOR     :cs( y, j_na,  br_na,  imm_x, bm1_rf,y, bm2_rf,  y, alu_xor, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="410"><span class="lineNum">     410 </span><span class="lineCov">         28 :       `TINYRV2_INST_SLT     :cs( y, j_na,  br_na,  imm_x, bm1_rf,y, bm2_rf,  y, alu_slt, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineCov">         12 :       `TINYRV2_INST_SLTU    :cs( y, j_na,  br_na,  imm_x, bm1_rf,y, bm2_rf,  y, alu_sltu,ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="412"><span class="lineNum">     412 </span><span class="lineCov">         20 :       `TINYRV2_INST_SRA     :cs( y, j_na,  br_na,  imm_x, bm1_rf,y, bm2_rf,  y, alu_sra, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="413"><span class="lineNum">     413 </span><span class="lineCov">          8 :       `TINYRV2_INST_SRL     :cs( y, j_na,  br_na,  imm_x, bm1_rf,y, bm2_rf,  y, alu_srl, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineCov">          8 :       `TINYRV2_INST_SLL     :cs( y, j_na,  br_na,  imm_x, bm1_rf,y, bm2_rf,  y, alu_sll, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            :       // Reg-Imm</a>
<a name="417"><span class="lineNum">     417 </span><span class="lineCov">          4 :       `TINYRV2_INST_ADDI    :cs( y, j_na,  br_na,  imm_i, bm1_rf,y, bm2_imm, n, alu_add, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="418"><span class="lineNum">     418 </span><span class="lineCov">          4 :       `TINYRV2_INST_ANDI    :cs( y, j_na,  br_na,  imm_i, bm1_rf,y, bm2_imm, n, alu_and, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="419"><span class="lineNum">     419 </span><span class="lineCov">         12 :       `TINYRV2_INST_ORI     :cs( y, j_na,  br_na,  imm_i, bm1_rf,y, bm2_imm, n, alu_or,  ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="420"><span class="lineNum">     420 </span><span class="lineCov">         24 :       `TINYRV2_INST_XORI    :cs( y, j_na,  br_na,  imm_i, bm1_rf,y, bm2_imm, n, alu_xor, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="421"><span class="lineNum">     421 </span><span class="lineCov">         28 :       `TINYRV2_INST_SLTI    :cs( y, j_na,  br_na,  imm_i, bm1_rf,y, bm2_imm, n, alu_slt, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="422"><span class="lineNum">     422 </span><span class="lineCov">         20 :       `TINYRV2_INST_SLTIU   :cs( y, j_na,  br_na,  imm_i, bm1_rf,y, bm2_imm, n, alu_sltu,ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="423"><span class="lineNum">     423 </span><span class="lineCov">         20 :       `TINYRV2_INST_SRAI    :cs( y, j_na,  br_na,  imm_i, bm1_rf,y, bm2_imm, n, alu_sra, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="424"><span class="lineNum">     424 </span><span class="lineCov">         98 :       `TINYRV2_INST_SRLI    :cs( y, j_na,  br_na,  imm_i, bm1_rf,y, bm2_imm, n, alu_srl, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="425"><span class="lineNum">     425 </span><span class="lineCov">          8 :       `TINYRV2_INST_SLLI    :cs( y, j_na,  br_na,  imm_i, bm1_rf,y, bm2_imm, n, alu_sll, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineCov">          5 :       `TINYRV2_INST_LUI     :cs( y, j_na,  br_na,  imm_u, bm1_x, n, bm2_imm, n, alu_cp1, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineCov">          1 :       `TINYRV2_INST_AUIPC   :cs( y, j_na,  br_na,  imm_u, bm1_pc,n, bm2_imm, n, alu_add, ex_alu, n, nr, wm_a, y,  n,   n    );</span></a>
<a name="428"><span class="lineNum">     428 </span>            : </a>
<a name="429"><span class="lineNum">     429 </span>            :       // Jump</a>
<a name="430"><span class="lineNum">     430 </span><span class="lineCov">          4 :       `TINYRV2_INST_JAL     :cs( y, j_jal, br_na,  imm_j, bm1_x, n, bm2_x,   n, alu_x,   ex_pc,  n, nr, wm_a, y,  n,   n    );</span></a>
<a name="431"><span class="lineNum">     431 </span><span class="lineCov">          1 :       `TINYRV2_INST_JALR    :cs( y, j_jalr,br_na,  imm_i, bm1_rf,y, bm2_imm, n, alu_add, ex_pc,  n, nr, wm_a, y,  n,   n    );</span></a>
<a name="432"><span class="lineNum">     432 </span>            : </a>
<a name="433"><span class="lineNum">     433 </span>            :       // Branches</a>
<a name="434"><span class="lineNum">     434 </span><span class="lineCov">         42 :       `TINYRV2_INST_BNE     :cs( y, j_na,  br_bne, imm_b, bm1_rf,y, bm2_rf,  y, alu_x,   ex_x,   n, nr, wm_a, n,  n,   n    );</span></a>
<a name="435"><span class="lineNum">     435 </span><span class="lineCov">         16 :       `TINYRV2_INST_BEQ     :cs( y, j_na,  br_beq, imm_b, bm1_rf,y, bm2_rf,  y, alu_x,   ex_x,   n, nr, wm_a, n,  n,   n    );</span></a>
<a name="436"><span class="lineNum">     436 </span><span class="lineCov">        208 :       `TINYRV2_INST_BLT     :cs( y, j_na,  br_blt, imm_b, bm1_rf,y, bm2_rf,  y, alu_x,   ex_x,   n, nr, wm_a, n,  n,   n    );</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineCov">         20 :       `TINYRV2_INST_BLTU    :cs( y, j_na,  br_bltu,imm_b, bm1_rf,y, bm2_rf,  y, alu_x,   ex_x,   n, nr, wm_a, n,  n,   n    );</span></a>
<a name="438"><span class="lineNum">     438 </span><span class="lineCov">         68 :       `TINYRV2_INST_BGE     :cs( y, j_na,  br_bge, imm_b, bm1_rf,y, bm2_rf,  y, alu_x,   ex_x,   n, nr, wm_a, n,  n,   n    );</span></a>
<a name="439"><span class="lineNum">     439 </span><span class="lineCov">         20 :       `TINYRV2_INST_BGEU    :cs( y, j_na,  br_bgeu,imm_b, bm1_rf,y, bm2_rf,  y, alu_x,   ex_x,   n, nr, wm_a, n,  n,   n    );</span></a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span>            :       // Load/store</a>
<a name="442"><span class="lineNum">     442 </span><span class="lineCov">        226 :       `TINYRV2_INST_LW      :cs( y, j_na,  br_na,  imm_i, bm1_rf,y, bm2_imm, n, alu_add, ex_alu, n, ld, wm_m, y,  n,   n    );</span></a>
<a name="443"><span class="lineNum">     443 </span><span class="lineCov">        422 :       `TINYRV2_INST_SW      :cs( y, j_na,  br_na,  imm_s, bm1_rf,y, bm2_imm, y, alu_add, ex_x,   n, st, wm_x, n,  n,   n    );</span></a>
<a name="444"><span class="lineNum">     444 </span>            : </a>
<a name="445"><span class="lineNum">     445 </span>            :       // Manager</a>
<a name="446"><span class="lineNum">     446 </span><span class="lineCov">        414 :       `TINYRV2_INST_CSRR    :cs( y, j_na,  br_na,  imm_i, bm1_x, n, bm2_csr, n, alu_cp1, ex_alu, n, nr, wm_a, y,  y,   n    );</span></a>
<a name="447"><span class="lineNum">     447 </span><span class="lineCov">        310 :       `TINYRV2_INST_CSRW    :cs( y, j_na,  br_na,  imm_i, bm1_rf,y, bm2_rf,  n, alu_cp0, ex_alu, n, nr, wm_a, n,  n,   y    );</span></a>
<a name="448"><span class="lineNum">     448 </span>            :       </a>
<a name="449"><span class="lineNum">     449 </span>            :       // Default</a>
<a name="450"><span class="lineNum">     450 </span><span class="lineCov">        138 :       default               :cs( n,  j_x,  br_x,   imm_x, bm1_x, n, bm2_x,   n, alu_x,   ex_x,   n, nr, wm_x, n,  n,   n    );</span></a>
<a name="451"><span class="lineNum">     451 </span>            : </a>
<a name="452"><span class="lineNum">     452 </span>            :     endcase</a>
<a name="453"><span class="lineNum">     453 </span>            :   end</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span><span class="lineCov">          2 :   logic [4:0] rf_waddr_D;</span></a>
<a name="456"><span class="lineNum">     456 </span>            :   assign rf_waddr_D = inst_rd_D;</a>
<a name="457"><span class="lineNum">     457 </span>            : </a>
<a name="458"><span class="lineNum">     458 </span>            :   // imul val</a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span>            :   assign imul_req_val_D = val_D &amp;&amp; !stall_D &amp;&amp; !squash_D &amp;&amp; mul_D;</a>
<a name="461"><span class="lineNum">     461 </span>            : </a>
<a name="462"><span class="lineNum">     462 </span>            :   // csrr and csrw logic</a>
<a name="463"><span class="lineNum">     463 </span>            : </a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :   always_comb begin // only proc2mngr and mngr2proc used for this lab</span></a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :     proc2mngr_val_D  = 1'b0;</span></a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :     mngr2proc_rdy_D  = 1'b0;</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :     csrr_sel_D       = 2'h0;</span></a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 :     stats_en_wen_D   = 1'b0;</span></a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span><span class="lineCov">        310 :     if ( csrw_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_PROC2MNGR )</span></a>
<a name="471"><span class="lineNum">     471 </span><span class="lineCov">        310 :       proc2mngr_val_D  = 1'b1;</span></a>
<a name="472"><span class="lineNum">     472 </span><span class="lineCov">        414 :     if ( csrr_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_MNGR2PROC )</span></a>
<a name="473"><span class="lineNum">     473 </span><span class="lineCov">        414 :       mngr2proc_rdy_D  = 1'b1;</span></a>
<a name="474"><span class="lineNum">     474 </span><span class="lineCov">       6308 :     if ( csrw_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_STATS_EN )</span></a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :       stats_en_wen_D   = 1'b1;</span></a>
<a name="476"><span class="lineNum">     476 </span><span class="lineCov">       6308 :     if ( csrr_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_NUMCORES )</span></a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :       csrr_sel_D       = 2'h1;</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineCov">       6308 :     if ( csrr_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_COREID )</span></a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :       csrr_sel_D       = 2'h2;</span></a>
<a name="480"><span class="lineNum">     480 </span>            :   end</a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            :   // JAL logic</a>
<a name="483"><span class="lineNum">     483 </span>            : </a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :   always_comb begin</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineCov">          4 :     if (val_D &amp;&amp; (j_type_D == j_jal)) begin</span></a>
<a name="486"><span class="lineNum">     486 </span><span class="lineCov">          4 :       pc_redirect_D = 1'b1;</span></a>
<a name="487"><span class="lineNum">     487 </span><span class="lineCov">          4 :       pc_sel_D = 2'd2;</span></a>
<a name="488"><span class="lineNum">     488 </span>            :     end</a>
<a name="489"><span class="lineNum">     489 </span><span class="lineCov">       6382 :     else begin</span></a>
<a name="490"><span class="lineNum">     490 </span><span class="lineCov">       6382 :       pc_redirect_D = 1'b0;</span></a>
<a name="491"><span class="lineNum">     491 </span><span class="lineCov">       6382 :       pc_sel_D = 2'd3;</span></a>
<a name="492"><span class="lineNum">     492 </span>            :     end</a>
<a name="493"><span class="lineNum">     493 </span>            :   end</a>
<a name="494"><span class="lineNum">     494 </span>            : </a>
<a name="495"><span class="lineNum">     495 </span>            :   // mngr2proc_rdy signal for csrr instruction</a>
<a name="496"><span class="lineNum">     496 </span>            : </a>
<a name="497"><span class="lineNum">     497 </span>            :   assign mngr2proc_rdy = val_D &amp;&amp; !stall_D &amp;&amp; mngr2proc_rdy_D;</a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span><span class="lineCov">          2 :   logic  ostall_mngr2proc_D;</span></a>
<a name="500"><span class="lineNum">     500 </span>            :   assign ostall_mngr2proc_D = val_D &amp;&amp; mngr2proc_rdy_D &amp;&amp; !mngr2proc_val;</a>
<a name="501"><span class="lineNum">     501 </span>            : </a>
<a name="502"><span class="lineNum">     502 </span>            :   // ostall if write address in X matches rs1 in D</a>
<a name="503"><span class="lineNum">     503 </span>            : </a>
<a name="504"><span class="lineNum">     504 </span><span class="lineCov">        336 :   logic  ostall_waddr_X_rs1_D;</span></a>
<a name="505"><span class="lineNum">     505 </span>            :   assign ostall_waddr_X_rs1_D</a>
<a name="506"><span class="lineNum">     506 </span>            :     = rs1_en_D &amp;&amp; val_X &amp;&amp; rf_wen_X</a>
<a name="507"><span class="lineNum">     507 </span>            :       &amp;&amp; ( inst_rs1_D == rf_waddr_X ) &amp;&amp; ( rf_waddr_X != 5'd0 );</a>
<a name="508"><span class="lineNum">     508 </span>            : </a>
<a name="509"><span class="lineNum">     509 </span>            :   // ostall if write address in M matches rs1 in D</a>
<a name="510"><span class="lineNum">     510 </span>            : </a>
<a name="511"><span class="lineNum">     511 </span><span class="lineCov">        326 :   logic  ostall_waddr_M_rs1_D;</span></a>
<a name="512"><span class="lineNum">     512 </span>            :   assign ostall_waddr_M_rs1_D</a>
<a name="513"><span class="lineNum">     513 </span>            :     = rs1_en_D &amp;&amp; val_M &amp;&amp; rf_wen_M</a>
<a name="514"><span class="lineNum">     514 </span>            :       &amp;&amp; ( inst_rs1_D == rf_waddr_M ) &amp;&amp; ( rf_waddr_M != 5'd0 );</a>
<a name="515"><span class="lineNum">     515 </span>            : </a>
<a name="516"><span class="lineNum">     516 </span>            :   // ostall if write address in W matches rs1 in D</a>
<a name="517"><span class="lineNum">     517 </span>            : </a>
<a name="518"><span class="lineNum">     518 </span><span class="lineCov">        316 :   logic  ostall_waddr_W_rs1_D;</span></a>
<a name="519"><span class="lineNum">     519 </span>            :   assign ostall_waddr_W_rs1_D</a>
<a name="520"><span class="lineNum">     520 </span>            :     = rs1_en_D &amp;&amp; val_W &amp;&amp; rf_wen_W</a>
<a name="521"><span class="lineNum">     521 </span>            :       &amp;&amp; ( inst_rs1_D == rf_waddr_W ) &amp;&amp; ( rf_waddr_W != 5'd0 );</a>
<a name="522"><span class="lineNum">     522 </span>            : </a>
<a name="523"><span class="lineNum">     523 </span>            :   // ostall if write address in X matches rs2 in D</a>
<a name="524"><span class="lineNum">     524 </span>            : </a>
<a name="525"><span class="lineNum">     525 </span><span class="lineCov">        186 :   logic  ostall_waddr_X_rs2_D;</span></a>
<a name="526"><span class="lineNum">     526 </span>            :   assign ostall_waddr_X_rs2_D</a>
<a name="527"><span class="lineNum">     527 </span>            :     = rs2_en_D &amp;&amp; val_X &amp;&amp; rf_wen_X</a>
<a name="528"><span class="lineNum">     528 </span>            :       &amp;&amp; ( inst_rs2_D == rf_waddr_X ) &amp;&amp; ( rf_waddr_X != 5'd0 );</a>
<a name="529"><span class="lineNum">     529 </span>            : </a>
<a name="530"><span class="lineNum">     530 </span>            :   // ostall if write address in M matches rs2 in D</a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span><span class="lineCov">        182 :   logic  ostall_waddr_M_rs2_D;</span></a>
<a name="533"><span class="lineNum">     533 </span>            :   assign ostall_waddr_M_rs2_D</a>
<a name="534"><span class="lineNum">     534 </span>            :     = rs2_en_D &amp;&amp; val_M &amp;&amp; rf_wen_M</a>
<a name="535"><span class="lineNum">     535 </span>            :       &amp;&amp; ( inst_rs2_D == rf_waddr_M ) &amp;&amp; ( rf_waddr_M != 5'd0 );</a>
<a name="536"><span class="lineNum">     536 </span>            : </a>
<a name="537"><span class="lineNum">     537 </span>            :   // ostall if write address in W matches rs2 in D</a>
<a name="538"><span class="lineNum">     538 </span>            : </a>
<a name="539"><span class="lineNum">     539 </span><span class="lineCov">        174 :   logic  ostall_waddr_W_rs2_D;</span></a>
<a name="540"><span class="lineNum">     540 </span>            :   assign ostall_waddr_W_rs2_D</a>
<a name="541"><span class="lineNum">     541 </span>            :     = rs2_en_D &amp;&amp; val_W &amp;&amp; rf_wen_W</a>
<a name="542"><span class="lineNum">     542 </span>            :       &amp;&amp; ( inst_rs2_D == rf_waddr_W ) &amp;&amp; ( rf_waddr_W != 5'd0 );</a>
<a name="543"><span class="lineNum">     543 </span>            : </a>
<a name="544"><span class="lineNum">     544 </span>            :   // ostall if imul req_rdy is 0 (not ready)</a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span><span class="lineCov">          2 :   logic  ostall_imul_req_rdy_D;</span></a>
<a name="547"><span class="lineNum">     547 </span>            :   assign ostall_imul_req_rdy_D</a>
<a name="548"><span class="lineNum">     548 </span>            :     = !imul_req_rdy_D;</a>
<a name="549"><span class="lineNum">     549 </span>            : </a>
<a name="550"><span class="lineNum">     550 </span>            :   // Put together ostall signal due to hazards</a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span><span class="lineCov">        338 :   logic  ostall_hazard_D;</span></a>
<a name="553"><span class="lineNum">     553 </span>            :   assign ostall_hazard_D =</a>
<a name="554"><span class="lineNum">     554 </span>            :       ostall_waddr_X_rs1_D || ostall_waddr_M_rs1_D || ostall_waddr_W_rs1_D ||</a>
<a name="555"><span class="lineNum">     555 </span>            :       ostall_waddr_X_rs2_D || ostall_waddr_M_rs2_D || ostall_waddr_W_rs2_D ||</a>
<a name="556"><span class="lineNum">     556 </span>            :       ostall_imul_req_rdy_D;</a>
<a name="557"><span class="lineNum">     557 </span>            : </a>
<a name="558"><span class="lineNum">     558 </span>            :   // Final ostall signal</a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span>            :   assign ostall_D = val_D &amp;&amp; ( ostall_mngr2proc_D || ostall_hazard_D );</a>
<a name="561"><span class="lineNum">     561 </span>            : </a>
<a name="562"><span class="lineNum">     562 </span>            :   // osquash due to jump instruction in D stage (not implemented yet)</a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span>            :   assign osquash_D = val_D &amp;&amp; !stall_D &amp;&amp; pc_redirect_D;</a>
<a name="565"><span class="lineNum">     565 </span>            : </a>
<a name="566"><span class="lineNum">     566 </span>            :   // stall and squash in D</a>
<a name="567"><span class="lineNum">     567 </span>            : </a>
<a name="568"><span class="lineNum">     568 </span>            :   assign stall_D  = val_D &amp;&amp; ( ostall_D || ostall_X || ostall_M || ostall_W );</a>
<a name="569"><span class="lineNum">     569 </span>            :   assign squash_D = val_D &amp;&amp; osquash_X;</a>
<a name="570"><span class="lineNum">     570 </span>            : </a>
<a name="571"><span class="lineNum">     571 </span>            :   // Valid signal for the next stage</a>
<a name="572"><span class="lineNum">     572 </span>            : </a>
<a name="573"><span class="lineNum">     573 </span><span class="lineCov">        561 :   logic  next_val_D;</span></a>
<a name="574"><span class="lineNum">     574 </span>            :   assign next_val_D = val_D &amp;&amp; !stall_D &amp;&amp; !squash_D;</a>
<a name="575"><span class="lineNum">     575 </span>            : </a>
<a name="576"><span class="lineNum">     576 </span>            :   //----------------------------------------------------------------------</a>
<a name="577"><span class="lineNum">     577 </span>            :   // X stage</a>
<a name="578"><span class="lineNum">     578 </span>            :   //----------------------------------------------------------------------</a>
<a name="579"><span class="lineNum">     579 </span>            : </a>
<a name="580"><span class="lineNum">     580 </span>            :   // Register enable logic</a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span>            :   assign reg_en_X = !stall_X;</a>
<a name="583"><span class="lineNum">     583 </span>            : </a>
<a name="584"><span class="lineNum">     584 </span><span class="lineCov">          1 :   logic [31:0] inst_X;</span></a>
<a name="585"><span class="lineNum">     585 </span><span class="lineCov">          2 :   logic [1:0]  dmem_reqstream_type_X;</span></a>
<a name="586"><span class="lineNum">     586 </span><span class="lineCov">          2 :   logic        wb_result_sel_X;</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineCov">          6 :   logic        rf_wen_X;</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineCov">          2 :   logic [4:0]  rf_waddr_X;</span></a>
<a name="589"><span class="lineNum">     589 </span><span class="lineCov">          1 :   logic        proc2mngr_val_X;</span></a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 :   logic        stats_en_wen_X; // not used for this lab</span></a>
<a name="591"><span class="lineNum">     591 </span><span class="lineCov">          2 :   logic [2:0]  br_type_X;</span></a>
<a name="592"><span class="lineNum">     592 </span><span class="lineCov">          2 :   logic [1:0]  j_type_X;</span></a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span>            :   // Pipeline registers</a>
<a name="595"><span class="lineNum">     595 </span>            : </a>
<a name="596"><span class="lineNum">     596 </span><span class="lineCov">       1630 :   always_ff @( posedge clk )</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineCov">         34 :     if ( reset ) begin</span></a>
<a name="598"><span class="lineNum">     598 </span><span class="lineCov">         34 :       val_X                 &lt;= 1'b0;</span></a>
<a name="599"><span class="lineNum">     599 </span>            :     end</a>
<a name="600"><span class="lineNum">     600 </span><span class="lineCov">        148 :     else if ( reg_en_X ) begin</span></a>
<a name="601"><span class="lineNum">     601 </span><span class="lineCov">       1448 :       val_X                 &lt;= next_val_D;</span></a>
<a name="602"><span class="lineNum">     602 </span><span class="lineCov">       1448 :       rf_wen_X              &lt;= rf_wen_D;</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineCov">       1448 :       inst_X                &lt;= inst_D;</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineCov">       1448 :       alu_fn_X              &lt;= alu_fn_D;</span></a>
<a name="605"><span class="lineNum">     605 </span><span class="lineCov">       1448 :       rf_waddr_X            &lt;= rf_waddr_D;</span></a>
<a name="606"><span class="lineNum">     606 </span><span class="lineCov">       1448 :       proc2mngr_val_X       &lt;= proc2mngr_val_D;</span></a>
<a name="607"><span class="lineNum">     607 </span><span class="lineCov">       1448 :       dmem_reqstream_type_X &lt;= dmem_reqstream_type_D;</span></a>
<a name="608"><span class="lineNum">     608 </span><span class="lineCov">       1448 :       wb_result_sel_X       &lt;= wb_result_sel_D;</span></a>
<a name="609"><span class="lineNum">     609 </span><span class="lineCov">       1448 :       stats_en_wen_X        &lt;= stats_en_wen_D;</span></a>
<a name="610"><span class="lineNum">     610 </span><span class="lineCov">       1448 :       ex_result_sel_X       &lt;= ex_result_sel_D;</span></a>
<a name="611"><span class="lineNum">     611 </span><span class="lineCov">       1448 :       br_type_X             &lt;= br_type_D;</span></a>
<a name="612"><span class="lineNum">     612 </span><span class="lineCov">       1448 :       j_type_X              &lt;= j_type_D;</span></a>
<a name="613"><span class="lineNum">     613 </span>            :     end</a>
<a name="614"><span class="lineNum">     614 </span>            : </a>
<a name="615"><span class="lineNum">     615 </span>            :   // branch logic, redirect PC in F if branch is taken</a>
<a name="616"><span class="lineNum">     616 </span>            : </a>
<a name="617"><span class="lineNum">     617 </span><span class="lineNoCov">          0 :   always_comb begin</span></a>
<a name="618"><span class="lineNum">     618 </span><span class="lineCov">          3 :     if (val_X &amp;&amp; (br_type_X == br_bne)) begin // bne</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineCov">          3 :       pc_redirect_X = !br_cond_eq_X;</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineCov">          3 :       pc_sel_X      = 2'b1; // use branch target</span></a>
<a name="621"><span class="lineNum">     621 </span>            :     end</a>
<a name="622"><span class="lineNum">     622 </span><span class="lineCov">          4 :     else if (val_X &amp;&amp; (br_type_X == br_beq)) begin // beq</span></a>
<a name="623"><span class="lineNum">     623 </span><span class="lineCov">          4 :       pc_redirect_X = br_cond_eq_X;</span></a>
<a name="624"><span class="lineNum">     624 </span><span class="lineCov">          4 :       pc_sel_X      = 2'b1; // use branch target</span></a>
<a name="625"><span class="lineNum">     625 </span>            :     end</a>
<a name="626"><span class="lineNum">     626 </span><span class="lineCov">         17 :     else if (val_X &amp;&amp; (br_type_X == br_blt)) begin // blt</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineCov">         17 :       pc_redirect_X = br_cond_lt_X;</span></a>
<a name="628"><span class="lineNum">     628 </span><span class="lineCov">         17 :       pc_sel_X      = 2'b1; // use branch target</span></a>
<a name="629"><span class="lineNum">     629 </span>            :     end</a>
<a name="630"><span class="lineNum">     630 </span><span class="lineCov">          5 :     else if (val_X &amp;&amp; (br_type_X == br_bltu)) begin // bltu</span></a>
<a name="631"><span class="lineNum">     631 </span><span class="lineCov">          5 :       pc_redirect_X = br_cond_ltu_X;</span></a>
<a name="632"><span class="lineNum">     632 </span><span class="lineCov">          5 :       pc_sel_X      = 2'b1; // use branch target</span></a>
<a name="633"><span class="lineNum">     633 </span>            :     end</a>
<a name="634"><span class="lineNum">     634 </span><span class="lineCov">          5 :     else if (val_X &amp;&amp; (br_type_X == br_bge)) begin // bge</span></a>
<a name="635"><span class="lineNum">     635 </span><span class="lineCov">          5 :       pc_redirect_X = !br_cond_lt_X;</span></a>
<a name="636"><span class="lineNum">     636 </span><span class="lineCov">          5 :       pc_sel_X      = 2'b1; // use branch target</span></a>
<a name="637"><span class="lineNum">     637 </span>            :     end</a>
<a name="638"><span class="lineNum">     638 </span><span class="lineCov">          5 :     else if (val_X &amp;&amp; (br_type_X == br_bgeu)) begin // bgeu</span></a>
<a name="639"><span class="lineNum">     639 </span><span class="lineCov">          5 :       pc_redirect_X = !br_cond_ltu_X;</span></a>
<a name="640"><span class="lineNum">     640 </span><span class="lineCov">          5 :       pc_sel_X      = 2'b1; // use branch target</span></a>
<a name="641"><span class="lineNum">     641 </span>            :     end</a>
<a name="642"><span class="lineNum">     642 </span><span class="lineCov">          1 :     else if (val_X &amp;&amp; (j_type_X == j_jalr)) begin // jalr</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineCov">          1 :       pc_redirect_X = 1'b1; // Will redirect pc always</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineCov">          1 :       pc_sel_X = 2'd0; // Choose upper input - jalr_target_X</span></a>
<a name="645"><span class="lineNum">     645 </span>            :     end</a>
<a name="646"><span class="lineNum">     646 </span><span class="lineCov">       1549 :     else begin</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineCov">       1549 :       pc_redirect_X = 1'b0;</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineCov">       1549 :       pc_sel_X      = 2'd3; // use pc+4 - non-branch/jump case</span></a>
<a name="649"><span class="lineNum">     649 </span>            :     end</a>
<a name="650"><span class="lineNum">     650 </span>            :   end</a>
<a name="651"><span class="lineNum">     651 </span>            : </a>
<a name="652"><span class="lineNum">     652 </span>            :   // ostall due to imul not ready to output value (mul in X stage and imul_resp_val_X is false)</a>
<a name="653"><span class="lineNum">     653 </span>            : </a>
<a name="654"><span class="lineNum">     654 </span><span class="lineCov">          2 :   logic ostall_imul_resp_val_X;</span></a>
<a name="655"><span class="lineNum">     655 </span>            :   assign ostall_imul_resp_val_X = (ex_result_sel_X == 2'd2 &amp;&amp; imul_resp_val_X == 0);</a>
<a name="656"><span class="lineNum">     656 </span>            : </a>
<a name="657"><span class="lineNum">     657 </span>            :   // ostall due to dmem_reqstream not ready</a>
<a name="658"><span class="lineNum">     658 </span>            : </a>
<a name="659"><span class="lineNum">     659 </span><span class="lineCov">          4 :   logic ostall_dmem_reqstream_X;</span></a>
<a name="660"><span class="lineNum">     660 </span>            :   assign ostall_dmem_reqstream_X = ( dmem_reqstream_type_X != nr ) &amp;&amp; !dmem_reqstream_rdy;</a>
<a name="661"><span class="lineNum">     661 </span>            : </a>
<a name="662"><span class="lineNum">     662 </span>            :   // Final ostall signal</a>
<a name="663"><span class="lineNum">     663 </span>            : </a>
<a name="664"><span class="lineNum">     664 </span>            :   assign ostall_X = val_X &amp;&amp; (ostall_dmem_reqstream_X || ostall_imul_resp_val_X);</a>
<a name="665"><span class="lineNum">     665 </span>            : </a>
<a name="666"><span class="lineNum">     666 </span>            :   // osquash due to taken branch, notice we can't osquash if current</a>
<a name="667"><span class="lineNum">     667 </span>            :   // stage stalls, otherwise we will send osquash twice.</a>
<a name="668"><span class="lineNum">     668 </span>            : </a>
<a name="669"><span class="lineNum">     669 </span>            :   assign osquash_X = val_X &amp;&amp; !stall_X &amp;&amp; pc_redirect_X;</a>
<a name="670"><span class="lineNum">     670 </span>            : </a>
<a name="671"><span class="lineNum">     671 </span>            :   // stall and squash used in X stage</a>
<a name="672"><span class="lineNum">     672 </span>            : </a>
<a name="673"><span class="lineNum">     673 </span>            :   assign stall_X = val_X &amp;&amp; ( ostall_X || ostall_M || ostall_W );</a>
<a name="674"><span class="lineNum">     674 </span>            : </a>
<a name="675"><span class="lineNum">     675 </span>            :   // set dmem_reqstream_val only if not stalling</a>
<a name="676"><span class="lineNum">     676 </span>            : </a>
<a name="677"><span class="lineNum">     677 </span>            :   assign dmem_reqstream_val = val_X &amp;&amp; !stall_X &amp;&amp; ( dmem_reqstream_type_X != nr );</a>
<a name="678"><span class="lineNum">     678 </span>            :   </a>
<a name="679"><span class="lineNum">     679 </span>            :   // Assign memory action based on instruction</a>
<a name="680"><span class="lineNum">     680 </span>            : </a>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :   always_comb begin</span></a>
<a name="682"><span class="lineNum">     682 </span><span class="lineCov">         58 :     if (dmem_reqstream_type_X == ld) begin</span></a>
<a name="683"><span class="lineNum">     683 </span><span class="lineCov">         58 :       assign mem_action_M = 1'd0;</span></a>
<a name="684"><span class="lineNum">     684 </span><span class="lineCov">        160 :     end else if (dmem_reqstream_type_X == st) begin</span></a>
<a name="685"><span class="lineNum">     685 </span><span class="lineCov">        160 :       assign mem_action_M = 1'd1;</span></a>
<a name="686"><span class="lineNum">     686 </span><span class="lineCov">       1412 :     end else begin</span></a>
<a name="687"><span class="lineNum">     687 </span><span class="lineCov">       1412 :       assign mem_action_M = 1'dx;</span></a>
<a name="688"><span class="lineNum">     688 </span>            :     end</a>
<a name="689"><span class="lineNum">     689 </span>            :   end</a>
<a name="690"><span class="lineNum">     690 </span>            : </a>
<a name="691"><span class="lineNum">     691 </span>            :   // Ready to receive imul response if mul in X stage and X stage is not stalled</a>
<a name="692"><span class="lineNum">     692 </span>            : </a>
<a name="693"><span class="lineNum">     693 </span>            :   assign imul_resp_rdy_X = val_X &amp;&amp; !stall_X &amp;&amp; (ex_result_sel_X == 2'd2);</a>
<a name="694"><span class="lineNum">     694 </span>            : </a>
<a name="695"><span class="lineNum">     695 </span>            :   // Valid signal for the next stage</a>
<a name="696"><span class="lineNum">     696 </span>            : </a>
<a name="697"><span class="lineNum">     697 </span><span class="lineCov">        541 :   logic  next_val_X;</span></a>
<a name="698"><span class="lineNum">     698 </span>            :   assign next_val_X = val_X &amp;&amp; !stall_X;</a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span>            :   //----------------------------------------------------------------------</a>
<a name="701"><span class="lineNum">     701 </span>            :   // M stage</a>
<a name="702"><span class="lineNum">     702 </span>            :   //----------------------------------------------------------------------</a>
<a name="703"><span class="lineNum">     703 </span>            : </a>
<a name="704"><span class="lineNum">     704 </span>            :   // Register enable logic</a>
<a name="705"><span class="lineNum">     705 </span>            : </a>
<a name="706"><span class="lineNum">     706 </span>            :   assign reg_en_M  = !stall_M;</a>
<a name="707"><span class="lineNum">     707 </span>            : </a>
<a name="708"><span class="lineNum">     708 </span><span class="lineCov">          1 :   logic [31:0] inst_M;</span></a>
<a name="709"><span class="lineNum">     709 </span><span class="lineCov">          2 :   logic [1:0]  dmem_reqstream_type_M;</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineCov">          6 :   logic        rf_wen_M;</span></a>
<a name="711"><span class="lineNum">     711 </span><span class="lineCov">          2 :   logic [4:0]  rf_waddr_M;</span></a>
<a name="712"><span class="lineNum">     712 </span><span class="lineCov">          1 :   logic        proc2mngr_val_M;</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :   logic        stats_en_wen_M; // not used for this lab</span></a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span>            :   // Pipeline register</a>
<a name="716"><span class="lineNum">     716 </span>            : </a>
<a name="717"><span class="lineNum">     717 </span><span class="lineCov">       1630 :   always_ff @( posedge clk )</span></a>
<a name="718"><span class="lineNum">     718 </span><span class="lineCov">         34 :     if ( reset ) begin</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineCov">         34 :       val_M                 &lt;= 1'b0;</span></a>
<a name="720"><span class="lineNum">     720 </span>            :     end</a>
<a name="721"><span class="lineNum">     721 </span><span class="lineCov">         70 :     else if ( reg_en_M ) begin</span></a>
<a name="722"><span class="lineNum">     722 </span><span class="lineCov">       1526 :       val_M                 &lt;= next_val_X;</span></a>
<a name="723"><span class="lineNum">     723 </span><span class="lineCov">       1526 :       rf_wen_M              &lt;= rf_wen_X;</span></a>
<a name="724"><span class="lineNum">     724 </span><span class="lineCov">       1526 :       inst_M                &lt;= inst_X;</span></a>
<a name="725"><span class="lineNum">     725 </span><span class="lineCov">       1526 :       rf_waddr_M            &lt;= rf_waddr_X;</span></a>
<a name="726"><span class="lineNum">     726 </span><span class="lineCov">       1526 :       proc2mngr_val_M       &lt;= proc2mngr_val_X;</span></a>
<a name="727"><span class="lineNum">     727 </span><span class="lineCov">       1526 :       dmem_reqstream_type_M &lt;= dmem_reqstream_type_X;</span></a>
<a name="728"><span class="lineNum">     728 </span><span class="lineCov">       1526 :       wb_result_sel_M       &lt;= wb_result_sel_X;</span></a>
<a name="729"><span class="lineNum">     729 </span><span class="lineCov">       1526 :       stats_en_wen_M        &lt;= stats_en_wen_X;</span></a>
<a name="730"><span class="lineNum">     730 </span>            :     end</a>
<a name="731"><span class="lineNum">     731 </span>            : </a>
<a name="732"><span class="lineNum">     732 </span>            :   // ostall due to dmem_respstream not valid</a>
<a name="733"><span class="lineNum">     733 </span>            : </a>
<a name="734"><span class="lineNum">     734 </span>            :   assign ostall_M = val_M &amp;&amp; ( dmem_reqstream_type_M != nr ) &amp;&amp; !dmem_respstream_val;</a>
<a name="735"><span class="lineNum">     735 </span>            : </a>
<a name="736"><span class="lineNum">     736 </span>            :   // stall M</a>
<a name="737"><span class="lineNum">     737 </span>            : </a>
<a name="738"><span class="lineNum">     738 </span>            :   assign stall_M = val_M &amp;&amp; ( ostall_M || ostall_W );</a>
<a name="739"><span class="lineNum">     739 </span>            : </a>
<a name="740"><span class="lineNum">     740 </span>            :   // Set dmem_respstream_rdy if valid and not stalling and this is a lw/sw</a>
<a name="741"><span class="lineNum">     741 </span>            : </a>
<a name="742"><span class="lineNum">     742 </span>            :   assign dmem_respstream_rdy = val_M &amp;&amp; !stall_M &amp;&amp; ( dmem_reqstream_type_M != nr );</a>
<a name="743"><span class="lineNum">     743 </span>            : </a>
<a name="744"><span class="lineNum">     744 </span>            :   // Valid signal for the next stage</a>
<a name="745"><span class="lineNum">     745 </span>            : </a>
<a name="746"><span class="lineNum">     746 </span><span class="lineCov">        525 :   logic  next_val_M;</span></a>
<a name="747"><span class="lineNum">     747 </span>            :   assign next_val_M = val_M &amp;&amp; !stall_M;</a>
<a name="748"><span class="lineNum">     748 </span>            : </a>
<a name="749"><span class="lineNum">     749 </span>            :   //----------------------------------------------------------------------</a>
<a name="750"><span class="lineNum">     750 </span>            :   // W stage</a>
<a name="751"><span class="lineNum">     751 </span>            :   //----------------------------------------------------------------------</a>
<a name="752"><span class="lineNum">     752 </span>            : </a>
<a name="753"><span class="lineNum">     753 </span>            :   // Register enable logic</a>
<a name="754"><span class="lineNum">     754 </span>            : </a>
<a name="755"><span class="lineNum">     755 </span>            :   assign reg_en_W = !stall_W;</a>
<a name="756"><span class="lineNum">     756 </span>            : </a>
<a name="757"><span class="lineNum">     757 </span><span class="lineCov">          1 :   logic [31:0] inst_W;</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineCov">          1 :   logic        proc2mngr_val_W;</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineCov">          6 :   logic        rf_wen_pending_W;</span></a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :   logic        stats_en_wen_pending_W; // not used for this lab</span></a>
<a name="761"><span class="lineNum">     761 </span>            : </a>
<a name="762"><span class="lineNum">     762 </span>            :   // Pipeline registers</a>
<a name="763"><span class="lineNum">     763 </span>            : </a>
<a name="764"><span class="lineNum">     764 </span><span class="lineCov">       1630 :   always_ff @( posedge clk ) begin</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineCov">         34 :     if ( reset ) begin</span></a>
<a name="766"><span class="lineNum">     766 </span><span class="lineCov">         34 :       val_W                  &lt;= 1'b0;</span></a>
<a name="767"><span class="lineNum">     767 </span>            :     end</a>
<a name="768"><span class="lineNum">     768 </span><span class="lineCov">         15 :     else if ( reg_en_W ) begin</span></a>
<a name="769"><span class="lineNum">     769 </span><span class="lineCov">       1581 :       val_W                  &lt;= next_val_M;</span></a>
<a name="770"><span class="lineNum">     770 </span><span class="lineCov">       1581 :       rf_wen_pending_W       &lt;= rf_wen_M;</span></a>
<a name="771"><span class="lineNum">     771 </span><span class="lineCov">       1581 :       inst_W                 &lt;= inst_M;</span></a>
<a name="772"><span class="lineNum">     772 </span><span class="lineCov">       1581 :       rf_waddr_W             &lt;= rf_waddr_M;</span></a>
<a name="773"><span class="lineNum">     773 </span><span class="lineCov">       1581 :       proc2mngr_val_W        &lt;= proc2mngr_val_M;</span></a>
<a name="774"><span class="lineNum">     774 </span><span class="lineCov">       1581 :       stats_en_wen_pending_W &lt;= stats_en_wen_M;</span></a>
<a name="775"><span class="lineNum">     775 </span>            :     end</a>
<a name="776"><span class="lineNum">     776 </span>            :   end</a>
<a name="777"><span class="lineNum">     777 </span>            : </a>
<a name="778"><span class="lineNum">     778 </span>            :   // write enable</a>
<a name="779"><span class="lineNum">     779 </span>            : </a>
<a name="780"><span class="lineNum">     780 </span>            :   assign rf_wen_W       = val_W &amp;&amp; rf_wen_pending_W;</a>
<a name="781"><span class="lineNum">     781 </span>            :   assign stats_en_wen_W = val_W &amp;&amp; stats_en_wen_pending_W;</a>
<a name="782"><span class="lineNum">     782 </span>            : </a>
<a name="783"><span class="lineNum">     783 </span>            :   // ostall due to proc2mngr</a>
<a name="784"><span class="lineNum">     784 </span>            : </a>
<a name="785"><span class="lineNum">     785 </span>            :   assign ostall_W = val_W &amp;&amp; proc2mngr_val_W &amp;&amp; !proc2mngr_rdy;</a>
<a name="786"><span class="lineNum">     786 </span>            : </a>
<a name="787"><span class="lineNum">     787 </span>            :   // stall and squash signal used in W stage</a>
<a name="788"><span class="lineNum">     788 </span>            : </a>
<a name="789"><span class="lineNum">     789 </span>            :   assign stall_W = val_W &amp;&amp; ostall_W;</a>
<a name="790"><span class="lineNum">     790 </span>            : </a>
<a name="791"><span class="lineNum">     791 </span>            :   // proc2mngr port</a>
<a name="792"><span class="lineNum">     792 </span>            : </a>
<a name="793"><span class="lineNum">     793 </span>            :   assign proc2mngr_val = val_W &amp;&amp; !stall_W &amp;&amp; proc2mngr_val_W;</a>
<a name="794"><span class="lineNum">     794 </span>            : </a>
<a name="795"><span class="lineNum">     795 </span>            :   assign commit_inst = val_W &amp;&amp; !stall_W;</a>
<a name="796"><span class="lineNum">     796 </span>            : </a>
<a name="797"><span class="lineNum">     797 </span>            : endmodule</a>
<a name="798"><span class="lineNum">     798 </span>            : </a>
<a name="799"><span class="lineNum">     799 </span>            : `endif /* LAB2_PROC_PROC_BASE_CTRL_V */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
