<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-samsung › pwm-clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pwm-clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/plat-s3c24xx/pwm-clock.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2007 Simtec Electronics</span>
<span class="cm"> * Copyright (c) 2007, 2008 Ben Dooks</span>
<span class="cm"> *	Ben Dooks &lt;ben-linux@fluff.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/log2.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>

<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>

<span class="cp">#include &lt;plat/regs-timer.h&gt;</span>
<span class="cp">#include &lt;plat/pwm-clock.h&gt;</span>

<span class="cm">/* Each of the timers 0 through 5 go through the following</span>
<span class="cm"> * clock tree, with the inputs depending on the timers.</span>
<span class="cm"> *</span>
<span class="cm"> * pclk ---- [ prescaler 0 ] -+---&gt; timer 0</span>
<span class="cm"> *			      +---&gt; timer 1</span>
<span class="cm"> *</span>
<span class="cm"> * pclk ---- [ prescaler 1 ] -+---&gt; timer 2</span>
<span class="cm"> *			      +---&gt; timer 3</span>
<span class="cm"> *			      \---&gt; timer 4</span>
<span class="cm"> *</span>
<span class="cm"> * Which are fed into the timers as so:</span>
<span class="cm"> *</span>
<span class="cm"> * prescaled 0 ---- [ div 2,4,8,16 ] ---\</span>
<span class="cm"> *				       [mux] -&gt; timer 0</span>
<span class="cm"> * tclk 0 ------------------------------/</span>
<span class="cm"> *</span>
<span class="cm"> * prescaled 0 ---- [ div 2,4,8,16 ] ---\</span>
<span class="cm"> *				       [mux] -&gt; timer 1</span>
<span class="cm"> * tclk 0 ------------------------------/</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * prescaled 1 ---- [ div 2,4,8,16 ] ---\</span>
<span class="cm"> *				       [mux] -&gt; timer 2</span>
<span class="cm"> * tclk 1 ------------------------------/</span>
<span class="cm"> *</span>
<span class="cm"> * prescaled 1 ---- [ div 2,4,8,16 ] ---\</span>
<span class="cm"> *				       [mux] -&gt; timer 3</span>
<span class="cm"> * tclk 1 ------------------------------/</span>
<span class="cm"> *</span>
<span class="cm"> * prescaled 1 ---- [ div 2,4,8, 16 ] --\</span>
<span class="cm"> *				       [mux] -&gt; timer 4</span>
<span class="cm"> * tclk 1 ------------------------------/</span>
<span class="cm"> *</span>
<span class="cm"> * Since the mux and the divider are tied together in the</span>
<span class="cm"> * same register space, it is impossible to set the parent</span>
<span class="cm"> * and the rate at the same time. To avoid this, we add an</span>
<span class="cm"> * intermediate &#39;prescaled-and-divided&#39; clock to select</span>
<span class="cm"> * as the parent for the timer input clock called tdiv.</span>
<span class="cm"> *</span>
<span class="cm"> * prescaled clk --&gt; pwm-tdiv ---\</span>
<span class="cm"> *                             [ mux ] --&gt; timer X</span>
<span class="cm"> * tclk -------------------------/</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_timer_scaler</span><span class="p">[];</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pwm_scaler_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tcfg0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_TCFG0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_timer_scaler</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">tcfg0</span> <span class="o">&amp;=</span> <span class="n">S3C2410_TCFG_PRESCALER1_MASK</span><span class="p">;</span>
		<span class="n">tcfg0</span> <span class="o">&gt;&gt;=</span> <span class="n">S3C2410_TCFG_PRESCALER1_SHIFT</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">tcfg0</span> <span class="o">&amp;=</span> <span class="n">S3C2410_TCFG_PRESCALER0_MASK</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="n">tcfg0</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pwm_scaler_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span>
					       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">divisor</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">divisor</span> <span class="o">&gt;</span> <span class="mi">256</span><span class="p">)</span>
		<span class="n">divisor</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">divisor</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">divisor</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">divisor</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_pwm_scaler_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">round</span> <span class="o">=</span> <span class="n">clk_pwm_scaler_round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tcfg0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">divisor</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">divisor</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">round</span><span class="p">;</span>
	<span class="n">divisor</span><span class="o">--</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">tcfg0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_TCFG0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_timer_scaler</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">tcfg0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2410_TCFG_PRESCALER1_MASK</span><span class="p">;</span>
		<span class="n">tcfg0</span> <span class="o">|=</span> <span class="n">divisor</span> <span class="o">&lt;&lt;</span> <span class="n">S3C2410_TCFG_PRESCALER1_SHIFT</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">tcfg0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2410_TCFG_PRESCALER0_MASK</span><span class="p">;</span>
		<span class="n">tcfg0</span> <span class="o">|=</span> <span class="n">divisor</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tcfg0</span><span class="p">,</span> <span class="n">S3C2410_TCFG0</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_pwm_scaler_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">clk_pwm_scaler_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">clk_pwm_scaler_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">clk_pwm_scaler_round_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_timer_scaler</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pwm-scaler0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pwm_scaler_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pwm-scaler1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pwm_scaler_ops</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_timer_tclk</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pwm-tclk0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pwm-tclk1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pwm_tdiv_clk</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span>	<span class="n">clk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">divisor</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">pwm_tdiv_clk</span> <span class="o">*</span><span class="nf">to_tdiv</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pwm_tdiv_clk</span><span class="p">,</span> <span class="n">clk</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pwm_tdiv_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tcfg1</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_TCFG1</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">divisor</span><span class="p">;</span>

	<span class="n">tcfg1</span> <span class="o">&gt;&gt;=</span> <span class="n">S3C2410_TCFG1_SHIFT</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
	<span class="n">tcfg1</span> <span class="o">&amp;=</span> <span class="n">S3C2410_TCFG1_MUX_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pwm_cfg_src_is_tclk</span><span class="p">(</span><span class="n">tcfg1</span><span class="p">))</span>
		<span class="n">divisor</span> <span class="o">=</span> <span class="n">to_tdiv</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">divisor</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">divisor</span> <span class="o">=</span> <span class="n">tcfg_to_divisor</span><span class="p">(</span><span class="n">tcfg1</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">divisor</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pwm_tdiv_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span>
					     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">divisor</span><span class="p">;</span>

	<span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="n">divisor</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">divisor</span> <span class="o">&lt;=</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">pwm_tdiv_has_div1</span><span class="p">())</span>
		<span class="n">divisor</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">divisor</span> <span class="o">&lt;=</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">divisor</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">divisor</span> <span class="o">&lt;=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">divisor</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">divisor</span> <span class="o">&lt;=</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">divisor</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">divisor</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">divisor</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pwm_tdiv_bits</span><span class="p">(</span><span class="k">struct</span> <span class="n">pwm_tdiv_clk</span> <span class="o">*</span><span class="n">divclk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pwm_tdiv_div_bits</span><span class="p">(</span><span class="n">divclk</span><span class="o">-&gt;</span><span class="n">divisor</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_pwm_tdiv_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">pwm_tdiv_clk</span> <span class="o">*</span><span class="n">divclk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tcfg1</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_TCFG1</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bits</span> <span class="o">=</span> <span class="n">clk_pwm_tdiv_bits</span><span class="p">(</span><span class="n">divclk</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">shift</span> <span class="o">=</span>  <span class="n">S3C2410_TCFG1_SHIFT</span><span class="p">(</span><span class="n">divclk</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">.</span><span class="n">id</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">tcfg1</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_TCFG1</span><span class="p">);</span>
	<span class="n">tcfg1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S3C2410_TCFG1_MUX_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="n">tcfg1</span> <span class="o">|=</span> <span class="n">bits</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tcfg1</span><span class="p">,</span> <span class="n">S3C2410_TCFG1</span><span class="p">);</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_pwm_tdiv_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pwm_tdiv_clk</span> <span class="o">*</span><span class="n">divclk</span> <span class="o">=</span> <span class="n">to_tdiv</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tcfg1</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_TCFG1</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">divisor</span><span class="p">;</span>

	<span class="n">tcfg1</span> <span class="o">&gt;&gt;=</span> <span class="n">S3C2410_TCFG1_SHIFT</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
	<span class="n">tcfg1</span> <span class="o">&amp;=</span> <span class="n">S3C2410_TCFG1_MUX_MASK</span><span class="p">;</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="n">divisor</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">divisor</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">divclk</span><span class="o">-&gt;</span><span class="n">divisor</span> <span class="o">=</span> <span class="n">divisor</span><span class="p">;</span>

	<span class="cm">/* Update the current MUX settings if we are currently</span>
<span class="cm">	 * selected as the clock source for this clock. */</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pwm_cfg_src_is_tclk</span><span class="p">(</span><span class="n">tcfg1</span><span class="p">))</span>
		<span class="n">clk_pwm_tdiv_update</span><span class="p">(</span><span class="n">divclk</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_tdiv_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">clk_pwm_tdiv_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">clk_pwm_tdiv_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">clk_pwm_tdiv_round_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pwm_tdiv_clk</span> <span class="n">clk_timer_tdiv</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;pwm-tdiv&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c24xx-pwm.0&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_tdiv_ops</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_timer_scaler</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;pwm-tdiv&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c24xx-pwm.1&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_tdiv_ops</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_timer_scaler</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;pwm-tdiv&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c24xx-pwm.2&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_tdiv_ops</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_timer_scaler</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;pwm-tdiv&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c24xx-pwm.3&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_tdiv_ops</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_timer_scaler</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;pwm-tdiv&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c24xx-pwm.4&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_tdiv_ops</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_timer_scaler</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">clk_pwm_tdiv_register</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pwm_tdiv_clk</span> <span class="o">*</span><span class="n">divclk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_timer_tdiv</span><span class="p">[</span><span class="n">id</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tcfg1</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_TCFG1</span><span class="p">);</span>

	<span class="n">tcfg1</span> <span class="o">&gt;&gt;=</span> <span class="n">S3C2410_TCFG1_SHIFT</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>
	<span class="n">tcfg1</span> <span class="o">&amp;=</span> <span class="n">S3C2410_TCFG1_MUX_MASK</span><span class="p">;</span>

	<span class="n">divclk</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="n">id</span><span class="p">;</span>
	<span class="n">divclk</span><span class="o">-&gt;</span><span class="n">divisor</span> <span class="o">=</span> <span class="n">tcfg_to_divisor</span><span class="p">(</span><span class="n">tcfg1</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">s3c24xx_register_clock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">divclk</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="nf">s3c24xx_pwmclk_tclk</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">id</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="o">?</span> <span class="o">&amp;</span><span class="n">clk_timer_tclk</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">:</span> <span class="o">&amp;</span><span class="n">clk_timer_tclk</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="nf">s3c24xx_pwmclk_tdiv</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">clk_timer_tdiv</span><span class="p">[</span><span class="n">id</span><span class="p">].</span><span class="n">clk</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_pwm_tin_set_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">id</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tcfg1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bits</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">shift</span> <span class="o">=</span> <span class="n">S3C2410_TCFG1_SHIFT</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mux_tclk</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_s3c24xx</span><span class="p">())</span>
		<span class="n">mux_tclk</span> <span class="o">=</span> <span class="n">S3C2410_TCFG1_MUX_TCLK</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_s5p6440</span><span class="p">()</span> <span class="o">||</span> <span class="n">soc_is_s5p6450</span><span class="p">())</span>
		<span class="n">mux_tclk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">mux_tclk</span> <span class="o">=</span> <span class="n">S3C64XX_TCFG1_MUX_TCLK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="n">s3c24xx_pwmclk_tclk</span><span class="p">(</span><span class="n">id</span><span class="p">))</span>
		<span class="n">bits</span> <span class="o">=</span> <span class="n">mux_tclk</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="n">s3c24xx_pwmclk_tdiv</span><span class="p">(</span><span class="n">id</span><span class="p">))</span>
		<span class="n">bits</span> <span class="o">=</span> <span class="n">clk_pwm_tdiv_bits</span><span class="p">(</span><span class="n">to_tdiv</span><span class="p">(</span><span class="n">parent</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">tcfg1</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_TCFG1</span><span class="p">);</span>
	<span class="n">tcfg1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S3C2410_TCFG1_MUX_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tcfg1</span> <span class="o">|</span> <span class="n">bits</span><span class="p">,</span> <span class="n">S3C2410_TCFG1</span><span class="p">);</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_tin_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_parent</span>	<span class="o">=</span> <span class="n">clk_pwm_tin_set_parent</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_tin</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;pwm-tin&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c24xx-pwm.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_tin_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;pwm-tin&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c24xx-pwm.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_tin_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;pwm-tin&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c24xx-pwm.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_tin_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;pwm-tin&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c24xx-pwm.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_tin_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;pwm-tin&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c24xx-pwm.4&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_tin_ops</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">int</span> <span class="nf">clk_pwm_tin_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">pwm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tcfg1</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_TCFG1</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">id</span> <span class="o">=</span> <span class="n">pwm</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">s3c24xx_register_clock</span><span class="p">(</span><span class="n">pwm</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">tcfg1</span> <span class="o">&gt;&gt;=</span> <span class="n">S3C2410_TCFG1_SHIFT</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>
	<span class="n">tcfg1</span> <span class="o">&amp;=</span> <span class="n">S3C2410_TCFG1_MUX_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pwm_cfg_src_is_tclk</span><span class="p">(</span><span class="n">tcfg1</span><span class="p">))</span>
		<span class="n">parent</span> <span class="o">=</span> <span class="n">s3c24xx_pwmclk_tclk</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">parent</span> <span class="o">=</span> <span class="n">s3c24xx_pwmclk_tdiv</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">clk_set_parent</span><span class="p">(</span><span class="n">pwm</span><span class="p">,</span> <span class="n">parent</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * s3c_pwmclk_init() - initialise pwm clocks</span>
<span class="cm"> *</span>
<span class="cm"> * Initialise and register the clocks which provide the inputs for the</span>
<span class="cm"> * pwm timer blocks.</span>
<span class="cm"> *</span>
<span class="cm"> * Note, this call is required by the time core, so must be called after</span>
<span class="cm"> * the base clocks are added and before any of the initcalls are run.</span>
<span class="cm"> */</span>
<span class="n">__init</span> <span class="kt">void</span> <span class="nf">s3c_pwmclk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_timers</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">clk_timers</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;timers&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk_timers</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: no parent clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">clk</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_timer_scaler</span><span class="p">);</span> <span class="n">clk</span><span class="o">++</span><span class="p">)</span>
		<span class="n">clk_timer_scaler</span><span class="p">[</span><span class="n">clk</span><span class="p">].</span><span class="n">parent</span> <span class="o">=</span> <span class="n">clk_timers</span><span class="p">;</span>

	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">clk_timer_scaler</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_timer_scaler</span><span class="p">));</span>
	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">clk_timer_tclk</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_timer_tclk</span><span class="p">));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">clk</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_timer_tdiv</span><span class="p">);</span> <span class="n">clk</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_pwm_tdiv_register</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;error adding pwm%d tdiv clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">clk</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_tin</span><span class="p">);</span> <span class="n">clk</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_pwm_tin_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_tin</span><span class="p">[</span><span class="n">clk</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;error adding pwm%d tin clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
