<h1 align="center">Hi there, I'm Hilay Patel ğŸ‘‹</h1>
<h3 align="center">Aspiring VLSI Engineer | Digital Designer | RISC-V Enthusiast</h3>

---

<p align="center">
  ğŸŒ <a href="https://hilay020905.github.io" target="_blank"><strong>Visit my portfolio</strong></a>
</p>
<img align="right" alt="Coding" width="350" src="https://media.giphy.com/media/qgQUggAC3Pfv687qPC/giphy.gif" />

<br> 
---

## ğŸ§  About Me

- ğŸ”¬ Iâ€™m deeply interested in **VLSI**, **CPU microarchitecture**, and **SoC Design**
- âš™ï¸ Building **RISC-V cores** with pipelining, branch prediction, MMU, and cache integration
- ğŸ§ª Exploring **AI hardware accelerators**, **RVV vector units**, and **Linux-bootable CPUs**
- ğŸ’¡ I love debugging timing issues and optimizing for area and power in RTL
- ğŸ§° Tools I use: `Verilog`, `SystemVerilog`, `Vivado`, `Verilator`, `ModelSim`, `GTKWave`, `Python`
- ğŸ§‘â€ğŸ”¬ Always learning and contributing to open-source CPU design projects

---

### ğŸ“ˆ GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=hilay020905&show_icons=true&theme=tokyonight&count_private=true&hide=issues" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=hilay020905&layout=compact&theme=tokyonight&hide=html,css" />
</p>

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=hilay020905&theme=tokyonight" />
</p>

---
