Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 17 14:06:06 2024
| Host         : PC-629 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (10)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MKO/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MKO/clean_reg_C/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MKO/clean_reg_LDC/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MKO/clean_reg_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: deb_counter1/sig_count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: deb_counter1/sig_count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: deb_counter1/sig_count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: deb_counter1/sig_count_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.600        0.000                      0                  451        0.185        0.000                      0                  451        4.500        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.600        0.000                      0                  415        0.185        0.000                      0                  415        4.500        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.137        0.000                      0                   36        0.645        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 deb_counter1/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MKO/per_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 3.857ns (48.757%)  route 4.054ns (51.243%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620     5.172    deb_counter1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_counter1/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_counter1/sig_count_reg[0]/Q
                         net (fo=67, routed)          1.283     6.973    deb_counter1/sig_count_reg[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  deb_counter1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.097    MKO/i__carry_i_2__1_1[2]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.498 r  MKO/per_counter1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.498    deb_counter1/i__carry__0_i_4__0[0]
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.769 r  deb_counter1/i__carry_i_5/CO[0]
                         net (fo=3, routed)           0.363     8.132    deb_counter1/per_counter1_inferred__1/i__carry[0]
    SLICE_X0Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     8.961 r  deb_counter1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.961    deb_counter1/i__carry__0_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  deb_counter1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.075    deb_counter1/i__carry__0_i_6_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  deb_counter1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    deb_counter1/i__carry__0_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.523 r  deb_counter1/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.879    10.401    MKO/per_counter0_inferred__0/i__carry__1_0[12]
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.303    10.704 r  MKO/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    10.704    MKO/i__carry__1_i_3__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.240 r  MKO/per_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.618    11.858    MKO/per_counter0_inferred__0/i__carry__1_n_1
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.313    12.171 r  MKO/per_counter[0]_i_1/O
                         net (fo=32, routed)          0.911    13.082    MKO/per_counter[0]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  MKO/per_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.516    14.888    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  MKO/per_counter_reg[12]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.429    14.682    MKO/per_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -13.082    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 deb_counter1/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MKO/per_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 3.857ns (48.757%)  route 4.054ns (51.243%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620     5.172    deb_counter1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_counter1/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_counter1/sig_count_reg[0]/Q
                         net (fo=67, routed)          1.283     6.973    deb_counter1/sig_count_reg[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  deb_counter1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.097    MKO/i__carry_i_2__1_1[2]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.498 r  MKO/per_counter1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.498    deb_counter1/i__carry__0_i_4__0[0]
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.769 r  deb_counter1/i__carry_i_5/CO[0]
                         net (fo=3, routed)           0.363     8.132    deb_counter1/per_counter1_inferred__1/i__carry[0]
    SLICE_X0Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     8.961 r  deb_counter1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.961    deb_counter1/i__carry__0_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  deb_counter1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.075    deb_counter1/i__carry__0_i_6_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  deb_counter1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    deb_counter1/i__carry__0_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.523 r  deb_counter1/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.879    10.401    MKO/per_counter0_inferred__0/i__carry__1_0[12]
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.303    10.704 r  MKO/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    10.704    MKO/i__carry__1_i_3__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.240 r  MKO/per_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.618    11.858    MKO/per_counter0_inferred__0/i__carry__1_n_1
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.313    12.171 r  MKO/per_counter[0]_i_1/O
                         net (fo=32, routed)          0.911    13.082    MKO/per_counter[0]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  MKO/per_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.516    14.888    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  MKO/per_counter_reg[13]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.429    14.682    MKO/per_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -13.082    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 deb_counter1/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MKO/per_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 3.857ns (48.757%)  route 4.054ns (51.243%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620     5.172    deb_counter1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_counter1/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_counter1/sig_count_reg[0]/Q
                         net (fo=67, routed)          1.283     6.973    deb_counter1/sig_count_reg[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  deb_counter1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.097    MKO/i__carry_i_2__1_1[2]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.498 r  MKO/per_counter1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.498    deb_counter1/i__carry__0_i_4__0[0]
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.769 r  deb_counter1/i__carry_i_5/CO[0]
                         net (fo=3, routed)           0.363     8.132    deb_counter1/per_counter1_inferred__1/i__carry[0]
    SLICE_X0Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     8.961 r  deb_counter1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.961    deb_counter1/i__carry__0_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  deb_counter1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.075    deb_counter1/i__carry__0_i_6_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  deb_counter1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    deb_counter1/i__carry__0_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.523 r  deb_counter1/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.879    10.401    MKO/per_counter0_inferred__0/i__carry__1_0[12]
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.303    10.704 r  MKO/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    10.704    MKO/i__carry__1_i_3__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.240 r  MKO/per_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.618    11.858    MKO/per_counter0_inferred__0/i__carry__1_n_1
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.313    12.171 r  MKO/per_counter[0]_i_1/O
                         net (fo=32, routed)          0.911    13.082    MKO/per_counter[0]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  MKO/per_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.516    14.888    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  MKO/per_counter_reg[14]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.429    14.682    MKO/per_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -13.082    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 deb_counter1/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MKO/per_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 3.857ns (48.757%)  route 4.054ns (51.243%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620     5.172    deb_counter1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_counter1/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_counter1/sig_count_reg[0]/Q
                         net (fo=67, routed)          1.283     6.973    deb_counter1/sig_count_reg[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  deb_counter1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.097    MKO/i__carry_i_2__1_1[2]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.498 r  MKO/per_counter1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.498    deb_counter1/i__carry__0_i_4__0[0]
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.769 r  deb_counter1/i__carry_i_5/CO[0]
                         net (fo=3, routed)           0.363     8.132    deb_counter1/per_counter1_inferred__1/i__carry[0]
    SLICE_X0Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     8.961 r  deb_counter1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.961    deb_counter1/i__carry__0_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  deb_counter1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.075    deb_counter1/i__carry__0_i_6_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  deb_counter1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    deb_counter1/i__carry__0_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.523 r  deb_counter1/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.879    10.401    MKO/per_counter0_inferred__0/i__carry__1_0[12]
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.303    10.704 r  MKO/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    10.704    MKO/i__carry__1_i_3__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.240 r  MKO/per_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.618    11.858    MKO/per_counter0_inferred__0/i__carry__1_n_1
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.313    12.171 r  MKO/per_counter[0]_i_1/O
                         net (fo=32, routed)          0.911    13.082    MKO/per_counter[0]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  MKO/per_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.516    14.888    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  MKO/per_counter_reg[15]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.429    14.682    MKO/per_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -13.082    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 deb_counter1/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MKO/per_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 3.857ns (48.802%)  route 4.046ns (51.198%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620     5.172    deb_counter1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_counter1/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_counter1/sig_count_reg[0]/Q
                         net (fo=67, routed)          1.283     6.973    deb_counter1/sig_count_reg[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  deb_counter1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.097    MKO/i__carry_i_2__1_1[2]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.498 r  MKO/per_counter1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.498    deb_counter1/i__carry__0_i_4__0[0]
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.769 r  deb_counter1/i__carry_i_5/CO[0]
                         net (fo=3, routed)           0.363     8.132    deb_counter1/per_counter1_inferred__1/i__carry[0]
    SLICE_X0Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     8.961 r  deb_counter1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.961    deb_counter1/i__carry__0_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  deb_counter1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.075    deb_counter1/i__carry__0_i_6_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  deb_counter1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    deb_counter1/i__carry__0_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.523 r  deb_counter1/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.879    10.401    MKO/per_counter0_inferred__0/i__carry__1_0[12]
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.303    10.704 r  MKO/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    10.704    MKO/i__carry__1_i_3__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.240 r  MKO/per_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.618    11.858    MKO/per_counter0_inferred__0/i__carry__1_n_1
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.313    12.171 r  MKO/per_counter[0]_i_1/O
                         net (fo=32, routed)          0.904    13.075    MKO/per_counter[0]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  MKO/per_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.518    14.890    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MKO/per_counter_reg[0]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.684    MKO/per_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 deb_counter1/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MKO/per_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 3.857ns (48.802%)  route 4.046ns (51.198%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620     5.172    deb_counter1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_counter1/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_counter1/sig_count_reg[0]/Q
                         net (fo=67, routed)          1.283     6.973    deb_counter1/sig_count_reg[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  deb_counter1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.097    MKO/i__carry_i_2__1_1[2]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.498 r  MKO/per_counter1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.498    deb_counter1/i__carry__0_i_4__0[0]
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.769 r  deb_counter1/i__carry_i_5/CO[0]
                         net (fo=3, routed)           0.363     8.132    deb_counter1/per_counter1_inferred__1/i__carry[0]
    SLICE_X0Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     8.961 r  deb_counter1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.961    deb_counter1/i__carry__0_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  deb_counter1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.075    deb_counter1/i__carry__0_i_6_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  deb_counter1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    deb_counter1/i__carry__0_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.523 r  deb_counter1/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.879    10.401    MKO/per_counter0_inferred__0/i__carry__1_0[12]
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.303    10.704 r  MKO/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    10.704    MKO/i__carry__1_i_3__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.240 r  MKO/per_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.618    11.858    MKO/per_counter0_inferred__0/i__carry__1_n_1
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.313    12.171 r  MKO/per_counter[0]_i_1/O
                         net (fo=32, routed)          0.904    13.075    MKO/per_counter[0]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  MKO/per_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.518    14.890    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MKO/per_counter_reg[1]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.684    MKO/per_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 deb_counter1/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MKO/per_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 3.857ns (48.802%)  route 4.046ns (51.198%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620     5.172    deb_counter1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_counter1/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_counter1/sig_count_reg[0]/Q
                         net (fo=67, routed)          1.283     6.973    deb_counter1/sig_count_reg[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  deb_counter1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.097    MKO/i__carry_i_2__1_1[2]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.498 r  MKO/per_counter1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.498    deb_counter1/i__carry__0_i_4__0[0]
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.769 r  deb_counter1/i__carry_i_5/CO[0]
                         net (fo=3, routed)           0.363     8.132    deb_counter1/per_counter1_inferred__1/i__carry[0]
    SLICE_X0Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     8.961 r  deb_counter1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.961    deb_counter1/i__carry__0_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  deb_counter1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.075    deb_counter1/i__carry__0_i_6_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  deb_counter1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    deb_counter1/i__carry__0_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.523 r  deb_counter1/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.879    10.401    MKO/per_counter0_inferred__0/i__carry__1_0[12]
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.303    10.704 r  MKO/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    10.704    MKO/i__carry__1_i_3__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.240 r  MKO/per_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.618    11.858    MKO/per_counter0_inferred__0/i__carry__1_n_1
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.313    12.171 r  MKO/per_counter[0]_i_1/O
                         net (fo=32, routed)          0.904    13.075    MKO/per_counter[0]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  MKO/per_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.518    14.890    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MKO/per_counter_reg[2]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.684    MKO/per_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 deb_counter1/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MKO/per_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 3.857ns (48.802%)  route 4.046ns (51.198%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620     5.172    deb_counter1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_counter1/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_counter1/sig_count_reg[0]/Q
                         net (fo=67, routed)          1.283     6.973    deb_counter1/sig_count_reg[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  deb_counter1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.097    MKO/i__carry_i_2__1_1[2]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.498 r  MKO/per_counter1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.498    deb_counter1/i__carry__0_i_4__0[0]
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.769 r  deb_counter1/i__carry_i_5/CO[0]
                         net (fo=3, routed)           0.363     8.132    deb_counter1/per_counter1_inferred__1/i__carry[0]
    SLICE_X0Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     8.961 r  deb_counter1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.961    deb_counter1/i__carry__0_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  deb_counter1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.075    deb_counter1/i__carry__0_i_6_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  deb_counter1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    deb_counter1/i__carry__0_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.523 r  deb_counter1/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.879    10.401    MKO/per_counter0_inferred__0/i__carry__1_0[12]
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.303    10.704 r  MKO/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    10.704    MKO/i__carry__1_i_3__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.240 r  MKO/per_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.618    11.858    MKO/per_counter0_inferred__0/i__carry__1_n_1
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.313    12.171 r  MKO/per_counter[0]_i_1/O
                         net (fo=32, routed)          0.904    13.075    MKO/per_counter[0]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  MKO/per_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.518    14.890    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MKO/per_counter_reg[3]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.684    MKO/per_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 deb_counter1/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MKO/per_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 3.857ns (49.625%)  route 3.915ns (50.375%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620     5.172    deb_counter1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_counter1/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_counter1/sig_count_reg[0]/Q
                         net (fo=67, routed)          1.283     6.973    deb_counter1/sig_count_reg[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  deb_counter1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.097    MKO/i__carry_i_2__1_1[2]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.498 r  MKO/per_counter1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.498    deb_counter1/i__carry__0_i_4__0[0]
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.769 r  deb_counter1/i__carry_i_5/CO[0]
                         net (fo=3, routed)           0.363     8.132    deb_counter1/per_counter1_inferred__1/i__carry[0]
    SLICE_X0Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     8.961 r  deb_counter1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.961    deb_counter1/i__carry__0_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  deb_counter1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.075    deb_counter1/i__carry__0_i_6_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  deb_counter1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    deb_counter1/i__carry__0_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.523 r  deb_counter1/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.879    10.401    MKO/per_counter0_inferred__0/i__carry__1_0[12]
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.303    10.704 r  MKO/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    10.704    MKO/i__carry__1_i_3__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.240 r  MKO/per_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.618    11.858    MKO/per_counter0_inferred__0/i__carry__1_n_1
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.313    12.171 r  MKO/per_counter[0]_i_1/O
                         net (fo=32, routed)          0.773    12.944    MKO/per_counter[0]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  MKO/per_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.517    14.889    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  MKO/per_counter_reg[10]/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y14          FDRE (Setup_fdre_C_R)       -0.429    14.683    MKO/per_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 deb_counter1/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MKO/per_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 3.857ns (49.625%)  route 3.915ns (50.375%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620     5.172    deb_counter1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_counter1/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_counter1/sig_count_reg[0]/Q
                         net (fo=67, routed)          1.283     6.973    deb_counter1/sig_count_reg[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.097 r  deb_counter1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.097    MKO/i__carry_i_2__1_1[2]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.498 r  MKO/per_counter1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.498    deb_counter1/i__carry__0_i_4__0[0]
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.769 r  deb_counter1/i__carry_i_5/CO[0]
                         net (fo=3, routed)           0.363     8.132    deb_counter1/per_counter1_inferred__1/i__carry[0]
    SLICE_X0Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     8.961 r  deb_counter1/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.961    deb_counter1/i__carry__0_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.075 r  deb_counter1/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.075    deb_counter1/i__carry__0_i_6_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  deb_counter1/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.189    deb_counter1/i__carry__0_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.523 r  deb_counter1/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.879    10.401    MKO/per_counter0_inferred__0/i__carry__1_0[12]
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.303    10.704 r  MKO/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    10.704    MKO/i__carry__1_i_3__0_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.240 r  MKO/per_counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.618    11.858    MKO/per_counter0_inferred__0/i__carry__1_n_1
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.313    12.171 r  MKO/per_counter[0]_i_1/O
                         net (fo=32, routed)          0.773    12.944    MKO/per_counter[0]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  MKO/per_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.517    14.889    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  MKO/per_counter_reg[11]/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y14          FDRE (Setup_fdre_C_R)       -0.429    14.683    MKO/per_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                                  1.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 deb_counter1/deb2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_counter1/deb2/delayed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.221%)  route 0.151ns (51.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.588     1.501    deb_counter1/deb2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  deb_counter1/deb2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  deb_counter1/deb2/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.151     1.794    deb_counter1/deb2/FSM_sequential_state_reg[1]_0[0]
    SLICE_X3Y31          FDRE                                         r  deb_counter1/deb2/delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.859     2.017    deb_counter1/deb2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  deb_counter1/deb2/delayed_reg/C
                         clock pessimism             -0.479     1.538    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.070     1.608    deb_counter1/deb2/delayed_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 gen/i_reg_rep[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/i_reg_rep_rep[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.867%)  route 0.180ns (49.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.568     1.481    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y3          FDSE                                         r  gen/i_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDSE (Prop_fdse_C_Q)         0.141     1.622 f  gen/i_reg_rep[0]/Q
                         net (fo=5, routed)           0.180     1.802    gen/i_reg_rep[0]
    SLICE_X8Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  gen/i_rep_rep[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    gen/i_rep_rep[0]_i_1_n_0
    SLICE_X8Y4           FDSE                                         r  gen/i_reg_rep_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.838     1.996    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y4           FDSE                                         r  gen/i_reg_rep_rep[0]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X8Y4           FDSE (Hold_fdse_C_D)         0.120     1.637    gen/i_reg_rep_rep[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 deb_counter2/deb1/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_counter2/deb1/sig_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.568%)  route 0.126ns (40.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.511    deb_counter2/deb1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  deb_counter2/deb1/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  deb_counter2/deb1/sig_count_reg[2]/Q
                         net (fo=3, routed)           0.126     1.779    deb_counter2/deb1/sig_count_reg_n_0_[2]
    SLICE_X3Y0           LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  deb_counter2/deb1/sig_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    deb_counter2/deb1/sig_count[2]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  deb_counter2/deb1/sig_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.869     2.027    deb_counter2/deb1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  deb_counter2/deb1/sig_count_reg[2]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.092     1.603    deb_counter2/deb1/sig_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 gen/i_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/i_reg_rep_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.249ns (66.608%)  route 0.125ns (33.392%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.568     1.481    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  gen/i_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  gen/i_reg_rep[4]/Q
                         net (fo=4, routed)           0.125     1.747    gen/i_reg_rep[4]
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  gen/i_reg_rep_rep[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    gen/i_reg_rep_rep[4]_i_1_n_4
    SLICE_X9Y4           FDRE                                         r  gen/i_reg_rep_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.838     1.996    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  gen/i_reg_rep_rep[4]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X9Y4           FDRE (Hold_fdre_C_D)         0.105     1.622    gen/i_reg_rep_rep[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 deb_counter2/deb2/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_counter2/deb2/sig_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.799%)  route 0.146ns (41.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.592     1.505    deb_counter2/deb2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  deb_counter2/deb2/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  deb_counter2/deb2/sig_count_reg[0]/Q
                         net (fo=5, routed)           0.146     1.816    deb_counter2/deb2/sig_count_reg_n_0_[0]
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  deb_counter2/deb2/sig_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    deb_counter2/deb2/sig_count[2]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  deb_counter2/deb2/sig_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.861     2.019    deb_counter2/deb2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  deb_counter2/deb2/sig_count_reg[2]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.121     1.626    deb_counter2/deb2/sig_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 deb_counter1/deb2/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_counter1/deb2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.505%)  route 0.143ns (43.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.588     1.501    deb_counter1/deb2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  deb_counter1/deb2/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  deb_counter1/deb2/sig_count_reg[2]/Q
                         net (fo=3, routed)           0.143     1.786    deb_counter1/deb2/sig_count_reg_n_0_[2]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  deb_counter1/deb2/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.831    deb_counter1/deb2/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X4Y31          FDRE                                         r  deb_counter1/deb2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.857     2.015    deb_counter1/deb2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  deb_counter1/deb2/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.092     1.593    deb_counter1/deb2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 gen/i_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/i_reg_rep_rep[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.249ns (64.514%)  route 0.137ns (35.486%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.568     1.481    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  gen/i_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  gen/i_reg_rep[8]/Q
                         net (fo=4, routed)           0.137     1.759    gen/i_reg_rep[8]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  gen/i_reg_rep_rep[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    gen/i_reg_rep_rep[8]_i_1_n_4
    SLICE_X9Y5           FDRE                                         r  gen/i_reg_rep_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.838     1.996    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  gen/i_reg_rep_rep[8]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.105     1.622    gen/i_reg_rep_rep[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 deb_counter2/deb1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_counter2/deb1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.955%)  route 0.152ns (45.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.511    deb_counter2/deb1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  deb_counter2/deb1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  deb_counter2/deb1/FSM_sequential_state_reg[1]/Q
                         net (fo=71, routed)          0.152     1.805    deb_counter2/deb1/state__0_1[1]
    SLICE_X3Y0           LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  deb_counter2/deb1/FSM_sequential_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.850    deb_counter2/deb1/FSM_sequential_state[1]_i_1__2_n_0
    SLICE_X3Y0           FDRE                                         r  deb_counter2/deb1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.869     2.027    deb_counter2/deb1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  deb_counter2/deb1/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.092     1.603    deb_counter2/deb1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 deb_counter2/deb1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_counter2/deb1/sig_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.192ns (54.041%)  route 0.163ns (45.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.511    deb_counter2/deb1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  deb_counter2/deb1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  deb_counter2/deb1/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.163     1.816    deb_counter2/deb1/state__0_1[0]
    SLICE_X3Y0           LUT5 (Prop_lut5_I1_O)        0.051     1.867 r  deb_counter2/deb1/sig_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    deb_counter2/deb1/sig_count[1]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  deb_counter2/deb1/sig_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.869     2.027    deb_counter2/deb1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  deb_counter2/deb1/sig_count_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.107     1.618    deb_counter2/deb1/sig_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 deb_counter2/deb1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_counter2/deb1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.793%)  route 0.153ns (45.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.511    deb_counter2/deb1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  deb_counter2/deb1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  deb_counter2/deb1/FSM_sequential_state_reg[1]/Q
                         net (fo=71, routed)          0.153     1.806    deb_counter2/deb1/state__0_1[1]
    SLICE_X3Y0           LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  deb_counter2/deb1/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.851    deb_counter2/deb1/FSM_sequential_state[0]_i_1__2_n_0
    SLICE_X3Y0           FDRE                                         r  deb_counter2/deb1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.869     2.027    deb_counter2/deb1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  deb_counter2/deb1/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.091     1.602    deb_counter2/deb1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18     MKO/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18     MKO/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19     MKO/clean_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18     MKO/clean_reg_P/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18     MKO/debounce_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18     MKO/debounce_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18     MKO/debounce_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12     MKO/per_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14     MKO/per_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14     MKO/per_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14     MKO/per_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17     MKO/per_counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17     MKO/per_counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17     MKO/per_counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17     MKO/per_counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13     MKO/per_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13     MKO/per_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13     MKO/per_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13     MKO/per_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     MKO/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     MKO/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18     MKO/clean_reg_P/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     MKO/debounce_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     MKO/debounce_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     MKO/debounce_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18     MKO/per_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18     MKO/per_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18     MKO/per_counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18     MKO/per_counter_reg[27]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 deb_counter1/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MKO/clean_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.642ns (18.456%)  route 2.837ns (81.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620     5.172    deb_counter1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_counter1/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_counter1/sig_count_reg[0]/Q
                         net (fo=67, routed)          2.053     7.742    deb_counter1/sig_count_reg[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I3_O)        0.124     7.866 f  deb_counter1/clean_reg_LDC_i_2/O
                         net (fo=2, routed)           0.784     8.650    MKO/clean_reg_C_0
    SLICE_X2Y19          FDCE                                         f  MKO/clean_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.511    14.883    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  MKO/clean_reg_C/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X2Y19          FDCE (Recov_fdce_C_CLR)     -0.319    14.787    MKO/clean_reg_C
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 deb_counter1/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MKO/clean_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.664ns (20.655%)  route 2.551ns (79.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620     5.172    deb_counter1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_counter1/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_counter1/sig_count_reg[0]/Q
                         net (fo=67, routed)          2.053     7.742    deb_counter1/sig_count_reg[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.146     7.888 f  deb_counter1/clean_reg_LDC_i_1/O
                         net (fo=2, routed)           0.498     8.387    MKO/clean_reg_P_0
    SLICE_X2Y18          FDPE                                         f  MKO/clean_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.512    14.884    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  MKO/clean_reg_P/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X2Y18          FDPE (Recov_fdpe_C_PRE)     -0.565    14.542    MKO/clean_reg_P
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 MKO/clean_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.670ns (21.748%)  route 2.411ns (78.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.629     5.181    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  MKO/clean_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.699 r  MKO/clean_reg_P/Q
                         net (fo=5, routed)           0.971     6.670    MKO/clean_reg_P_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.152     6.822 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          1.439     8.262    gen/clear
    SLICE_X4Y26          FDCE                                         f  gen/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.505    14.877    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  gen/counter_reg[28]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y26          FDCE (Recov_fdce_C_CLR)     -0.613    14.487    gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 MKO/clean_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.670ns (21.748%)  route 2.411ns (78.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.629     5.181    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  MKO/clean_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.699 r  MKO/clean_reg_P/Q
                         net (fo=5, routed)           0.971     6.670    MKO/clean_reg_P_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.152     6.822 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          1.439     8.262    gen/clear
    SLICE_X4Y26          FDCE                                         f  gen/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.505    14.877    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  gen/counter_reg[29]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y26          FDCE (Recov_fdce_C_CLR)     -0.613    14.487    gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 MKO/clean_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.670ns (21.748%)  route 2.411ns (78.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.629     5.181    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  MKO/clean_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.699 r  MKO/clean_reg_P/Q
                         net (fo=5, routed)           0.971     6.670    MKO/clean_reg_P_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.152     6.822 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          1.439     8.262    gen/clear
    SLICE_X4Y26          FDCE                                         f  gen/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.505    14.877    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  gen/counter_reg[30]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y26          FDCE (Recov_fdce_C_CLR)     -0.613    14.487    gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 MKO/clean_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.670ns (21.748%)  route 2.411ns (78.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.629     5.181    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  MKO/clean_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.699 r  MKO/clean_reg_P/Q
                         net (fo=5, routed)           0.971     6.670    MKO/clean_reg_P_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.152     6.822 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          1.439     8.262    gen/clear
    SLICE_X4Y26          FDCE                                         f  gen/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.505    14.877    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  gen/counter_reg[31]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y26          FDCE (Recov_fdce_C_CLR)     -0.613    14.487    gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 MKO/clean_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/pwm_out_reg_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.670ns (21.792%)  route 2.405ns (78.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.629     5.181    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  MKO/clean_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.699 r  MKO/clean_reg_P/Q
                         net (fo=5, routed)           0.971     6.670    MKO/clean_reg_P_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.152     6.822 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          1.433     8.255    gen/clear
    SLICE_X3Y25          FDCE                                         f  gen/pwm_out_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.505    14.877    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  gen/pwm_out_reg_lopt_replica/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.613    14.487    gen/pwm_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 MKO/clean_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.670ns (22.771%)  route 2.272ns (77.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.629     5.181    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  MKO/clean_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.699 r  MKO/clean_reg_P/Q
                         net (fo=5, routed)           0.971     6.670    MKO/clean_reg_P_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.152     6.822 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          1.301     8.123    gen/clear
    SLICE_X4Y25          FDCE                                         f  gen/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.503    14.875    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  gen/counter_reg[24]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X4Y25          FDCE (Recov_fdce_C_CLR)     -0.613    14.485    gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 MKO/clean_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.670ns (22.771%)  route 2.272ns (77.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.629     5.181    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  MKO/clean_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.699 r  MKO/clean_reg_P/Q
                         net (fo=5, routed)           0.971     6.670    MKO/clean_reg_P_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.152     6.822 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          1.301     8.123    gen/clear
    SLICE_X4Y25          FDCE                                         f  gen/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.503    14.875    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  gen/counter_reg[25]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X4Y25          FDCE (Recov_fdce_C_CLR)     -0.613    14.485    gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 MKO/clean_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.670ns (22.771%)  route 2.272ns (77.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.629     5.181    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  MKO/clean_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.699 r  MKO/clean_reg_P/Q
                         net (fo=5, routed)           0.971     6.670    MKO/clean_reg_P_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.152     6.822 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          1.301     8.123    gen/clear
    SLICE_X4Y25          FDCE                                         f  gen/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.503    14.875    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  gen/counter_reg[26]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X4Y25          FDCE (Recov_fdce_C_CLR)     -0.613    14.485    gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  6.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MKO/clean_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.213ns (41.115%)  route 0.305ns (58.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.589     1.502    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  MKO/clean_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  MKO/clean_reg_C/Q
                         net (fo=5, routed)           0.105     1.772    MKO/clean_reg_C_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.049     1.821 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          0.200     2.020    gen/clear
    SLICE_X4Y20          FDCE                                         f  gen/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.855     2.013    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  gen/counter_reg[4]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.159     1.375    gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MKO/clean_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.213ns (41.115%)  route 0.305ns (58.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.589     1.502    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  MKO/clean_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  MKO/clean_reg_C/Q
                         net (fo=5, routed)           0.105     1.772    MKO/clean_reg_C_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.049     1.821 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          0.200     2.020    gen/clear
    SLICE_X4Y20          FDCE                                         f  gen/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.855     2.013    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  gen/counter_reg[5]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.159     1.375    gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MKO/clean_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.213ns (41.115%)  route 0.305ns (58.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.589     1.502    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  MKO/clean_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  MKO/clean_reg_C/Q
                         net (fo=5, routed)           0.105     1.772    MKO/clean_reg_C_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.049     1.821 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          0.200     2.020    gen/clear
    SLICE_X4Y20          FDCE                                         f  gen/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.855     2.013    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  gen/counter_reg[6]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.159     1.375    gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MKO/clean_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.213ns (41.115%)  route 0.305ns (58.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.589     1.502    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  MKO/clean_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  MKO/clean_reg_C/Q
                         net (fo=5, routed)           0.105     1.772    MKO/clean_reg_C_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.049     1.821 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          0.200     2.020    gen/clear
    SLICE_X4Y20          FDCE                                         f  gen/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.855     2.013    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  gen/counter_reg[7]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.159     1.375    gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 MKO/clean_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.213ns (37.144%)  route 0.360ns (62.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.589     1.502    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  MKO/clean_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  MKO/clean_reg_C/Q
                         net (fo=5, routed)           0.105     1.772    MKO/clean_reg_C_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.049     1.821 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          0.255     2.076    gen/clear
    SLICE_X4Y19          FDCE                                         f  gen/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.856     2.014    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  gen/counter_reg[0]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.159     1.376    gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 MKO/clean_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.213ns (37.144%)  route 0.360ns (62.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.589     1.502    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  MKO/clean_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  MKO/clean_reg_C/Q
                         net (fo=5, routed)           0.105     1.772    MKO/clean_reg_C_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.049     1.821 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          0.255     2.076    gen/clear
    SLICE_X4Y19          FDCE                                         f  gen/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.856     2.014    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  gen/counter_reg[1]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.159     1.376    gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 MKO/clean_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.213ns (37.144%)  route 0.360ns (62.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.589     1.502    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  MKO/clean_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  MKO/clean_reg_C/Q
                         net (fo=5, routed)           0.105     1.772    MKO/clean_reg_C_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.049     1.821 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          0.255     2.076    gen/clear
    SLICE_X4Y19          FDCE                                         f  gen/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.856     2.014    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  gen/counter_reg[2]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.159     1.376    gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 MKO/clean_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.213ns (37.144%)  route 0.360ns (62.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.589     1.502    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  MKO/clean_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  MKO/clean_reg_C/Q
                         net (fo=5, routed)           0.105     1.772    MKO/clean_reg_C_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.049     1.821 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          0.255     2.076    gen/clear
    SLICE_X4Y19          FDCE                                         f  gen/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.856     2.014    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  gen/counter_reg[3]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.159     1.376    gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 MKO/clean_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.213ns (36.639%)  route 0.368ns (63.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.589     1.502    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  MKO/clean_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  MKO/clean_reg_C/Q
                         net (fo=5, routed)           0.105     1.772    MKO/clean_reg_C_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.049     1.821 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          0.263     2.084    gen/clear
    SLICE_X4Y21          FDCE                                         f  gen/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.854     2.012    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  gen/counter_reg[10]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.159     1.374    gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 MKO/clean_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.213ns (36.639%)  route 0.368ns (63.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.589     1.502    MKO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  MKO/clean_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  MKO/clean_reg_C/Q
                         net (fo=5, routed)           0.105     1.772    MKO/clean_reg_C_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.049     1.821 f  MKO/pwm_out_i_2/O
                         net (fo=34, routed)          0.263     2.084    gen/clear
    SLICE_X4Y21          FDCE                                         f  gen/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.854     2.012    gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  gen/counter_reg[11]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.159     1.374    gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.709    





