


ARM Macro Assembler    Page 1 


    1 00000000                 AREA             |.text|, CODE, READONLY ; Defin
                                                            e the area for the 
                                                            code
    2 00000000                 THUMB                        ; Specify that this
                                                             is THUMB code
    3 00000000         
    4 00000000                 EXPORT           UART2_Init_A ; Make UART2_Init_
                                                            A available externa
                                                            lly
    5 00000000         
    6 00000000         UART2_Init_A
    7 00000000 B500            PUSH             {lr}        ; Save the link reg
                                                            ister
    8 00000002         
    9 00000002         ; Enable the UART2 clock and GPIOA clock
   10 00000002         ; page 50
   11 00000002         ;0x4002 1000 - Reset and clock control RCC
   12 00000002 4916            LDR              R1, =0x4002101C ; RCC->APB1ENR
   13 00000004 6808            LDR              R0, [R1]    ; Load RCC->APB1ENR
                                                            
   14 00000006 F450 3000       ORRS             R0, R0, #(1 << 17) ; Set bit 17
                                                             to enable UART2 cl
                                                            ock
   15 0000000A 6008            STR              R0, [R1]    ; Store the updated
                                                             value back to RCC-
                                                            >APB1ENR
   16 0000000C         
   17 0000000C         ; Enable GPIOA clock
   18 0000000C 4914            LDR              R1, =0x40021018 ; RCC->APB2ENR
   19 0000000E 6808            LDR              R0, [R1]    ; Load RCC->APB2ENR
                                                            
   20 00000010 F050 0004       ORRS             R0, R0, #(1 << 2) ; Set bit 2 t
                                                            o enable GPIOA cloc
                                                            k
   21 00000014 6008            STR              R0, [R1]    ; Store the updated
                                                             value back to RCC-
                                                            >APB2ENR
   22 00000016         
   23 00000016         ; Configure UART2 pins (PA2 -> TX, PA3 -> RX)
   24 00000016 4913            LDR              R1, =0x40010800 ; GPIOA->CRL
   25 00000018 6808            LDR              R0, [R1]    ; Load GPIOA->CRL
   26 0000001A F420 407F       BIC              R0, R0, #(0xFF << 8) ; Clear co
                                                            nfiguration bits fo
                                                            r PA2 and PA3
   27 0000001E F450 6030       ORRS             R0, R0, #(0xB << 8) ; Set PA2 a
                                                            s alternate functio
                                                            n push-pull
   28 00000022 F450 4080       ORRS             R0, R0, #(0x4 << 12) ; Set PA3 
                                                            as input floating
   29 00000026 6008            STR              R0, [R1]    ; Store back to GPI
                                                            OA->CRL
   30 00000028         ; page 821 part 27.6
   31 00000028         ; Enable USART2, configure word length and stop bits
   32 00000028 490F            LDR              R1, =0x4000440C ; USART2->CR1
   33 0000002A F44F 5000       MOV              R0, #0x2000 ; USART Enable bit 
                                                            (bit 13)
   34 0000002E 6008            STR              R0, [R1]
   35 00000030         
   36 00000030 490E            LDR              R1, =0x40004410 ; USART2->CR2



ARM Macro Assembler    Page 2 


   37 00000032 F04F 0000       MOV              R0, #0      ; Clear CR2 (1 stop
                                                             bit is already cle
                                                            ar)
   38 00000036 6008            STR              R0, [R1]
   39 00000038         ;
   40 00000038         ; Set baud rate
   41 00000038 490D            LDR              R1, =0x40004408 ; USART2->BRR
   42 0000003A F44F 709C       MOV              R0, #0x138  ; Baud rate of 1152
                                                            00 (assuming 36MHz 
                                                            clock)
   43 0000003E 6008            STR              R0, [R1]
   44 00000040         
   45 00000040         ; Enable the Transmitter/Receiver
   46 00000040 4909            LDR              R1, =0x4000440C ; USART2->CR1
   47 00000042 6808            LDR              R0, [R1]
   48 00000044 F050 0004       ORRS             R0, R0, #(1 << 2) 
                                                            ; Enable Receiver
   49 00000048 F050 0008       ORRS             R0, R0, #(1 << 3) ; Enable Tran
                                                            smitter
   50 0000004C F050 0020       ORRS             R0, R0, #(1 << 5) ; Enable RXNE
                                                             Interrupt
   51 00000050 6008            STR              R0, [R1]
   52 00000052         
   53 00000052         ; Enable UART2 interrupt
   54 00000052         ; page 202
   55 00000052         ; page 208 
   56 00000052         ; page 120 manual (2)
   57 00000052         ; table 33 (2)
   58 00000052 4908            LDR              R1, =0xE000E104 ; NVIC ISER1 (U
                                                            ART2_IRQn is 38, IS
                                                            ER1 covers IRQ 32-6
                                                            3)
   59 00000054 F04F 0040       MOV              R0, #(1 << 6) ; USART2_IRQn is 
                                                            38, bit 6 in ISER1
   60 00000058 6008            STR              R0, [R1]
   61 0000005A         
   62 0000005A BD00            POP              {pc}        ; Restore the link 
                                                            register and return
                                                            
   63 0000005C         
   64 0000005C                 END                          ; Mark the end of t
                                                            his file
              4002101C 
              40021018 
              40010800 
              4000440C 
              40004410 
              40004408 
              E000E104 
Command Line: --debug --xref --diag_suppress=9931,A1950W --cpu=Cortex-M3 --depe
nd=.\objects\uart2_init.d -o.\objects\uart2_init.o -I..\Lab10_SpaceInvaders -I.
\RTE\Device\STM32F103C8 -I.\RTE\_Target_1 -I"C:\Users\Vu Duy Phuong\AppData\Loc
al\Arm\Packs\ARM\CMSIS\6.1.0\CMSIS\Core\Include" -I"C:\Users\Vu Duy Phuong\AppD
ata\Local\Arm\Packs\Keil\STM32F1xx_DFP\2.4.1\Device\Include" --predefine="__UVI
SION_VERSION SETA 540" --predefine="STM32F10X_MD SETA 1" --predefine="_RTE_ SET
A 1" --list=.\listings\uart2_init.lst UART2_INIT.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 1 in file UART2_INIT.s
   Uses
      None
Comment: .text unused
UART2_Init_A 00000000

Symbol: UART2_Init_A
   Definitions
      At line 6 in file UART2_INIT.s
   Uses
      At line 4 in file UART2_INIT.s
Comment: UART2_Init_A used once
2 symbols
337 symbols in table
