Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/shift16_18.v" into library work
Parsing module <shift16_18>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/counter_19.v" into library work
Parsing module <counter_19>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/compare16_16.v" into library work
Parsing module <compare16_16>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/boolean16_17.v" into library work
Parsing module <boolean16_17>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/adder16_15.v" into library work
Parsing module <adder16_15>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/timer_12.v" into library work
Parsing module <timer_12>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/snake_10.v" into library work
Parsing module <snake_10>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/sevenseg_4.v" into library work
Parsing module <sevenseg_4>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/sel4_2.v" into library work
Parsing module <sel4_2>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/score_11.v" into library work
Parsing module <score_11>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/reset_conditioner_7.v" into library work
Parsing module <reset_conditioner_7>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/render_14.v" into library work
Parsing module <render_14>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/gameengine_8.v" into library work
Parsing module <gameengine_8>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/food_13.v" into library work
Parsing module <food_13>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/controls_9.v" into library work
Parsing module <controls_9>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/controllogic_6.v" into library work
Parsing module <controllogic_6>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/alu16_1.v" into library work
Parsing module <alu16_1>.
Analyzing Verilog file "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu16_1>.

Elaborating module <adder16_15>.

Elaborating module <compare16_16>.

Elaborating module <boolean16_17>.

Elaborating module <shift16_18>.
WARNING:HDLCompiler:1127 - "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 44: Assignment to M_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 45: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 46: Assignment to M_alu_n ignored, since the identifier is never used

Elaborating module <sel4_2>.

Elaborating module <sevenseg_4>.
WARNING:HDLCompiler:413 - "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/sevenseg_4.v" Line 33: Result of 16-bit expression is truncated to fit in 4-bit target.

Elaborating module <controllogic_6>.

Elaborating module <reset_conditioner_7>.

Elaborating module <gameengine_8>.

Elaborating module <controls_9>.

Elaborating module <snake_10>.

Elaborating module <score_11>.

Elaborating module <timer_12>.

Elaborating module <food_13>.

Elaborating module <render_14>.

Elaborating module <counter_19>.
WARNING:HDLCompiler:1127 - "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 222: Assignment to rst ignored, since the identifier is never used
WARNING:Xst:2972 - "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/mojo_top_0.v" line 120. All outputs of instance <reset_cond> of block <reset_conditioner_7> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/mojo_top_0.v" line 39: Output port <z> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/mojo_top_0.v" line 39: Output port <v> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/mojo_top_0.v" line 39: Output port <n> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/mojo_top_0.v" line 120: Output port <out> of the instance <reset_cond> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 222
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 222
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 222
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 222
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 222
    Found 1-bit tristate buffer for signal <avr_rx> created at line 222
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu16_1>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/alu16_1.v".
    Found 16-bit 4-to-1 multiplexer for signal <alufn[5]_M_compare_out[15]_wide_mux_0_OUT> created at line 90.
    Summary:
	inferred   2 Multiplexer(s).
Unit <alu16_1> synthesized.

Synthesizing Unit <adder16_15>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/adder16_15.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <n0031> created at line 27.
    Found 16-bit adder for signal <a[15]_GND_3_o_add_2_OUT> created at line 27.
    Found 16x16-bit multiplier for signal <n0025> created at line 32.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <adder16_15> synthesized.

Synthesizing Unit <compare16_16>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/compare16_16.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare16_16> synthesized.

Synthesizing Unit <boolean16_17>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/boolean16_17.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <boolean16_17> synthesized.

Synthesizing Unit <shift16_18>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/shift16_18.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[15]_shift_left_0_OUT> created at line 21
    Found 16-bit shifter logical right for signal <a[15]_b[15]_shift_right_1_OUT> created at line 24
    Found 16-bit shifter arithmetic right for signal <a[15]_b[15]_shift_right_2_OUT> created at line 27
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 19.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift16_18> synthesized.

Synthesizing Unit <sel4_2>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/sel4_2.v".
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 21.
    Summary:
	inferred   1 Multiplexer(s).
Unit <sel4_2> synthesized.

Synthesizing Unit <sevenseg_4>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/sevenseg_4.v".
    Found 4-bit subtractor for signal <d[3]_PWR_8_o_sub_2_OUT> created at line 29.
    Found 4-bit subtractor for signal <d[15]_PWR_8_o_sub_6_OUT> created at line 35.
    Found 16x7-bit Read Only RAM for signal <ones_out>
    Found 16x7-bit Read Only RAM for signal <tens_out>
    Found 4-bit comparator greater for signal <PWR_8_o_d[3]_LessThan_1_o> created at line 28
    Found 4-bit comparator greater for signal <PWR_8_o_d[15]_LessThan_5_o> created at line 34
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <sevenseg_4> synthesized.

Synthesizing Unit <div_16u_4u>.
    Related source file is "".
    Found 20-bit adder for signal <GND_12_o_b[3]_add_1_OUT> created at line 0.
    Found 19-bit adder for signal <GND_12_o_b[3]_add_3_OUT> created at line 0.
    Found 18-bit adder for signal <GND_12_o_b[3]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <GND_12_o_b[3]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[3]_add_9_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_12_o_add_11_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_12_o_add_13_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_12_o_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_12_o_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_12_o_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_12_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_12_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_12_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_12_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_12_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_12_o_add_31_OUT[15:0]> created at line 0.
    Found 20-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_4u> synthesized.

Synthesizing Unit <controllogic_6>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/controllogic_6.v".
    Summary:
	no macro.
Unit <controllogic_6> synthesized.

Synthesizing Unit <gameengine_8>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/gameengine_8.v".
    Found 4-bit register for signal <M_gamefsm_q>.
    Found finite state machine <FSM_0> for signal <M_gamefsm_q>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 24                                             |
    | Inputs             | 4                                              |
    | Outputs            | 16                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <gameengine_8> synthesized.

Synthesizing Unit <controls_9>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/controls_9.v".
    Found 4-bit register for signal <M_x_q>.
    Found 4-bit register for signal <M_y_q>.
    Found 4-bit register for signal <M_z_q>.
    Found 3-bit register for signal <M_direction_q>.
    Found finite state machine <FSM_1> for signal <M_direction_q>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 41                                             |
    | Inputs             | 6                                              |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <controls_9> synthesized.

Synthesizing Unit <snake_10>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/snake_10.v".
    Found 4-bit register for signal <M_hd_y_q>.
    Found 4-bit register for signal <M_hd_z_q>.
    Found 12-bit register for signal <M_hd_pos_q>.
    Found 12-bit register for signal <M_bd_pos_q>.
    Found 12-bit register for signal <M_tl_pos_q>.
    Found 4-bit register for signal <M_hd_x_q>.
    Found 4-bit adder for signal <M_hd_x_q[3]_dx[3]_add_0_OUT> created at line 38.
    Found 4-bit adder for signal <M_hd_y_q[3]_dy[3]_add_1_OUT> created at line 39.
    Found 4-bit adder for signal <M_hd_z_q[3]_dz[3]_add_2_OUT> created at line 40.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <snake_10> synthesized.

Synthesizing Unit <score_11>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/score_11.v".
    Found 16-bit register for signal <M_score_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <score_11> synthesized.

Synthesizing Unit <timer_12>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/timer_12.v".
    Found 6-bit register for signal <M_game_time_counter_q>.
    Found 27-bit register for signal <M_clk_counter_q>.
    Found 6-bit subtractor for signal <game_time> created at line 35.
    Found 27-bit adder for signal <M_clk_counter_q[26]_GND_19_o_add_0_OUT> created at line 29.
    Found 6-bit adder for signal <M_game_time_counter_q[5]_GND_19_o_add_1_OUT> created at line 32.
    Found 6-bit comparator greater for signal <time_out> created at line 36
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <timer_12> synthesized.

Synthesizing Unit <food_13>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/food_13.v".
    Found 4-bit register for signal <M_pos_y_q>.
    Found 4-bit register for signal <M_pos_z_q>.
    Found 4-bit register for signal <M_rnd_x_q>.
    Found 4-bit register for signal <M_rnd_y_q>.
    Found 4-bit register for signal <M_rnd_z_q>.
    Found 4-bit register for signal <M_pos_x_q>.
    Found 4-bit adder for signal <M_rnd_x_q[3]_GND_20_o_add_0_OUT> created at line 31.
    Found 4-bit adder for signal <M_rnd_y_q[3]_GND_20_o_add_2_OUT> created at line 34.
    Found 4-bit adder for signal <M_rnd_z_q[3]_GND_20_o_add_4_OUT> created at line 37.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <food_13> synthesized.

Synthesizing Unit <render_14>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/render_14.v".
    Found 25-bit register for signal <M_cols_q>.
    Found 125-bit register for signal <M_snk_hd_state_q>.
    Found 125-bit register for signal <M_snk_bd_state_q>.
    Found 125-bit register for signal <M_snk_tl_state_q>.
    Found 125-bit register for signal <M_food_state_q>.
    Found 125-bit register for signal <M_led_state_q>.
    Found 5-bit register for signal <M_rows_q>.
    Found finite state machine <FSM_2> for signal <M_rows_q>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | M_muxclk_value (rising_edge)                   |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <n0123[7:0]> created at line 92.
    Found 9-bit adder for signal <n0081> created at line 92.
    Found 8-bit adder for signal <n0129[7:0]> created at line 94.
    Found 9-bit adder for signal <n0086> created at line 94.
    Found 8-bit adder for signal <n0135[7:0]> created at line 96.
    Found 9-bit adder for signal <n0091> created at line 96.
    Found 8-bit adder for signal <n0141[7:0]> created at line 98.
    Found 9-bit adder for signal <n0096> created at line 98.
    Found 3x4-bit multiplier for signal <PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT> created at line 92.
    Found 5x4-bit multiplier for signal <n0125> created at line 92.
    Found 4x3-bit multiplier for signal <snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT> created at line 94.
    Found 4x5-bit multiplier for signal <n0131> created at line 94.
    Found 4x3-bit multiplier for signal <snk_tl_pos[7]_PWR_20_o_MuLt_11_OUT> created at line 96.
    Found 4x5-bit multiplier for signal <n0137> created at line 96.
    Found 3x4-bit multiplier for signal <PWR_20_o_food_pos[7]_MuLt_16_OUT> created at line 98.
    Found 5x4-bit multiplier for signal <n0143> created at line 98.
    Summary:
	inferred   8 Multiplier(s).
	inferred   8 Adder/Subtractor(s).
	inferred 650 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <render_14> synthesized.

Synthesizing Unit <counter_19>.
    Related source file is "D:/Gitclones/SNAK3D2/work/planAhead/SNAK3D/SNAK3D.srcs/sources_1/imports/verilog/counter_19.v".
    Found 16-bit register for signal <M_ctr_q>.
    Found 16-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <counter_19> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port Read Only RAM                    : 4
# Multipliers                                          : 9
 16x16-bit multiplier                                  : 1
 4x3-bit multiplier                                    : 4
 5x4-bit multiplier                                    : 4
# Adders/Subtractors                                   : 56
 16-bit adder                                          : 27
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 19-bit adder                                          : 2
 20-bit adder                                          : 2
 27-bit adder                                          : 1
 4-bit adder                                           : 6
 4-bit subtractor                                      : 4
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 8-bit adder                                           : 4
 9-bit adder                                           : 4
# Registers                                            : 21
 12-bit register                                       : 5
 125-bit register                                      : 5
 16-bit register                                       : 2
 25-bit register                                       : 1
 27-bit register                                       : 1
 4-bit register                                        : 6
 6-bit register                                        : 1
# Comparators                                          : 39
 16-bit comparator lessequal                           : 26
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 4
 6-bit comparator greater                              : 1
# Multiplexers                                         : 451
 1-bit 2-to-1 multiplexer                              : 416
 16-bit 2-to-1 multiplexer                             : 11
 16-bit 4-to-1 multiplexer                             : 5
 25-bit 2-to-1 multiplexer                             : 5
 27-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 3
# Xors                                                 : 3
 1-bit xor2                                            : 1
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_19>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_19> synthesized (advanced).

Synthesizing (advanced) Unit <food_13>.
The following registers are absorbed into counter <M_rnd_x_q>: 1 register on signal <M_rnd_x_q>.
The following registers are absorbed into counter <M_rnd_z_q>: 1 register on signal <M_rnd_z_q>.
The following registers are absorbed into counter <M_rnd_y_q>: 1 register on signal <M_rnd_y_q>.
Unit <food_13> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <timerseg/Mram_tens_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <timerseg/tens_mod> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <time_display>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <timerseg/Mram_ones_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <timerseg/ones_mod> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <time_display>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <scoreseg/Mram_tens_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <scoreseg/tens_mod> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <score_display> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <scoreseg/Mram_ones_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <scoreseg/ones_mod> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <score_display> |          |
    -----------------------------------------------------------------------
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <render_14>.
	Multiplier <Mmult_n0125> in block <render_14> and adder/subtractor <Madd_n0081_Madd> in block <render_14> are combined into a MAC<Maddsub_n0125>.
	Multiplier <Mmult_n0137> in block <render_14> and adder/subtractor <Madd_n0091_Madd> in block <render_14> are combined into a MAC<Maddsub_n0137>.
	Multiplier <Mmult_n0131> in block <render_14> and adder/subtractor <Madd_n0086_Madd> in block <render_14> are combined into a MAC<Maddsub_n0131>.
	Multiplier <Mmult_n0143> in block <render_14> and adder/subtractor <Madd_n0096_Madd> in block <render_14> are combined into a MAC<Maddsub_n0143>.
	Multiplier <Mmult_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT> in block <render_14> and adder/subtractor <Madd_n0123[7:0]_Madd> in block <render_14> are combined into a MAC<Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT>.
	The following registers are also absorbed by the MAC: <snake/M_hd_pos_q> in block <mojo_top_0>.
	Multiplier <Mmult_snk_tl_pos[7]_PWR_20_o_MuLt_11_OUT> in block <render_14> and adder/subtractor <Madd_n0135[7:0]_Madd> in block <render_14> are combined into a MAC<Maddsub_snk_tl_pos[7]_PWR_20_o_MuLt_11_OUT>.
	The following registers are also absorbed by the MAC: <snake/M_tl_pos_q> in block <mojo_top_0>.
	Multiplier <Mmult_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT> in block <render_14> and adder/subtractor <Madd_n0129[7:0]_Madd> in block <render_14> are combined into a MAC<Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT>.
	The following registers are also absorbed by the MAC: <snake/M_bd_pos_q> in block <mojo_top_0>.
	Multiplier <Mmult_PWR_20_o_food_pos[7]_MuLt_16_OUT> in block <render_14> and adder/subtractor <Madd_n0141[7:0]_Madd> in block <render_14> are combined into a MAC<Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT>.
	The following registers are also absorbed by the MAC: <food/M_pos_x_q,M_pos_y_q,M_pos_z_q> in block <mojo_top_0>.
Unit <render_14> synthesized (advanced).

Synthesizing (advanced) Unit <timer_12>.
The following registers are absorbed into counter <M_clk_counter_q>: 1 register on signal <M_clk_counter_q>.
The following registers are absorbed into counter <M_game_time_counter_q>: 1 register on signal <M_game_time_counter_q>.
Unit <timer_12> synthesized (advanced).
WARNING:Xst:2677 - Node <snake/M_tl_pos_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <snake/M_tl_pos_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <snake/M_tl_pos_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <snake/M_tl_pos_q_11> of sequential type is unconnected in block <mojo_top_0>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port distributed Read Only RAM        : 4
# MACs                                                 : 8
 4x3-to-7-bit MAC                                      : 4
 5x4-to-7-bit MAC                                      : 4
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 41
 16-bit adder                                          : 32
 16-bit adder carry in                                 : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 4
 6-bit subtractor                                      : 1
# Counters                                             : 6
 16-bit up counter                                     : 1
 27-bit up counter                                     : 1
 4-bit up counter                                      : 3
 6-bit up counter                                      : 1
# Registers                                            : 734
 Flip-Flops                                            : 734
# Comparators                                          : 39
 16-bit comparator lessequal                           : 26
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 4
 6-bit comparator greater                              : 1
# Multiplexers                                         : 471
 1-bit 2-to-1 multiplexer                              : 441
 16-bit 2-to-1 multiplexer                             : 11
 16-bit 4-to-1 multiplexer                             : 5
 25-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 10
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 3
# Xors                                                 : 3
 1-bit xor2                                            : 1
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_gamefsm_q[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0010  | 0000000010
 0001  | 0000000100
 0100  | 0000001000
 0011  | 0000010000
 0111  | 0000100000
 0101  | 0001000000
 0110  | 0010000000
 1000  | 0100000000
 1010  | 1000000000
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <M_rows_q[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000001
 00001 | 000010
 00010 | 000100
 00100 | 001000
 01000 | 010000
 10000 | 100000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <control/FSM_1> on signal <M_direction_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
WARNING:Xst:2973 - All outputs of instance <alu/boole> of block <boolean16_17> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <alu/adder/Mmult_n0025> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:1426 - The value init of the FF/Latch render/M_rows_q_FSM_FFd6 hinder the constant cleaning in the block mojo_top_0.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT1_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT1_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <render/Maddsub_snk_tl_pos[7]_PWR_20_o_MuLt_11_OUT1_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT1_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <snake/M_hd_pos_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT1_1> 
INFO:Xst:2261 - The FF/Latch <snake/M_bd_pos_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT1_4> 
INFO:Xst:2261 - The FF/Latch <snake/M_hd_pos_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT1_4> 
INFO:Xst:2261 - The FF/Latch <snake/M_bd_pos_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT1_2> 
INFO:Xst:2261 - The FF/Latch <snake/M_bd_pos_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT1_3> 
INFO:Xst:2261 - The FF/Latch <M_pos_x_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT1_4> 
INFO:Xst:2261 - The FF/Latch <snake/M_hd_pos_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT1_3> 
INFO:Xst:2261 - The FF/Latch <snake/M_bd_pos_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT1_1> 
INFO:Xst:2261 - The FF/Latch <M_pos_x_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT1_2> 
INFO:Xst:2261 - The FF/Latch <M_pos_x_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT1_3> 
INFO:Xst:2261 - The FF/Latch <M_pos_x_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <render/Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT1_1> 
INFO:Xst:2261 - The FF/Latch <snake/M_hd_pos_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT1_2> 
INFO:Xst:2261 - The FF/Latch <M_z_q_1> in Unit <controls_9> is equivalent to the following 2 FFs/Latches, which will be removed : <M_z_q_2> <M_z_q_3> 
INFO:Xst:2261 - The FF/Latch <M_y_q_1> in Unit <controls_9> is equivalent to the following 2 FFs/Latches, which will be removed : <M_y_q_2> <M_y_q_3> 
INFO:Xst:2261 - The FF/Latch <M_x_q_1> in Unit <controls_9> is equivalent to the following 2 FFs/Latches, which will be removed : <M_x_q_2> <M_x_q_3> 

Optimizing unit <score_11> ...

Optimizing unit <mojo_top_0> ...

Optimizing unit <controls_9> ...

Optimizing unit <div_16u_4u> ...
WARNING:Xst:1293 - FF/Latch <food/M_rnd_z_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <food/M_rnd_y_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <food/M_rnd_x_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_pos_z_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_pos_y_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_pos_x_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 29.
FlipFlop game/M_gamefsm_q_FSM_FFd1 has been replicated 1 time(s)
FlipFlop game/M_gamefsm_q_FSM_FFd4 has been replicated 1 time(s)
FlipFlop game/M_gamefsm_q_FSM_FFd6 has been replicated 1 time(s)
FlipFlop game/M_gamefsm_q_FSM_FFd7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 810
 Flip-Flops                                            : 810

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1596
#      GND                         : 6
#      INV                         : 6
#      LUT1                        : 34
#      LUT2                        : 143
#      LUT3                        : 81
#      LUT4                        : 186
#      LUT5                        : 451
#      LUT6                        : 279
#      MUXCY                       : 191
#      MUXF7                       : 2
#      VCC                         : 4
#      XORCY                       : 213
# FlipFlops/Latches                : 810
#      FD                          : 31
#      FDR                         : 187
#      FDRE                        : 591
#      FDS                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 80
#      IBUF                        : 8
#      OBUF                        : 66
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             810  out of  11440     7%  
 Number of Slice LUTs:                 1180  out of   5720    20%  
    Number used as Logic:              1180  out of   5720    20%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1291
   Number with an unused Flip Flop:     481  out of   1291    37%  
   Number with an unused LUT:           111  out of   1291     8%  
   Number of fully used LUT-FF pairs:   699  out of   1291    54%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          88
 Number of bonded IOBs:                  81  out of    102    79%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 779   |
render/muxclk/M_ctr_q_15           | BUFG                   | 31    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.244ns (Maximum Frequency: 121.303MHz)
   Minimum input arrival time before clock: 4.387ns
   Maximum output required time after clock: 34.613ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.244ns (frequency: 121.303MHz)
  Total number of paths / destination ports: 311645 / 2149
-------------------------------------------------------------------------
Delay:               8.244ns (Levels of Logic = 10)
  Source:            M_pos_y_q_0 (FF)
  Destination:       render/M_food_state_q_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_pos_y_q_0 to render/M_food_state_q_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.525   0.874  M_pos_y_q_0 (M_pos_y_q_0)
     begin scope: 'render:food_pos<4>'
     LUT2:I0->O            1   0.250   0.000  Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_lut<2> (Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_cy<2> (Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_cy<2>)
     XORCY:CI->O           1   0.206   0.682  Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd1_xor<3> (Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_3)
     LUT1:I0->O            1   0.254   0.000  Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy<3>_rt (Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_cy<3>_rt)
     XORCY:LI->O           1   0.149   0.682  Maddsub_PWR_20_o_food_pos[7]_MuLt_16_OUT_Madd_xor<3> (n0141[7:0]<3>)
     LUT2:I1->O            1   0.254   0.000  Maddsub_n0143_Madd_lut<3> (Maddsub_n0143_Madd_lut<3>)
     XORCY:LI->O         110   0.149   2.240  Maddsub_n0143_Madd_xor<3> (n0096<3>)
     LUT3:I2->O           16   0.254   1.182  _n3196<6>11 (_n3196<6>1)
     LUT5:I4->O            1   0.254   0.000  _n3601<6>1 (_n3601)
     FDRE:D                    0.074          M_food_state_q_53
    ----------------------------------------
    Total                      8.244ns (2.584ns logic, 5.660ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'render/muxclk/M_ctr_q_15'
  Clock period: 3.784ns (frequency: 264.240MHz)
  Total number of paths / destination ports: 181 / 30
-------------------------------------------------------------------------
Delay:               3.784ns (Levels of Logic = 3)
  Source:            render/M_rows_q_FSM_FFd3 (FF)
  Destination:       render/M_cols_q_0 (FF)
  Source Clock:      render/muxclk/M_ctr_q_15 rising
  Destination Clock: render/muxclk/M_ctr_q_15 rising

  Data Path: render/M_rows_q_FSM_FFd3 to render/M_cols_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              27   0.525   1.891  M_rows_q_FSM_FFd3 (M_rows_q_FSM_FFd3)
     begin scope: 'render/M_rows_q_render:M_rows_q_FSM_FFd3'
     LUT6:I0->O            1   0.254   0.790  M_cols_d<16>1 (M_cols_d<16>)
     LUT2:I0->O            1   0.250   0.000  M_cols_d<16>3 (M_cols_d<16>_0)
     end scope: 'render/M_rows_q_render:M_cols_d<16>'
     FD:D                      0.074          M_cols_q_16
    ----------------------------------------
    Total                      3.784ns (1.103ns logic, 2.681ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 36 / 18
-------------------------------------------------------------------------
Offset:              4.387ns (Levels of Logic = 4)
  Source:            game_button<0> (PAD)
  Destination:       game/M_gamefsm_q_FSM_FFd10 (FF)
  Destination Clock: clk rising

  Data Path: game_button<0> to game/M_gamefsm_q_FSM_FFd10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   1.365  game_button_0_IBUF (game_button_0_IBUF)
     begin scope: 'game:game_end'
     LUT6:I0->O            1   0.254   1.112  aluout[15]_GND_15_o_equal_5_o<15>3_SW4 (N54)
     LUT6:I1->O            1   0.254   0.000  M_gamefsm_q_FSM_FFd10-In1 (M_gamefsm_q_FSM_FFd10-In)
     FDS:D                     0.074          M_gamefsm_q_FSM_FFd10
    ----------------------------------------
    Total                      4.387ns (1.910ns logic, 2.477ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'render/muxclk/M_ctr_q_15'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              4.872ns (Levels of Logic = 2)
  Source:            render/M_rows_q_FSM_FFd1 (FF)
  Destination:       layer_gnd<4> (PAD)
  Source Clock:      render/muxclk/M_ctr_q_15 rising

  Data Path: render/M_rows_q_FSM_FFd1 to layer_gnd<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              27   0.525   1.435  M_rows_q_FSM_FFd1 (M_rows_q_FSM_FFd1)
     end scope: 'render:led_rows_out<4>'
     OBUF:I->O                 2.912          layer_gnd_4_OBUF (layer_gnd<4>)
    ----------------------------------------
    Total                      4.872ns (3.437ns logic, 1.435ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2003158107 / 28
-------------------------------------------------------------------------
Offset:              34.613ns (Levels of Logic = 36)
  Source:            score/M_score_q_12 (FF)
  Destination:       score_display<10> (PAD)
  Source Clock:      clk rising

  Data Path: score/M_score_q_12 to score_display<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.525   1.340  M_score_q_12 (M_score_q_12)
     end scope: 'score:out<12>'
     begin scope: 'scoreseg:d<12>'
     begin scope: 'scoreseg/d[15]_PWR_8_o_div_3:a<12>'
     LUT5:I0->O            8   0.254   1.374  Mmux_a[0]_a[15]_MUX_399_o141 (a[13]_a[15]_MUX_386_o)
     LUT5:I0->O            2   0.254   0.726  o<7>11 (o<7>1)
     LUT6:I5->O            1   0.254   0.000  o<7>14_G (N269)
     MUXF7:I1->O          18   0.175   1.690  o<7>14 (o<7>)
     LUT6:I0->O            3   0.254   0.766  o<6>1_SW0 (N41)
     LUT5:I4->O           15   0.254   1.610  o<6>1 (o<6>)
     LUT6:I0->O            5   0.254   0.841  Mmux_a[0]_a[15]_MUX_463_o143 (Mmux_a[0]_a[15]_MUX_463_o143)
     LUT5:I4->O           20   0.254   1.286  o<5>15 (o<5>)
     LUT6:I5->O            4   0.254   0.804  Mmux_a[0]_a[15]_MUX_495_o1211 (Mmux_a[0]_a[15]_MUX_495_o121)
     LUT6:I5->O            9   0.254   1.204  Mmux_a[0]_a[15]_MUX_479_o111 (a[10]_a[15]_MUX_469_o)
     LUT6:I3->O           12   0.235   1.069  Madd_a[15]_GND_12_o_add_25_OUT_cy<12>11 (Madd_a[15]_GND_12_o_add_25_OUT_cy<12>)
     LUT4:I3->O           16   0.254   1.458  o<4>11 (o<4>)
     LUT6:I2->O            1   0.254   0.682  o<2>1114_SW0 (N264)
     LUT6:I5->O            2   0.254   1.181  o<2>1114 (o<2>111)
     LUT6:I0->O           45   0.254   2.192  o<3>1 (o<3>)
     LUT6:I0->O           17   0.254   1.209  o<2>13 (o<2>2)
     LUT4:I3->O            9   0.254   1.431  o<2>21 (o<2>)
     LUT6:I0->O            1   0.254   0.000  Madd_a[15]_GND_12_o_add_31_OUT[15:0]_lut<5> (Madd_a[15]_GND_12_o_add_31_OUT[15:0]_lut<5>)
     MUXCY:S->O            1   0.215   0.000  Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<5> (Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<6> (Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<7> (Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<8> (Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<9> (Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<10> (Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<11> (Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<12> (Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<13> (Madd_a[15]_GND_12_o_add_31_OUT[15:0]_cy<13>)
     XORCY:CI->O           1   0.206   1.137  Madd_a[15]_GND_12_o_add_31_OUT[15:0]_xor<14> (a[15]_GND_12_o_add_31_OUT[15:0]<14>)
     LUT6:I0->O            1   0.254   1.112  o<0>25 (o<0>24)
     LUT5:I0->O            1   0.254   0.000  o<0>28_G (N267)
     MUXF7:I1->O           7   0.175   1.365  o<0>28 (o<0>)
     end scope: 'scoreseg/d[15]_PWR_8_o_div_3:o<0>'
     LUT6:I0->O            1   0.254   0.681  Mram_tens_out31 (q<10>)
     end scope: 'scoreseg:q<10>'
     OBUF:I->O                 2.912          score_display_10_OBUF (score_display<10>)
    ----------------------------------------
    Total                     34.613ns (9.455ns logic, 25.158ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.244|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock render/muxclk/M_ctr_q_15
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    3.005|         |         |         |
render/muxclk/M_ctr_q_15|    3.784|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.81 secs
 
--> 

Total memory usage is 239284 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :   23 (   0 filtered)

