<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1503' type='void llvm::MachineInstr::addOperand(const llvm::MachineOperand &amp; Op)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1498'>/// Add an operand without providing an MF reference. This only works for
  /// instructions that are inserted in a basic block.
  ///
  /// MachineInstrBuilder and the two-argument addOperand(MF, MO) should be
  /// preferred.</doc>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='72' u='c' c='_ZN12_GLOBAL__N_112ExpandPostRA24TransferImplicitOperandsEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='246' u='c' c='_ZN4llvm13LiveVariables16HandlePhysRegUseEjRNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='258' u='c' c='_ZN4llvm13LiveVariables16HandlePhysRegUseEjRNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='269' u='c' c='_ZN4llvm13LiveVariables16HandlePhysRegUseEjRNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='382' u='c' c='_ZN4llvm13LiveVariables17HandlePhysRegKillEjPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='399' u='c' c='_ZN4llvm13LiveVariables17HandlePhysRegKillEjPNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='176' ll='182' type='void llvm::MachineInstr::addOperand(const llvm::MachineOperand &amp; Op)'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1841' u='c' c='_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1908' u='c' c='_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1945' u='c' c='_ZN4llvm12MachineInstr18addRegisterDefinedEjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOutliner.cpp' l='1257' u='c' c='_ZN12_GLOBAL__N_115MachineOutliner7outlineERN4llvm6ModuleERSt6vectorINS1_8outliner16OutlinedFunctionESaIS6_EERNS_17InstructionMapperE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1427' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1457' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1361' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1362' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1459' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3591' u='c' c='_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4641' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4642' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4647' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4663' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4664' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4738' u='c' c='_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='461' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9603' u='c' c='_ZNK4llvm17ARMTargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9608' u='c' c='_ZNK4llvm17ARMTargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9622' u='c' c='_ZNK4llvm17ARMTargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9623' u='c' c='_ZNK4llvm17ARMTargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='516' u='c' c='_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='547' u='c' c='_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2007' u='c' c='_ZN12_GLOBAL__N_117BitSimplification17genStoreImmediateEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstPropagation.cpp' l='3157' u='c' c='_ZN12_GLOBAL__N_121HexagonConstEvaluator16rewriteHexBranchERN4llvm12MachineInstrERKNS_22MachineConstPropagator7CellMapE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='852' u='c' c='_ZN12_GLOBAL__N_124HexagonEarlyIfConversion14updatePhiNodesEPN4llvm17MachineBasicBlockERKNS_11FlowPatternE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='854' u='c' c='_ZN12_GLOBAL__N_124HexagonEarlyIfConversion14updatePhiNodesEPN4llvm17MachineBasicBlockERKNS_11FlowPatternE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='538' u='c' c='_ZNK4llvm20HexagonFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='820' u='c' c='_ZNK4llvm20HexagonFrameLowering15updateExitPathsERNS_17MachineBasicBlockES2_RNS_9BitVectorES4_S4_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2413' u='c' c='_ZNK4llvm20HexagonFrameLowering34addCalleeSaveRegistersAsImpOperandEPNS_12MachineInstrERKSt6vectorINS_15CalleeSavedInfoESaIS4_EEbb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1909' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1922' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1923' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1935' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1936' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops22createPreheaderForLoopEPN4llvm11MachineLoopE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1591' u='c' c='_ZNK4llvm16HexagonInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4429' u='c' c='_ZNK4llvm16HexagonInstrInfo15setBundleNoShufENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonPeephole.cpp' l='219' u='c' c='_ZN12_GLOBAL__N_115HexagonPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonPeephole.cpp' l='226' u='c' c='_ZN12_GLOBAL__N_115HexagonPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='602' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs15createHalfInstrEjPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='624' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs15createHalfInstrEjPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsBranchExpansion.cpp' l='757' u='c' c='_ZN12_GLOBAL__N_119MipsBranchExpansion18expandToLongBranchERNS_7MBBInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3196' u='c' c='_ZL14swapMIOperandsRN4llvm12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3197' u='c' c='_ZL14swapMIOperandsRN4llvm12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3208' u='c' c='_ZL14swapMIOperandsRN4llvm12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3212' u='c' c='_ZL14swapMIOperandsRN4llvm12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3214' u='c' c='_ZL14swapMIOperandsRN4llvm12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3457' u='c' c='_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3460' u='c' c='_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTLSDynamicCall.cpp' l='118' u='c' c='_ZN12_GLOBAL__N_117PPCTLSDynamicCall12processBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTLSDynamicCall.cpp' l='127' u='c' c='_ZN12_GLOBAL__N_117PPCTLSDynamicCall12processBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='7213' u='c' c='_ZNK4llvm21SystemZTargetLowering20emitTransactionBeginERNS_12MachineInstrEPNS_17MachineBasicBlockEjb'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='7222' u='c' c='_ZNK4llvm21SystemZTargetLowering20emitTransactionBeginERNS_12MachineInstrEPNS_17MachineBasicBlockEjb'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='7227' u='c' c='_ZNK4llvm21SystemZTargetLowering20emitTransactionBeginERNS_12MachineInstrEPNS_17MachineBasicBlockEjb'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyCallIndirectFixup.cpp' l='135' u='c' c='_ZN12_GLOBAL__N_128WebAssemblyCallIndirectFixup20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='108' u='c' c='_ZL29convertImplicitDefToConstZeroPN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_15MachineFunctionERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='111' u='c' c='_ZL29convertImplicitDefToConstZeroPN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_15MachineFunctionERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='116' u='c' c='_ZL29convertImplicitDefToConstZeroPN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_15MachineFunctionERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='121' u='c' c='_ZL29convertImplicitDefToConstZeroPN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_15MachineFunctionERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='583' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector21selectFrameIndexOrGepERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreFrameLowering.cpp' l='404' u='c' c='_ZNK4llvm18XCoreFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
