--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.834ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y7.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y7.BX       net (fanout=2)        1.001   ftop/clkN210/unlock2
    SLICE_X60Y7.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.834ns (0.833ns logic, 1.001ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.671ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.025 - 0.036)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y8.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y7.G2       net (fanout=1)        0.404   ftop/clkN210/locked_d
    SLICE_X60Y7.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (1.267ns logic, 0.404ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.251ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.032 - 0.029)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y8.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y7.G2       net (fanout=1)        0.324   ftop/clkN210/locked_d
    SLICE_X60Y7.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (0.927ns logic, 0.324ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y7.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y7.BX       net (fanout=2)        0.800   ftop/clkN210/unlock2
    SLICE_X60Y7.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (0.579ns logic, 0.800ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y7.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y7.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y7.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y7.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y7.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y7.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X67Y20.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X67Y20.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X67Y20.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13688 paths analyzed, 1972 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.882ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.713ns (Levels of Logic = 5)
  Clock Path Skew:      -0.169ns (0.570 - 0.739)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y170.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X89Y176.G4     net (fanout=5)        0.875   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X89Y176.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y164.F1     net (fanout=40)       1.411   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y164.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<23>_SW0
    SLICE_X95Y165.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N48
    SLICE_X95Y165.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<23>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (3.608ns logic, 4.105ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.671ns (Levels of Logic = 5)
  Clock Path Skew:      -0.119ns (0.570 - 0.689)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y176.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X89Y177.BX     net (fanout=27)       0.997   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X89Y177.F5     Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y176.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y164.F1     net (fanout=40)       1.411   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y164.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<23>_SW0
    SLICE_X95Y165.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N48
    SLICE_X95Y165.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<23>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (3.444ns logic, 4.227ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.671ns (Levels of Logic = 5)
  Clock Path Skew:      -0.119ns (0.570 - 0.689)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y176.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X89Y176.BX     net (fanout=27)       0.997   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X89Y176.F5     Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y164.F1     net (fanout=40)       1.411   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y164.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<23>_SW0
    SLICE_X95Y165.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N48
    SLICE_X95Y165.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<23>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (3.444ns logic, 4.227ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.730 - 0.698)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txDV to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y184.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/gmac/txRS_txDV
    D26.O2               net (fanout=2)        2.618   ftop/gbe0/gmac/gmac/txRS_txDV
    D26.OTCLK2           Tioock                0.708   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (1.203ns logic, 2.618ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.679ns (Levels of Logic = 5)
  Clock Path Skew:      -0.079ns (0.339 - 0.418)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y170.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X89Y176.G4     net (fanout=5)        0.875   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X89Y176.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y172.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y172.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X95Y168.F1     net (fanout=40)       1.377   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X95Y168.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X94Y168.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X94Y168.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.679ns (3.608ns logic, 4.071ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.612ns (Levels of Logic = 5)
  Clock Path Skew:      -0.119ns (0.570 - 0.689)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y176.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X89Y176.F1     net (fanout=5)        0.702   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X89Y176.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y164.F1     net (fanout=40)       1.411   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y164.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<23>_SW0
    SLICE_X95Y165.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N48
    SLICE_X95Y165.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<23>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (3.680ns logic, 3.932ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.590ns (Levels of Logic = 5)
  Clock Path Skew:      -0.119ns (0.570 - 0.689)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_29 to ftop/gbe0/gmac/txfun_inF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y177.XQ     Tcko                  0.521   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_29
    SLICE_X89Y176.G1     net (fanout=5)        0.755   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
    SLICE_X89Y176.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y164.F1     net (fanout=40)       1.411   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y164.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<23>_SW0
    SLICE_X95Y165.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N48
    SLICE_X95Y165.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<23>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      7.590ns (3.605ns logic, 3.985ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.535ns (Levels of Logic = 5)
  Clock Path Skew:      -0.158ns (0.570 - 0.728)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y173.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X89Y177.F1     net (fanout=5)        0.697   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X89Y177.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y176.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y164.F1     net (fanout=40)       1.411   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y164.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<23>_SW0
    SLICE_X95Y165.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N48
    SLICE_X95Y165.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<23>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      7.535ns (3.608ns logic, 3.927ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.349 - 0.418)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y170.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X89Y176.G4     net (fanout=5)        0.875   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X89Y176.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X97Y168.F4     net (fanout=40)       1.289   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X97Y168.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N66
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<15>_SW0
    SLICE_X96Y169.SR     net (fanout=1)        0.971   ftop/gbe0/gmac/txfun_inF/N66
    SLICE_X96Y169.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<15>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (3.608ns logic, 4.013ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.456ns (Levels of Logic = 5)
  Clock Path Skew:      -0.225ns (0.514 - 0.739)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y170.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X89Y176.G4     net (fanout=5)        0.875   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X89Y176.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y172.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y172.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X88Y166.F4     net (fanout=40)       1.351   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X88Y166.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<16>_SW0
    SLICE_X88Y164.SR     net (fanout=1)        0.705   ftop/gbe0/gmac/txfun_inF/N64
    SLICE_X88Y164.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<16>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.456ns (3.647ns logic, 3.809ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.518ns (Levels of Logic = 5)
  Clock Path Skew:      -0.149ns (0.269 - 0.418)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y170.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X89Y176.G4     net (fanout=5)        0.875   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X89Y176.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X88Y168.F1     net (fanout=40)       1.583   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X88Y168.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N62
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<17>_SW0
    SLICE_X88Y169.SR     net (fanout=1)        0.535   ftop/gbe0/gmac/txfun_inF/N62
    SLICE_X88Y169.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<17>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      7.518ns (3.647ns logic, 3.871ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.637ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.339 - 0.368)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y176.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X89Y176.BX     net (fanout=27)       0.997   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X89Y176.F5     Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y172.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y172.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X95Y168.F1     net (fanout=40)       1.377   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X95Y168.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X94Y168.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X94Y168.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.637ns (3.444ns logic, 4.193ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.637ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.339 - 0.368)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y176.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X89Y177.BX     net (fanout=27)       0.997   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X89Y177.F5     Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y176.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y172.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y172.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X95Y168.F1     net (fanout=40)       1.377   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X95Y168.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X94Y168.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X94Y168.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.637ns (3.444ns logic, 4.193ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.468ns (Levels of Logic = 5)
  Clock Path Skew:      -0.169ns (0.570 - 0.739)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y170.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X89Y176.F4     net (fanout=5)        0.558   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X89Y176.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y164.F1     net (fanout=40)       1.411   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y164.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<23>_SW0
    SLICE_X95Y165.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N48
    SLICE_X95Y165.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<23>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      7.468ns (3.680ns logic, 3.788ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.510ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.570 - 0.689)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y176.XQ     Tcko                  0.495   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X89Y176.BY     net (fanout=14)       0.979   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X89Y176.Y      Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y164.F1     net (fanout=40)       1.411   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y164.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<23>_SW0
    SLICE_X95Y165.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N48
    SLICE_X95Y165.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<23>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      7.510ns (3.301ns logic, 4.209ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.643ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.695 - 0.679)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_5 to ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y189.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txData<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_5
    C25.O2               net (fanout=2)        2.411   ftop/gbe0/gmac/gmac/txRS_txData<5>
    C25.OTCLK2           Tioock                0.708   gmii_txd<5>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (1.232ns logic, 2.411ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.455ns (Levels of Logic = 5)
  Clock Path Skew:      -0.169ns (0.570 - 0.739)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y170.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X89Y176.G4     net (fanout=5)        0.875   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X89Y176.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y164.G2     net (fanout=40)       1.124   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y164.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<22>_SW0
    SLICE_X94Y165.SR     net (fanout=1)        0.971   ftop/gbe0/gmac/txfun_inF/N50
    SLICE_X94Y165.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<22>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      7.455ns (3.607ns logic, 3.848ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.578ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.339 - 0.368)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y176.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X89Y176.F1     net (fanout=5)        0.702   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X89Y176.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y172.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y172.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X95Y168.F1     net (fanout=40)       1.377   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X95Y168.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X94Y168.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X94Y168.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.578ns (3.680ns logic, 3.898ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.349 - 0.368)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y176.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X89Y176.BX     net (fanout=27)       0.997   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X89Y176.F5     Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X97Y168.F4     net (fanout=40)       1.289   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X97Y168.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N66
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<15>_SW0
    SLICE_X96Y169.SR     net (fanout=1)        0.971   ftop/gbe0/gmac/txfun_inF/N66
    SLICE_X96Y169.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<15>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (3.444ns logic, 4.135ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.349 - 0.368)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y176.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X89Y177.BX     net (fanout=27)       0.997   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X89Y177.F5     Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y176.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y176.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y174.F3     net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y174.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.G4     net (fanout=7)        0.385   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y173.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X97Y168.F4     net (fanout=40)       1.289   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X97Y168.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N66
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<15>_SW0
    SLICE_X96Y169.SR     net (fanout=1)        0.971   ftop/gbe0/gmac/txfun_inF/N66
    SLICE_X96Y169.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<15>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (3.444ns logic, 4.135ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_16 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.076 - 0.044)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_16 to ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y178.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_16
    SLICE_X110Y176.BY    net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
    SLICE_X110Y176.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<16>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_16 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.076 - 0.044)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_16 to ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y178.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_16
    SLICE_X110Y176.BY    net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
    SLICE_X110Y176.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<16>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.464 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_12 to ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y189.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_12
    SLICE_X110Y188.BY    net (fanout=2)        0.356   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
    SLICE_X110Y188.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<12>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.289ns logic, 0.356ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.464 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_12 to ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y189.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_12
    SLICE_X110Y188.BY    net (fanout=2)        0.356   ftop/gbe0/gmac/rxfun_outF_D_OUT<12>
    SLICE_X110Y188.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<12>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.290ns logic, 0.356ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_13 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.757 - 0.652)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_13 to ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y191.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_13
    SLICE_X108Y192.BY    net (fanout=2)        0.364   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
    SLICE_X108Y192.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<13>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.347ns logic, 0.364ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_13 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.757 - 0.652)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_13 to ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y191.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_13
    SLICE_X108Y192.BY    net (fanout=2)        0.364   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
    SLICE_X108Y192.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<13>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.712ns (0.348ns logic, 0.364ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.030 - 0.029)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y191.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_1
    SLICE_X106Y188.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
    SLICE_X106Y188.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.347ns logic, 0.310ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.657ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.030 - 0.029)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y191.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_1
    SLICE_X106Y188.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
    SLICE_X106Y188.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.348ns logic, 0.310ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_5 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.029 - 0.025)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_5 to ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y193.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    SLICE_X110Y192.BY    net (fanout=2)        0.343   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
    SLICE_X110Y192.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.347ns logic, 0.343ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_5 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.029 - 0.025)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_5 to ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y193.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    SLICE_X110Y192.BY    net (fanout=2)        0.343   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
    SLICE_X110Y192.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.348ns logic, 0.343ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.692ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.511 - 0.407)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_19 to ftop/gbe0/gmac/rxfun_outF/data1_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y177.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    SLICE_X109Y175.BX    net (fanout=3)        0.338   ftop/gbe0/gmac/rxfun_sr<19>
    SLICE_X109Y175.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<19>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.458ns logic, 0.338ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.442 - 0.370)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_21 to ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y188.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    SLICE_X109Y188.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxfun_sr<21>
    SLICE_X109Y188.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.445 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y182.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_0
    SLICE_X108Y180.G1    net (fanout=40)       0.362   ftop/gbe0/gmac/rxF/sGEnqPtr<0>
    SLICE_X108Y180.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<11>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.418ns logic, 0.362ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.445 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y182.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_0
    SLICE_X108Y180.G1    net (fanout=40)       0.362   ftop/gbe0/gmac/rxF/sGEnqPtr<0>
    SLICE_X108Y180.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<11>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.418ns logic, 0.362ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.111ns (0.598 - 0.487)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_4 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y191.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_4
    SLICE_X81Y193.BY     net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<4>
    SLICE_X81Y193.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.541ns logic, 0.284ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.038 - 0.020)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y156.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X95Y159.BX     net (fanout=1)        0.284   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X95Y159.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.458ns logic, 0.284ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.119 - 0.090)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_18 to ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<18>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_18
    SLICE_X108Y169.BY    net (fanout=2)        0.478   ftop/gbe0/gmac/rxfun_outF_D_OUT<18>
    SLICE_X108Y169.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<18>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.767ns (0.289ns logic, 0.478ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.119 - 0.090)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_18 to ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<18>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_18
    SLICE_X108Y169.BY    net (fanout=2)        0.478   ftop/gbe0/gmac/rxfun_outF_D_OUT<18>
    SLICE_X108Y169.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<18>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.290ns logic, 0.478ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.493 - 0.432)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_7 to ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_7
    SLICE_X109Y176.BX    net (fanout=3)        0.345   ftop/gbe0/gmac/rxfun_sr<7>
    SLICE_X109Y176.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.458ns logic, 0.345ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.004 - 0.003)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y182.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X99Y183.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X99Y183.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X88Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X88Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X88Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X88Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X88Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X88Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txF/dNotEmptyReg/SR
  Location pin: SLICE_X98Y159.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txF/dNotEmptyReg/SR
  Location pin: SLICE_X98Y159.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X106Y158.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X106Y158.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X106Y158.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X106Y158.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X104Y160.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X104Y160.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_3/SR
  Location pin: SLICE_X98Y156.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_3/SR
  Location pin: SLICE_X98Y156.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_2/SR
  Location pin: SLICE_X98Y156.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_2/SR
  Location pin: SLICE_X98Y156.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_1/SR
  Location pin: SLICE_X98Y160.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_1/SR
  Location pin: SLICE_X98Y160.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.193ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.370 - 0.440)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y113.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y93.F2     net (fanout=20)       1.797   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.G1     net (fanout=2)        0.590   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.F4     net (fanout=11)       0.058   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y126.CE    net (fanout=17)       2.148   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y126.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (2.530ns logic, 4.593ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.370 - 0.440)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y113.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y93.F2     net (fanout=20)       1.797   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.G1     net (fanout=2)        0.590   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.F4     net (fanout=11)       0.058   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y127.CE    net (fanout=17)       2.148   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y127.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (2.530ns logic, 4.593ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.370 - 0.440)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y113.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y93.F2     net (fanout=20)       1.797   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.G1     net (fanout=2)        0.590   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.F4     net (fanout=11)       0.058   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y126.CE    net (fanout=17)       2.148   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y126.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (2.530ns logic, 4.593ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.370 - 0.440)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y113.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y93.F2     net (fanout=20)       1.797   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.G1     net (fanout=2)        0.590   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.F4     net (fanout=11)       0.058   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y127.CE    net (fanout=17)       2.148   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y127.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (2.530ns logic, 4.593ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.938ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.378 - 0.440)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y113.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y93.F2     net (fanout=20)       1.797   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.G1     net (fanout=2)        0.590   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y121.F3    net (fanout=11)       1.263   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X106Y132.BY    net (fanout=1)        0.988   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X106Y132.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.938ns (2.300ns logic, 4.638ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.937ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.378 - 0.440)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y113.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y93.F2     net (fanout=20)       1.797   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.G1     net (fanout=2)        0.590   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y121.F3    net (fanout=11)       1.263   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X106Y132.BY    net (fanout=1)        0.988   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X106Y132.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.937ns (2.299ns logic, 4.638ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.815ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.717 - 0.853)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y115.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X107Y99.G2     net (fanout=5)        1.131   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X107Y99.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X111Y106.G3    net (fanout=25)       1.069   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X111Y106.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X111Y106.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X111Y106.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X109Y95.F2     net (fanout=2)        0.605   ftop/gbe0/gmac/gmac/N30
    SLICE_X109Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y94.CE     net (fanout=2)        0.992   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y94.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (2.997ns logic, 3.818ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.815ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.717 - 0.853)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y115.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X107Y99.G2     net (fanout=5)        1.131   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X107Y99.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X111Y106.G3    net (fanout=25)       1.069   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X111Y106.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X111Y106.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X111Y106.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X109Y95.F2     net (fanout=2)        0.605   ftop/gbe0/gmac/gmac/N30
    SLICE_X109Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y94.CE     net (fanout=2)        0.992   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y94.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (2.997ns logic, 3.818ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.770ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (0.717 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y113.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y99.G3     net (fanout=20)       1.086   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y99.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X111Y106.G3    net (fanout=25)       1.069   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X111Y106.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X111Y106.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X111Y106.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X109Y95.F2     net (fanout=2)        0.605   ftop/gbe0/gmac/gmac/N30
    SLICE_X109Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y94.CE     net (fanout=2)        0.992   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y94.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.770ns (2.997ns logic, 3.773ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.770ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (0.717 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y113.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y99.G3     net (fanout=20)       1.086   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y99.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X111Y106.G3    net (fanout=25)       1.069   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X111Y106.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X111Y106.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X111Y106.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X109Y95.F2     net (fanout=2)        0.605   ftop/gbe0/gmac/gmac/N30
    SLICE_X109Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y94.CE     net (fanout=2)        0.992   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y94.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.770ns (2.997ns logic, 3.773ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.801ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.351 - 0.440)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y113.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y93.F2     net (fanout=20)       1.797   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.G1     net (fanout=2)        0.590   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.F4     net (fanout=11)       0.058   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y129.SR    net (fanout=17)       1.689   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y129.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.801ns (2.667ns logic, 4.134ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.358 - 0.440)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y113.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y93.F2     net (fanout=20)       1.797   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.G1     net (fanout=2)        0.590   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.F4     net (fanout=11)       0.058   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y132.SR    net (fanout=17)       1.687   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y132.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (2.667ns logic, 4.132ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.358 - 0.440)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y113.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y93.F2     net (fanout=20)       1.797   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.G1     net (fanout=2)        0.590   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.F4     net (fanout=11)       0.058   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y133.SR    net (fanout=17)       1.687   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y133.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (2.667ns logic, 4.132ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (0.717 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y112.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X107Y99.G4     net (fanout=4)        1.101   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X107Y99.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X111Y106.G3    net (fanout=25)       1.069   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X111Y106.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X111Y106.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X111Y106.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X109Y95.F2     net (fanout=2)        0.605   ftop/gbe0/gmac/gmac/N30
    SLICE_X109Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y94.CE     net (fanout=2)        0.992   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y94.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.713ns (2.925ns logic, 3.788ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (0.717 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y112.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X107Y99.G4     net (fanout=4)        1.101   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X107Y99.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X111Y106.G3    net (fanout=25)       1.069   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X111Y106.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X111Y106.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X111Y106.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X109Y95.F2     net (fanout=2)        0.605   ftop/gbe0/gmac/gmac/N30
    SLICE_X109Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y94.CE     net (fanout=2)        0.992   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y94.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.713ns (2.925ns logic, 3.788ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.769 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y113.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y93.F2     net (fanout=20)       1.797   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X107Y92.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X107Y92.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y92.G1     net (fanout=34)       0.423   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y92.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y66.CE     net (fanout=17)       1.870   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y66.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.731ns (2.490ns logic, 4.241ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.769 - 0.857)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y113.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y93.F2     net (fanout=20)       1.797   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X107Y92.G1     net (fanout=2)        0.151   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X107Y92.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y92.G1     net (fanout=34)       0.423   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y92.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y66.CE     net (fanout=17)       1.870   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y66.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.731ns (2.490ns logic, 4.241ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.659ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.724 - 0.847)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X107Y93.G1     net (fanout=4)        0.825   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X107Y93.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y93.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.G1     net (fanout=2)        0.590   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.F4     net (fanout=11)       0.058   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y127.CE    net (fanout=17)       2.148   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y127.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.659ns (3.016ns logic, 3.643ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.659ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.724 - 0.847)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X107Y93.G1     net (fanout=4)        0.825   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X107Y93.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y93.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.G1     net (fanout=2)        0.590   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.F4     net (fanout=11)       0.058   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y126.CE    net (fanout=17)       2.148   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y126.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.659ns (3.016ns logic, 3.643ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.659ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.724 - 0.847)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X107Y93.G1     net (fanout=4)        0.825   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X107Y93.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y93.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X107Y93.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.G1     net (fanout=2)        0.590   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y98.F4     net (fanout=11)       0.058   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y127.CE    net (fanout=17)       2.148   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y127.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.659ns (3.016ns logic, 3.643ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.705 - 0.560)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y73.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X102Y70.BX     net (fanout=2)        0.309   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X102Y70.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.519ns logic, 0.309ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.730ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.407 - 0.370)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y126.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y127.G3    net (fanout=13)       0.312   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y127.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (0.418ns logic, 0.312ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.730ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.407 - 0.370)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y126.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y127.G3    net (fanout=13)       0.312   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y127.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (0.418ns logic, 0.312ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.410 - 0.364)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y72.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X103Y73.BX     net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X103Y73.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.479ns logic, 0.330ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.033 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y126.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X107Y126.BX    net (fanout=4)        0.301   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X107Y126.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y128.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X102Y129.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X102Y129.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.365 - 0.349)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y73.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X100Y72.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X100Y72.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.498ns logic, 0.325ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.037 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y74.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X105Y75.BX     net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X105Y75.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.479ns logic, 0.346ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.035 - 0.033)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y70.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X102Y68.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X102Y68.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.023 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y127.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X106Y124.G2    net (fanout=13)       0.423   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X106Y124.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.416ns logic, 0.423ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.041 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y75.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    SLICE_X104Y73.BY     net (fanout=2)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxPipe<20>
    SLICE_X104Y73.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.556ns logic, 0.297ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.023 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y127.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X106Y124.G2    net (fanout=13)       0.423   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X106Y124.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.416ns logic, 0.423ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.037 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y127.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y129.G1    net (fanout=10)       0.393   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y129.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.476ns logic, 0.393ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.037 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y127.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y129.G1    net (fanout=10)       0.393   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y129.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.476ns logic, 0.393ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.407 - 0.370)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y127.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y127.G1    net (fanout=10)       0.428   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y127.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.476ns logic, 0.428ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.407 - 0.370)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y127.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y127.G1    net (fanout=10)       0.428   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y127.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.476ns logic, 0.428ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y128.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X102Y129.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X102Y129.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.365 - 0.349)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y73.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    SLICE_X100Y72.BY     net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<18>
    SLICE_X100Y72.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.556ns logic, 0.328ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.410 - 0.364)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y72.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_10
    SLICE_X103Y73.BY     net (fanout=2)        0.340   ftop/gbe0/gmac/gmac/rxRS_rxPipe<10>
    SLICE_X103Y73.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.599ns logic, 0.340ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.012 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y114.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_36
    SLICE_X104Y115.BY    net (fanout=2)        0.345   ftop/gbe0/gmac/gmac/rxRS_rxPipe<36>
    SLICE_X104Y115.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.556ns logic, 0.345ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X110Y97.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X110Y97.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y125.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y125.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X106Y126.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X106Y126.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X106Y126.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X106Y126.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y129.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y129.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X102Y129.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X102Y129.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y134.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y134.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y134.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y134.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X106Y127.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X106Y127.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X106Y127.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X106Y127.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.939ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 0)
  Clock Path Skew:      -3.623ns (-1.296 - 2.327)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y20.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X68Y70.SR      net (fanout=3)        2.359   ftop/clkN210/rstInD
    SLICE_X68Y70.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (0.957ns logic, 2.359ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.596ns (Levels of Logic = 0)
  Clock Path Skew:      -2.376ns (-0.514 - 1.862)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y20.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X68Y70.SR      net (fanout=3)        1.887   ftop/clkN210/rstInD
    SLICE_X68Y70.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (0.709ns logic, 1.887ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X68Y70.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X68Y70.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X68Y70.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2598588 paths analyzed, 47152 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.663ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.279ns (Levels of Logic = 10)
  Clock Path Skew:      -0.384ns (0.553 - 0.937)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y48.XQ      Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_0
    SLICE_X60Y49.G2      net (fanout=5)        0.541   ftop/edp0/bram_serverAdapterB_2_cnt<0>
    SLICE_X60Y49.Y       Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d15981
    SLICE_X56Y46.F3      net (fanout=2)        0.773   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1598
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X52Y49.F3      net (fanout=3)        0.051   ftop/edp0/N173
    SLICE_X52Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X52Y40.F4      net (fanout=106)      0.633   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y12.ADDRB11 net (fanout=4)        3.581   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y12.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.279ns (6.831ns logic, 12.448ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.268ns (Levels of Logic = 10)
  Clock Path Skew:      -0.384ns (0.553 - 0.937)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y48.XQ      Tcko                  0.521   ftop/edp0/bram_serverAdapterB_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_1
    SLICE_X60Y49.G1      net (fanout=4)        0.504   ftop/edp0/bram_serverAdapterB_2_cnt<1>
    SLICE_X60Y49.Y       Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d15981
    SLICE_X56Y46.F3      net (fanout=2)        0.773   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1598
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X52Y49.F3      net (fanout=3)        0.051   ftop/edp0/N173
    SLICE_X52Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X52Y40.F4      net (fanout=106)      0.633   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y12.ADDRB11 net (fanout=4)        3.581   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y12.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.268ns (6.857ns logic, 12.411ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.212ns (Levels of Logic = 10)
  Clock Path Skew:      -0.384ns (0.553 - 0.937)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y48.XQ      Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_0
    SLICE_X60Y49.G2      net (fanout=5)        0.541   ftop/edp0/bram_serverAdapterB_2_cnt<0>
    SLICE_X60Y49.Y       Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d15981
    SLICE_X56Y46.F3      net (fanout=2)        0.773   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1598
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X52Y49.F3      net (fanout=3)        0.051   ftop/edp0/N173
    SLICE_X52Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X52Y40.F4      net (fanout=106)      0.633   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y11.ADDRB11 net (fanout=4)        3.514   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y11.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM3
                                                       ftop/edp0/bram_memory_2/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     19.212ns (6.831ns logic, 12.381ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.201ns (Levels of Logic = 10)
  Clock Path Skew:      -0.384ns (0.553 - 0.937)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y48.XQ      Tcko                  0.521   ftop/edp0/bram_serverAdapterB_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_1
    SLICE_X60Y49.G1      net (fanout=4)        0.504   ftop/edp0/bram_serverAdapterB_2_cnt<1>
    SLICE_X60Y49.Y       Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d15981
    SLICE_X56Y46.F3      net (fanout=2)        0.773   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1598
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X52Y49.F3      net (fanout=3)        0.051   ftop/edp0/N173
    SLICE_X52Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X52Y40.F4      net (fanout=106)      0.633   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y11.ADDRB11 net (fanout=4)        3.514   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y11.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM3
                                                       ftop/edp0/bram_memory_2/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     19.201ns (6.857ns logic, 12.344ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.090ns (Levels of Logic = 10)
  Clock Path Skew:      -0.423ns (0.553 - 0.976)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y44.XQ      Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_0
    SLICE_X57Y44.F2      net (fanout=5)        0.564   ftop/edp0/bram_serverAdapterB_1_cnt<0>
    SLICE_X57Y44.X       Tilo                  0.562   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d1597
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d15971
    SLICE_X56Y46.F2      net (fanout=2)        0.589   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d1597
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X52Y49.F3      net (fanout=3)        0.051   ftop/edp0/N173
    SLICE_X52Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X52Y40.F4      net (fanout=106)      0.633   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y12.ADDRB11 net (fanout=4)        3.581   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y12.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.090ns (6.803ns logic, 12.287ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.112ns (Levels of Logic = 10)
  Clock Path Skew:      -0.384ns (0.553 - 0.937)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_2 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y49.XQ      Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_2
    SLICE_X60Y49.G4      net (fanout=3)        0.374   ftop/edp0/bram_serverAdapterB_2_cnt<2>
    SLICE_X60Y49.Y       Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d15981
    SLICE_X56Y46.F3      net (fanout=2)        0.773   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1598
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X52Y49.F3      net (fanout=3)        0.051   ftop/edp0/N173
    SLICE_X52Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X52Y40.F4      net (fanout=106)      0.633   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y12.ADDRB11 net (fanout=4)        3.581   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y12.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.112ns (6.831ns logic, 12.281ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/wmi_addr_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.007ns (Levels of Logic = 9)
  Clock Path Skew:      -0.454ns (0.553 - 1.007)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/wmi_addr_2 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y33.YQ      Tcko                  0.524   ftop/edp0/wmi_addr<3>
                                                       ftop/edp0/wmi_addr_2
    SLICE_X54Y49.G3      net (fanout=88)       1.660   ftop/edp0/wmi_addr<2>
    SLICE_X54Y49.Y       Tilo                  0.616   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
                                                       ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000_SW0
    SLICE_X54Y49.F3      net (fanout=1)        0.021   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000_SW0/O
    SLICE_X54Y49.X       Tilo                  0.601   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
                                                       ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
    SLICE_X54Y47.F2      net (fanout=1)        0.294   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
    SLICE_X54Y47.X       Tif5x                 0.853   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739
                                                       ftop/edp0/Mmux_IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_3
                                                       ftop/edp0/Mmux_IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_2_f5
    SLICE_X48Y49.F2      net (fanout=4)        0.618   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739
    SLICE_X48Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X48Y45.G2      net (fanout=99)       0.599   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y12.ADDRB11 net (fanout=4)        3.581   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y12.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.007ns (6.496ns logic, 12.511ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.028ns (Levels of Logic = 10)
  Clock Path Skew:      -0.423ns (0.553 - 0.976)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y45.XQ      Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X57Y44.F1      net (fanout=4)        0.502   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X57Y44.X       Tilo                  0.562   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d1597
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d15971
    SLICE_X56Y46.F2      net (fanout=2)        0.589   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d1597
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X52Y49.F3      net (fanout=3)        0.051   ftop/edp0/N173
    SLICE_X52Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X52Y40.F4      net (fanout=106)      0.633   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y12.ADDRB11 net (fanout=4)        3.581   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y12.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.028ns (6.803ns logic, 12.225ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.023ns (Levels of Logic = 10)
  Clock Path Skew:      -0.423ns (0.553 - 0.976)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y44.XQ      Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_0
    SLICE_X57Y44.F2      net (fanout=5)        0.564   ftop/edp0/bram_serverAdapterB_1_cnt<0>
    SLICE_X57Y44.X       Tilo                  0.562   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d1597
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d15971
    SLICE_X56Y46.F2      net (fanout=2)        0.589   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d1597
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X52Y49.F3      net (fanout=3)        0.051   ftop/edp0/N173
    SLICE_X52Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X52Y40.F4      net (fanout=106)      0.633   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y11.ADDRB11 net (fanout=4)        3.514   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y11.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM3
                                                       ftop/edp0/bram_memory_2/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     19.023ns (6.803ns logic, 12.220ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.045ns (Levels of Logic = 10)
  Clock Path Skew:      -0.384ns (0.553 - 0.937)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_2 to ftop/edp0/bram_memory_2/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y49.XQ      Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_2
    SLICE_X60Y49.G4      net (fanout=3)        0.374   ftop/edp0/bram_serverAdapterB_2_cnt<2>
    SLICE_X60Y49.Y       Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d15981
    SLICE_X56Y46.F3      net (fanout=2)        0.773   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1598
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X52Y49.F3      net (fanout=3)        0.051   ftop/edp0/N173
    SLICE_X52Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X52Y40.F4      net (fanout=106)      0.633   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y11.ADDRB11 net (fanout=4)        3.514   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y11.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM3
                                                       ftop/edp0/bram_memory_2/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     19.045ns (6.831ns logic, 12.214ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/wmi_addr_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.957ns (Levels of Logic = 9)
  Clock Path Skew:      -0.454ns (0.553 - 1.007)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/wmi_addr_2 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y33.YQ      Tcko                  0.524   ftop/edp0/wmi_addr<3>
                                                       ftop/edp0/wmi_addr_2
    SLICE_X54Y49.G3      net (fanout=88)       1.660   ftop/edp0/wmi_addr<2>
    SLICE_X54Y49.Y       Tilo                  0.616   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
                                                       ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000_SW0
    SLICE_X54Y49.F3      net (fanout=1)        0.021   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000_SW0/O
    SLICE_X54Y49.X       Tilo                  0.601   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
                                                       ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
    SLICE_X54Y47.F2      net (fanout=1)        0.294   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
    SLICE_X54Y47.X       Tif5x                 0.853   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739
                                                       ftop/edp0/Mmux_IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_3
                                                       ftop/edp0/Mmux_IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_2_f5
    SLICE_X52Y40.F1      net (fanout=4)        0.627   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y12.ADDRB11 net (fanout=4)        3.581   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y12.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.957ns (6.496ns logic, 12.461ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/wmi_addr_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.940ns (Levels of Logic = 9)
  Clock Path Skew:      -0.454ns (0.553 - 1.007)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/wmi_addr_2 to ftop/edp0/bram_memory_2/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y33.YQ      Tcko                  0.524   ftop/edp0/wmi_addr<3>
                                                       ftop/edp0/wmi_addr_2
    SLICE_X54Y49.G3      net (fanout=88)       1.660   ftop/edp0/wmi_addr<2>
    SLICE_X54Y49.Y       Tilo                  0.616   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
                                                       ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000_SW0
    SLICE_X54Y49.F3      net (fanout=1)        0.021   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000_SW0/O
    SLICE_X54Y49.X       Tilo                  0.601   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
                                                       ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
    SLICE_X54Y47.F2      net (fanout=1)        0.294   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
    SLICE_X54Y47.X       Tif5x                 0.853   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739
                                                       ftop/edp0/Mmux_IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_3
                                                       ftop/edp0/Mmux_IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_2_f5
    SLICE_X48Y49.F2      net (fanout=4)        0.618   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739
    SLICE_X48Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X48Y45.G2      net (fanout=99)       0.599   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y11.ADDRB11 net (fanout=4)        3.514   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y11.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM3
                                                       ftop/edp0/bram_memory_2/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     18.940ns (6.496ns logic, 12.444ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.961ns (Levels of Logic = 10)
  Clock Path Skew:      -0.423ns (0.553 - 0.976)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y45.XQ      Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X57Y44.F1      net (fanout=4)        0.502   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X57Y44.X       Tilo                  0.562   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d1597
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d15971
    SLICE_X56Y46.F2      net (fanout=2)        0.589   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d1597
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X52Y49.F3      net (fanout=3)        0.051   ftop/edp0/N173
    SLICE_X52Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X52Y40.F4      net (fanout=106)      0.633   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y11.ADDRB11 net (fanout=4)        3.514   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y11.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM3
                                                       ftop/edp0/bram_memory_2/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     18.961ns (6.803ns logic, 12.158ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.990ns (Levels of Logic = 10)
  Clock Path Skew:      -0.384ns (0.553 - 0.937)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y48.XQ      Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_0
    SLICE_X60Y49.G2      net (fanout=5)        0.541   ftop/edp0/bram_serverAdapterB_2_cnt<0>
    SLICE_X60Y49.Y       Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d15981
    SLICE_X56Y46.F3      net (fanout=2)        0.773   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1598
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X48Y49.G3      net (fanout=3)        0.300   ftop/edp0/N173
    SLICE_X48Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X48Y49.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X48Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X48Y45.G2      net (fanout=99)       0.599   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y12.ADDRB11 net (fanout=4)        3.581   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y12.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.990ns (6.846ns logic, 12.144ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.979ns (Levels of Logic = 10)
  Clock Path Skew:      -0.384ns (0.553 - 0.937)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y48.XQ      Tcko                  0.521   ftop/edp0/bram_serverAdapterB_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_1
    SLICE_X60Y49.G1      net (fanout=4)        0.504   ftop/edp0/bram_serverAdapterB_2_cnt<1>
    SLICE_X60Y49.Y       Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d15981
    SLICE_X56Y46.F3      net (fanout=2)        0.773   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1598
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X48Y49.G3      net (fanout=3)        0.300   ftop/edp0/N173
    SLICE_X48Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X48Y49.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X48Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X48Y45.G2      net (fanout=99)       0.599   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y12.ADDRB11 net (fanout=4)        3.581   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y12.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.979ns (6.872ns logic, 12.107ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/wmi_addr_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.890ns (Levels of Logic = 9)
  Clock Path Skew:      -0.454ns (0.553 - 1.007)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/wmi_addr_2 to ftop/edp0/bram_memory_2/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y33.YQ      Tcko                  0.524   ftop/edp0/wmi_addr<3>
                                                       ftop/edp0/wmi_addr_2
    SLICE_X54Y49.G3      net (fanout=88)       1.660   ftop/edp0/wmi_addr<2>
    SLICE_X54Y49.Y       Tilo                  0.616   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
                                                       ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000_SW0
    SLICE_X54Y49.F3      net (fanout=1)        0.021   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000_SW0/O
    SLICE_X54Y49.X       Tilo                  0.601   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
                                                       ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
    SLICE_X54Y47.F2      net (fanout=1)        0.294   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_or0000
    SLICE_X54Y47.X       Tif5x                 0.853   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739
                                                       ftop/edp0/Mmux_IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_3
                                                       ftop/edp0/Mmux_IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739_2_f5
    SLICE_X52Y40.F1      net (fanout=4)        0.627   ftop/edp0/IF_wmi_addr_675_BITS_3_TO_2_676_EQ_0_677_THEN__ETC___d2739
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y11.ADDRB11 net (fanout=4)        3.514   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y11.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM3
                                                       ftop/edp0/bram_memory_2/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     18.890ns (6.496ns logic, 12.394ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.923ns (Levels of Logic = 10)
  Clock Path Skew:      -0.384ns (0.553 - 0.937)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y48.XQ      Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_0
    SLICE_X60Y49.G2      net (fanout=5)        0.541   ftop/edp0/bram_serverAdapterB_2_cnt<0>
    SLICE_X60Y49.Y       Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d15981
    SLICE_X56Y46.F3      net (fanout=2)        0.773   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1598
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X48Y49.G3      net (fanout=3)        0.300   ftop/edp0/N173
    SLICE_X48Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X48Y49.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X48Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X48Y45.G2      net (fanout=99)       0.599   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y11.ADDRB11 net (fanout=4)        3.514   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y11.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM3
                                                       ftop/edp0/bram_memory_2/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     18.923ns (6.846ns logic, 12.077ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.912ns (Levels of Logic = 10)
  Clock Path Skew:      -0.384ns (0.553 - 0.937)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y48.XQ      Tcko                  0.521   ftop/edp0/bram_serverAdapterB_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_1
    SLICE_X60Y49.G1      net (fanout=4)        0.504   ftop/edp0/bram_serverAdapterB_2_cnt<1>
    SLICE_X60Y49.Y       Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d15981
    SLICE_X56Y46.F3      net (fanout=2)        0.773   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1598
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X48Y49.G3      net (fanout=3)        0.300   ftop/edp0/N173
    SLICE_X48Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X48Y49.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X48Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X48Y45.G2      net (fanout=99)       0.599   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y11.ADDRB11 net (fanout=4)        3.514   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y11.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM3
                                                       ftop/edp0/bram_memory_2/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     18.912ns (6.872ns logic, 12.040ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.866ns (Levels of Logic = 10)
  Clock Path Skew:      -0.423ns (0.553 - 0.976)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_2 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y45.XQ      Tcko                  0.495   ftop/edp0/bram_serverAdapterB_1_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_2
    SLICE_X57Y44.F4      net (fanout=3)        0.366   ftop/edp0/bram_serverAdapterB_1_cnt<2>
    SLICE_X57Y44.X       Tilo                  0.562   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d1597
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d15971
    SLICE_X56Y46.F2      net (fanout=2)        0.589   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d1597
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X52Y49.F3      net (fanout=3)        0.051   ftop/edp0/N173
    SLICE_X52Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X52Y40.F4      net (fanout=106)      0.633   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y12.ADDRB11 net (fanout=4)        3.581   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y12.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.866ns (6.777ns logic, 12.089ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.905ns (Levels of Logic = 10)
  Clock Path Skew:      -0.384ns (0.553 - 0.937)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y48.XQ      Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_0
    SLICE_X60Y49.G2      net (fanout=5)        0.541   ftop/edp0/bram_serverAdapterB_2_cnt<0>
    SLICE_X60Y49.Y       Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d15981
    SLICE_X56Y46.F3      net (fanout=2)        0.773   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1598
    SLICE_X56Y46.X       Tilo                  0.601   ftop/edp0/N382
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X52Y49.G2      net (fanout=1)        0.591   ftop/edp0/N382
    SLICE_X52Y49.Y       Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X52Y49.F3      net (fanout=3)        0.051   ftop/edp0/N173
    SLICE_X52Y49.X       Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X52Y40.F4      net (fanout=106)      0.633   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X52Y40.X       Tilo                  0.601   ftop/edp0/N454
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X48Y45.G4      net (fanout=1)        0.540   ftop/edp0/N454
    SLICE_X48Y45.Y       Tilo                  0.616   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X48Y45.F1      net (fanout=5)        0.382   ftop/edp0/N209
    SLICE_X48Y45.X       Tilo                  0.601   ftop/edp0/N396
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y60.G2      net (fanout=13)       3.056   ftop/edp0/N396
    SLICE_X39Y60.Y       Tilo                  0.561   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.G4      net (fanout=27)       0.390   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X39Y62.Y       Tilo                  0.561   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X33Y71.F1      net (fanout=24)       1.910   ftop/edp0/bram_memory_or0000
    SLICE_X33Y71.X       Tilo                  0.562   ftop/edp0/bram_memory_2_ADDRB<8>
                                                       ftop/edp0/bram_memory_2_ADDRB<8>1
    RAMB16_X1Y10.ADDRB11 net (fanout=4)        3.207   ftop/edp0/bram_memory_2_ADDRB<8>
    RAMB16_X1Y10.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_2/Mram_RAM2
                                                       ftop/edp0/bram_memory_2/Mram_RAM2
    -------------------------------------------------  ---------------------------
    Total                                     18.905ns (6.831ns logic, 12.074ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_13 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (0.446 - 0.293)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_13 to ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y109.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<13>
                                                       ftop/cp/wci_reqF_2_q_0_13
    SLICE_X16Y108.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<13>
    SLICE_X16Y108.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.287ns logic, 0.341ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_13 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (0.446 - 0.293)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_13 to ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y109.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<13>
                                                       ftop/cp/wci_reqF_2_q_0_13
    SLICE_X16Y108.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<13>
    SLICE_X16Y108.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.288ns logic, 0.341ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_7 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.351 - 0.239)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_7 to ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y68.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_7
    SLICE_X86Y69.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<7>
    SLICE_X86Y69.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_7 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.351 - 0.239)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_7 to ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y68.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_7
    SLICE_X86Y69.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<7>
    SLICE_X86Y69.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_31 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.132 - 0.099)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_31 to ftop/edp0/wci_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<31>
                                                       ftop/cp/wci_reqF_5_q_0_31
    SLICE_X26Y45.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_13_MData<31>
    SLICE_X26Y45.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<31>
                                                       ftop/edp0/wci_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_31 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.132 - 0.099)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_31 to ftop/edp0/wci_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<31>
                                                       ftop/cp/wci_reqF_5_q_0_31
    SLICE_X26Y45.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_13_MData<31>
    SLICE_X26Y45.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<31>
                                                       ftop/edp0/wci_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_13 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.385 - 0.313)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_13 to ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y186.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<13>
                                                       ftop/cp/wci_reqF_4_q_0_13
    SLICE_X6Y187.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_10_MData<13>
    SLICE_X6Y187.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_27 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.397 - 0.304)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_27 to ftop/iqadc/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y167.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<27>
                                                       ftop/cp/wci_reqF_4_q_0_27
    SLICE_X16Y166.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_10_MData<27>
    SLICE_X16Y166.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.287ns logic, 0.342ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_13 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.385 - 0.313)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_13 to ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y186.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<13>
                                                       ftop/cp/wci_reqF_4_q_0_13
    SLICE_X6Y187.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_10_MData<13>
    SLICE_X6Y187.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_27 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.397 - 0.304)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_27 to ftop/iqadc/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y167.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<27>
                                                       ftop/cp/wci_reqF_4_q_0_27
    SLICE_X16Y166.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_10_MData<27>
    SLICE_X16Y166.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.288ns logic, 0.342ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_17 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.433 - 0.366)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_17 to ftop/iqadc/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y168.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<17>
                                                       ftop/cp/wci_reqF_4_q_0_17
    SLICE_X12Y169.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_10_MData<17>
    SLICE_X12Y169.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_20 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr21.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.533 - 0.475)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_20 to ftop/pat0/wci_wslv_reqF/Mram_arr21.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y170.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<21>
                                                       ftop/cp/wci_reqF_q_0_20
    SLICE_X56Y170.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<20>
    SLICE_X56Y170.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<20>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr21.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_17 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.433 - 0.366)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_17 to ftop/iqadc/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y168.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<17>
                                                       ftop/cp/wci_reqF_4_q_0_17
    SLICE_X12Y169.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_10_MData<17>
    SLICE_X12Y169.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_20 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr21.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.533 - 0.475)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_20 to ftop/pat0/wci_wslv_reqF/Mram_arr21.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y170.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<21>
                                                       ftop/cp/wci_reqF_q_0_20
    SLICE_X56Y170.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<20>
    SLICE_X56Y170.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<20>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr21.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.502 - 0.455)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y163.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X44Y163.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<27>
    SLICE_X44Y163.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_12 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.391 - 0.313)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_12 to ftop/iqadc/wci_wslv_reqF/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y186.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<13>
                                                       ftop/cp/wci_reqF_4_q_0_12
    SLICE_X6Y188.BY      net (fanout=2)        0.334   ftop/cp_wci_Vm_10_MData<12>
    SLICE_X6Y188.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.289ns logic, 0.334ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.502 - 0.455)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y163.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X44Y163.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<27>
    SLICE_X44Y163.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_12 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.391 - 0.313)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_12 to ftop/iqadc/wci_wslv_reqF/Mram_arr13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y186.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<13>
                                                       ftop/cp/wci_reqF_4_q_0_12
    SLICE_X6Y188.BY      net (fanout=2)        0.334   ftop/cp_wci_Vm_10_MData<12>
    SLICE_X6Y188.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.290ns logic, 0.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_2 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.416 - 0.323)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_2 to ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y16.XQ     Tcko                  0.417   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_2
    SLICE_X102Y16.BY     net (fanout=3)        0.355   ftop/pwrk/i2cC_vrReadData_2
    SLICE_X102Y16.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<2>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.287ns logic, 0.355ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_2 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.416 - 0.323)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_2 to ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y16.XQ     Tcko                  0.417   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_2
    SLICE_X102Y16.BY     net (fanout=3)        0.355   ftop/pwrk/i2cC_vrReadData_2
    SLICE_X102Y16.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<2>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.288ns logic, 0.355ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dEnqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dEnqPtr_1/SR
  Location pin: SLICE_X86Y174.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dEnqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dEnqPtr_1/SR
  Location pin: SLICE_X86Y174.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dEnqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dEnqPtr_0/SR
  Location pin: SLICE_X86Y174.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dEnqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dEnqPtr_0/SR
  Location pin: SLICE_X86Y174.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rst/SR
  Logical resource: ftop/cp/wci_mReset_10/rst/SR
  Location pin: SLICE_X26Y185.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rst/SR
  Logical resource: ftop/cp/wci_mReset_10/rst/SR
  Location pin: SLICE_X26Y185.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_11/SR
  Location pin: SLICE_X12Y192.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_11/SR
  Location pin: SLICE_X12Y192.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_10/SR
  Location pin: SLICE_X12Y192.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_10/SR
  Location pin: SLICE_X12Y192.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_13/SR
  Location pin: SLICE_X16Y188.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_13/SR
  Location pin: SLICE_X16Y188.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_12/SR
  Location pin: SLICE_X16Y188.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<13>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_12/SR
  Location pin: SLICE_X16Y188.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rst/SR
  Logical resource: ftop/cp/wci_mReset_13/rst/SR
  Location pin: SLICE_X52Y107.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rst/SR
  Logical resource: ftop/cp/wci_mReset_13/rst/SR
  Location pin: SLICE_X52Y107.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<10>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_10/SR
  Location pin: SLICE_X56Y123.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<10>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_10/SR
  Location pin: SLICE_X56Y123.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<10>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_10/SR
  Location pin: SLICE_X56Y133.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<10>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_10/SR
  Location pin: SLICE_X56Y133.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.832ns|            0|            0|            2|      2598589|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.939ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.663ns|          N/A|            0|            0|      2598588|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.193|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.882|         |    3.789|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.663|         |         |         |
sys0_clkp      |   19.663|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.663|         |         |         |
sys0_clkp      |   19.663|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2614816 paths, 0 nets, and 88179 connections

Design statistics:
   Minimum period:  19.663ns{1}   (Maximum frequency:  50.857MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 12 14:03:24 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 794 MB



