<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='533' type='841'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='529'>/// LXVRZX - Load VSX Vector Rightmost and Zero Extend
    /// This node represents v1i128 BUILD_VECTOR of a zero extending load
    /// instruction from &lt;byte, halfword, word, or doubleword&gt; to i128.
    /// Allows utilization of the Load VSX Vector Rightmost Instructions.</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='64412' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='64412' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1621' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13459' u='r' c='_ZL17combineBVZEXTLOADPN4llvm6SDNodeERNS_12SelectionDAGE'/>
