// Seed: 4272185730
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri id_5,
    output tri0 id_6,
    output tri id_7,
    output tri0 id_8,
    input wire id_9,
    input tri0 id_10,
    input wire id_11,
    input wor id_12
);
  assign id_8 = id_10;
  wire id_14 = 1;
  assign id_8 = id_10;
  wire id_15;
  assign id_1 = id_10 < 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output tri id_7,
    output supply1 id_8,
    output wand id_9,
    input tri1 id_10
);
  assign id_8 = 1;
  module_0(
      id_2, id_7, id_1, id_2, id_2, id_6, id_8, id_8, id_9, id_10, id_10, id_5, id_0
  );
endmodule
