# Computer Organization

Labs that build a CPU simulator using Verilog. 

Computer Organization course Spring 2018.

Instructor: Chung-Ping Chung

## Contents
[Lab1 Implement a 32-bit ALU](https://github.com/zlewe/Computer-Organization/tree/master/Lab1)<br />
[Lab2 Implement a simple single cycle CPU](https://github.com/zlewe/Computer-Organization/tree/master/Lab2)<br />
[Lab3 Modify CPU in Lab 2 to support R-type, I-type and jump instruction](https://github.com/zlewe/Computer-Organization/tree/master/Lab3)<br />
[Lab4 Cache Simulator](https://github.com/zlewe/Computer-Organization/tree/master/Lab4)
