{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736145639742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736145639742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 14:40:39 2025 " "Processing started: Mon Jan 06 14:40:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736145639742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736145639742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DWT -c DWT " "Command: quartus_map --read_settings_files=on --write_settings_files=off DWT -c DWT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736145639742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1736145640059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/dwt_1d2l_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/dwt_1d2l_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_1D2L_ver2 " "Found entity 1: DWT_1D2L_ver2" {  } { { "../rtl/DWT_1D2L_ver2.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145640096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145640096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/dwt_1d2l_for2d.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/dwt_1d2l_for2d.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_1D2L_for2D " "Found entity 1: DWT_1D2L_for2D" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145640098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145640098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/dwt_2d1l.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/dwt_2d1l.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_2D1L " "Found entity 1: DWT_2D1L" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145640103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145640103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../rtl/mux2.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145640106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145640106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/dwt_1d2l.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/dwt_1d2l.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_1D2L " "Found entity 1: DWT_1D2L" {  } { { "../rtl/DWT_1D2L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145640109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145640109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/dmux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/dmux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux2 " "Found entity 1: dmux2" {  } { { "../rtl/dmux2.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/dmux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145640112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145640112 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DWT_1D1L.v(26) " "Verilog HDL warning at DWT_1D1L.v(26): extended using \"x\" or \"z\"" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1736145640115 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DWT_1D1L.v(27) " "Verilog HDL warning at DWT_1D1L.v(27): extended using \"x\" or \"z\"" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1736145640115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/dwt_1d1l.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/dwt_1d1l.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_1D1L " "Found entity 1: DWT_1D1L" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145640116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145640116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxC_sel DWT_1D2L_ver2.v(76) " "Verilog HDL Implicit Net warning at DWT_1D2L_ver2.v(76): created implicit net for \"muxC_sel\"" {  } { { "../rtl/DWT_1D2L_ver2.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_ver2.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145640116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxD_sel DWT_1D2L_ver2.v(89) " "Verilog HDL Implicit Net warning at DWT_1D2L_ver2.v(89): created implicit net for \"muxD_sel\"" {  } { { "../rtl/DWT_1D2L_ver2.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_ver2.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145640116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxE_sel DWT_1D2L_ver2.v(100) " "Verilog HDL Implicit Net warning at DWT_1D2L_ver2.v(100): created implicit net for \"muxE_sel\"" {  } { { "../rtl/DWT_1D2L_ver2.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_ver2.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145640116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxC_sel DWT_1D2L_for2D.v(116) " "Verilog HDL Implicit Net warning at DWT_1D2L_for2D.v(116): created implicit net for \"muxC_sel\"" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145640116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxD_sel DWT_1D2L_for2D.v(129) " "Verilog HDL Implicit Net warning at DWT_1D2L_for2D.v(129): created implicit net for \"muxD_sel\"" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145640116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxE_sel DWT_1D2L_for2D.v(140) " "Verilog HDL Implicit Net warning at DWT_1D2L_for2D.v(140): created implicit net for \"muxE_sel\"" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145640116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxC_sel DWT_1D2L.v(69) " "Verilog HDL Implicit Net warning at DWT_1D2L.v(69): created implicit net for \"muxC_sel\"" {  } { { "../rtl/DWT_1D2L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145640116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxD_sel DWT_1D2L.v(82) " "Verilog HDL Implicit Net warning at DWT_1D2L.v(82): created implicit net for \"muxD_sel\"" {  } { { "../rtl/DWT_1D2L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145640116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxE_sel DWT_1D2L.v(93) " "Verilog HDL Implicit Net warning at DWT_1D2L.v(93): created implicit net for \"muxE_sel\"" {  } { { "../rtl/DWT_1D2L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145640116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DWT_2D1L " "Elaborating entity \"DWT_2D1L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1736145640147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LL DWT_2D1L.v(21) " "Verilog HDL or VHDL warning at DWT_2D1L.v(21): object \"LL\" assigned a value but never read" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736145640151 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LH DWT_2D1L.v(22) " "Verilog HDL or VHDL warning at DWT_2D1L.v(22): object \"LH\" assigned a value but never read" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736145640151 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HL DWT_2D1L.v(23) " "Verilog HDL or VHDL warning at DWT_2D1L.v(23): object \"HL\" assigned a value but never read" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736145640151 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HH DWT_2D1L.v(24) " "Verilog HDL or VHDL warning at DWT_2D1L.v(24): object \"HH\" assigned a value but never read" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736145640151 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DWT_2D1L.v(126) " "Verilog HDL assignment warning at DWT_2D1L.v(126): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640151 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DWT_2D1L.v(143) " "Verilog HDL assignment warning at DWT_2D1L.v(143): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640151 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DWT_2D1L.v(149) " "Verilog HDL assignment warning at DWT_2D1L.v(149): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640151 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DWT_2D1L.v(203) " "Verilog HDL assignment warning at DWT_2D1L.v(203): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640151 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DWT_2D1L.v(207) " "Verilog HDL assignment warning at DWT_2D1L.v(207): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640151 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DWT_2D1L.v(215) " "Verilog HDL assignment warning at DWT_2D1L.v(215): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640151 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DWT_2D1L.v(219) " "Verilog HDL assignment warning at DWT_2D1L.v(219): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640151 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DWT_2D1L.v(253) " "Verilog HDL assignment warning at DWT_2D1L.v(253): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640151 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DWT_2D1L.v(257) " "Verilog HDL assignment warning at DWT_2D1L.v(257): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640151 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DWT_2D1L.v(277) " "Verilog HDL assignment warning at DWT_2D1L.v(277): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DWT_2D1L.v(283) " "Verilog HDL assignment warning at DWT_2D1L.v(283): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DWT_2D1L.v(340) " "Verilog HDL assignment warning at DWT_2D1L.v(340): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DWT_2D1L.v(344) " "Verilog HDL assignment warning at DWT_2D1L.v(344): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DWT_2D1L.v(352) " "Verilog HDL assignment warning at DWT_2D1L.v(352): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DWT_2D1L.v(356) " "Verilog HDL assignment warning at DWT_2D1L.v(356): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DWT_2D1L.v(387) " "Verilog HDL assignment warning at DWT_2D1L.v(387): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DWT_2D1L.v(391) " "Verilog HDL assignment warning at DWT_2D1L.v(391): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DWT_2D1L.v(411) " "Verilog HDL assignment warning at DWT_2D1L.v(411): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DWT_2D1L.v(417) " "Verilog HDL assignment warning at DWT_2D1L.v(417): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DWT_2D1L.v(473) " "Verilog HDL assignment warning at DWT_2D1L.v(473): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DWT_2D1L.v(477) " "Verilog HDL assignment warning at DWT_2D1L.v(477): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DWT_2D1L.v(485) " "Verilog HDL assignment warning at DWT_2D1L.v(485): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DWT_2D1L.v(489) " "Verilog HDL assignment warning at DWT_2D1L.v(489): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "image.data_a 0 DWT_2D1L.v(16) " "Net \"image.data_a\" at DWT_2D1L.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "image.waddr_a 0 DWT_2D1L.v(16) " "Net \"image.waddr_a\" at DWT_2D1L.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "image.we_a 0 DWT_2D1L.v(16) " "Net \"image.we_a\" at DWT_2D1L.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736145640152 "|DWT_2D1L"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "LL " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"LL\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1736145640152 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "LH " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"LH\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1736145640152 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "HL " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"HL\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1736145640152 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "HH " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"HH\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1736145640152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DWT_1D2L_for2D DWT_1D2L_for2D:DWT_Dim1 " "Elaborating entity \"DWT_1D2L_for2D\" for hierarchy \"DWT_1D2L_for2D:DWT_Dim1\"" {  } { { "../rtl/DWT_2D1L.v" "DWT_Dim1" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736145640155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_flag DWT_1D2L_for2D.v(38) " "Verilog HDL or VHDL warning at DWT_1D2L_for2D.v(38): object \"start_flag\" assigned a value but never read" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736145640157 "|DWT_2D1L|DWT_1D2L_for2D:DWT_Dim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DWT_1D2L_for2D.v(69) " "Verilog HDL assignment warning at DWT_1D2L_for2D.v(69): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640157 "|DWT_2D1L|DWT_1D2L_for2D:DWT_Dim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DWT_1D2L_for2D.v(72) " "Verilog HDL assignment warning at DWT_1D2L_for2D.v(72): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640157 "|DWT_2D1L|DWT_1D2L_for2D:DWT_Dim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DWT_1D2L_for2D.v(231) " "Verilog HDL assignment warning at DWT_1D2L_for2D.v(231): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640157 "|DWT_2D1L|DWT_1D2L_for2D:DWT_Dim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DWT_1D2L_for2D.v(235) " "Verilog HDL assignment warning at DWT_1D2L_for2D.v(235): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640157 "|DWT_2D1L|DWT_1D2L_for2D:DWT_Dim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DWT_1D2L_for2D.v(236) " "Verilog HDL assignment warning at DWT_1D2L_for2D.v(236): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145640157 "|DWT_2D1L|DWT_1D2L_for2D:DWT_Dim1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmux2 DWT_1D2L_for2D:DWT_Dim1\|dmux2:dmux2 " "Elaborating entity \"dmux2\" for hierarchy \"DWT_1D2L_for2D:DWT_Dim1\|dmux2:dmux2\"" {  } { { "../rtl/DWT_1D2L_for2D.v" "dmux2" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736145640159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 DWT_1D2L_for2D:DWT_Dim1\|mux2:muxB " "Elaborating entity \"mux2\" for hierarchy \"DWT_1D2L_for2D:DWT_Dim1\|mux2:muxB\"" {  } { { "../rtl/DWT_1D2L_for2D.v" "muxB" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736145640161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1736145640896 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1736145641092 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/FPGA project/My code/DWT/quartus_prj/output_files/DWT.map.smsg " "Generated suppressed messages file C:/Users/user/FPGA project/My code/DWT/quartus_prj/output_files/DWT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1736145641149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1736145641251 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145641251 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1736145641302 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1736145641302 ""} { "Info" "ICUT_CUT_TM_LCELLS" "298 " "Implemented 298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1736145641302 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1736145641302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736145641325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 14:40:41 2025 " "Processing ended: Mon Jan 06 14:40:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736145641325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736145641325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736145641325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736145641325 ""}
