
*** Running vivado
    with args -log design_1_myproject_axi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myproject_axi_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_myproject_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/prabhav/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_myproject_axi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 60013 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1971.656 ; gain = 201.719 ; free physical = 160 ; free virtual = 3425
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myproject_axi_0_0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc421' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_1_proc421.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_1_proc421.v:68]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (1#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (2#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (3#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (3#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (3#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (3#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_1_proc421.v:483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_1_proc421.v:485]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_1_proc421.v:487]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_1_proc421.v:489]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_1_proc421.v:491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_1_proc421.v:493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_1_proc421.v:511]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc421' (4#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_1_proc421.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.v:93]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb_core' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb_core' (5#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb' (6#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb.v:49]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.v:975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.v:977]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s' (7#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.v:101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.v:563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.v:565]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.v:567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.v:569]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s' (8#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state12 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:102]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe.v:49]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 126 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe.v:8]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 126 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core' (9#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe' (10#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe.v:49]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_164_20_1_1' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mux_164_20_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 20 - type: integer 
	Parameter din5_WIDTH bound to: 20 - type: integer 
	Parameter din6_WIDTH bound to: 20 - type: integer 
	Parameter din7_WIDTH bound to: 20 - type: integer 
	Parameter din8_WIDTH bound to: 20 - type: integer 
	Parameter din9_WIDTH bound to: 20 - type: integer 
	Parameter din10_WIDTH bound to: 20 - type: integer 
	Parameter din11_WIDTH bound to: 20 - type: integer 
	Parameter din12_WIDTH bound to: 20 - type: integer 
	Parameter din13_WIDTH bound to: 20 - type: integer 
	Parameter din14_WIDTH bound to: 20 - type: integer 
	Parameter din15_WIDTH bound to: 20 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_164_20_1_1' (11#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mux_164_20_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_94_20_1_1' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mux_94_20_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 20 - type: integer 
	Parameter din5_WIDTH bound to: 20 - type: integer 
	Parameter din6_WIDTH bound to: 20 - type: integer 
	Parameter din7_WIDTH bound to: 20 - type: integer 
	Parameter din8_WIDTH bound to: 20 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_94_20_1_1' (12#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mux_94_20_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2530]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2538]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2544]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2568]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2616]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s' (13#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 37'b0000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 37'b0000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 37'b0000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 37'b0000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 37'b0000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 37'b0000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 37'b0000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 37'b0000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 37'b0000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 37'b0000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 37'b0000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 37'b0000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 37'b0000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 37'b0000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 37'b0000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 37'b0000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 37'b0000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 37'b0000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 37'b0000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 37'b0000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 37'b0000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 37'b0000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 37'b0000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 37'b0000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 37'b0000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 37'b0000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 37'b0000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 37'b0000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 37'b0000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 37'b0000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 37'b0000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 37'b0000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 37'b0000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 37'b0001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 37'b0010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 37'b0100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 37'b1000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.v:163]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW.v:49]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 42 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW.v:8]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core' (14#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW' (15#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW.v:49]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_20s_15s_32_5_1' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_15s_32_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_20s_15s_32_5_1_MulnS_0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_15s_32_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_20s_15s_32_5_1_MulnS_0' (16#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_15s_32_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_20s_15s_32_5_1' (17#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_15s_32_5_1.v:35]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_20s_14s_32_5_1' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_14s_32_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_20s_14s_32_5_1_MulnS_1' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_14s_32_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_20s_14s_32_5_1_MulnS_1' (18#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_14s_32_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_20s_14s_32_5_1' (19#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_14s_32_5_1.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.v:3270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.v:3272]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s' (20#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.v:157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.v:795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.v:797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.v:799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.v:801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.v:803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.v:805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.v:807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.v:809]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s' (21#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state12 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:158]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:49]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 40 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:8]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core' (22#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde' (23#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:49]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4445]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4455]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4457]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4459]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4461]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4463]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4465]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4467]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4471]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4473]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4475]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4479]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4481]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4485]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4487]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4489]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4495]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4497]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s' (24#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 41'b00000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 41'b00000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 41'b00000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 41'b00000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 41'b00000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 41'b00000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 41'b00000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 41'b00000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 41'b00000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 41'b00000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 41'b00000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 41'b00000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 41'b00000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 41'b00000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 41'b00000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 41'b00000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 41'b00000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 41'b00000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 41'b00000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 41'b00000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 41'b00000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 41'b00000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 41'b00000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 41'b00000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 41'b00000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 41'b00000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 41'b00000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 41'b00000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 41'b00000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 41'b00000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 41'b00000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 41'b00000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 41'b00000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 41'b00000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 41'b00000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 41'b00000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 41'b00001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 41'b00010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 41'b00100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 41'b01000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 41'b10000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:195]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO.v:49]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO.v:8]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core' (25#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO' (26#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO.v:49]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_20s_13s_32_5_1' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_13s_32_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_20s_13s_32_5_1_MulnS_2' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_13s_32_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_20s_13s_32_5_1_MulnS_2' (27#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_13s_32_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_20s_13s_32_5_1' (28#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_13s_32_5_1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s' (29#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.v:157]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s' (30#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state12 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:158]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:49]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:8]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core' (31#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio' (32#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:49]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s' (33#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 65'b00000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 65'b00000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 65'b00000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state5 bound to: 65'b00000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state6 bound to: 65'b00000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state7 bound to: 65'b00000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 65'b00000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 65'b00000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 65'b00000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 65'b00000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 65'b00000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 65'b00000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 65'b00000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 65'b00000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 65'b00000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 65'b00000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 65'b00000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 65'b00000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 65'b00000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 65'b00000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 65'b00000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 65'b00000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 65'b00000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 65'b00000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 65'b00000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 65'b00000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 65'b00000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 65'b00000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 65'b00000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 65'b00000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 65'b00000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 65'b00000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 65'b00000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 65'b00000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 65'b00000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 65'b00000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 65'b00000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 65'b00000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 65'b00000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 65'b00000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 65'b00000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 65'b00000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 65'b00000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 65'b00000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 65'b00000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 65'b00000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 65'b00000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 65'b00000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 65'b00000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 65'b00000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 65'b00000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 65'b00000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 65'b00000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 65'b00000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 65'b00000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 65'b00000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 65'b00000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 65'b00000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 65'b00000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 65'b00000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 65'b00001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 65'b00010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 65'b00100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 65'b01000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 65'b10000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.v:219]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 62'b00000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 62'b00000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 62'b00000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 62'b00000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 62'b00000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 62'b00000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 62'b00000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 62'b00000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 62'b00000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 62'b00000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 62'b00000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 62'b00000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 62'b00000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 62'b00000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 62'b00000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 62'b00000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 62'b00000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 62'b00000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 62'b00000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 62'b00000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 62'b00000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 62'b00000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 62'b00000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 62'b00000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 62'b00000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 62'b00000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 62'b00000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 62'b00000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 62'b00000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 62'b00000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 62'b00000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 62'b00000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 62'b00000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 62'b00000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 62'b00000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 62'b00000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 62'b00000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 62'b00000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 62'b00000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 62'b00000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 62'b00000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 62'b00000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 62'b00000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 62'b00000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 62'b00000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 62'b00000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 62'b00000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 62'b00000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 62'b00000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 62'b00000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 62'b00000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 62'b00000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 62'b00000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 62'b00000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 62'b00000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 62'b00000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 62'b00000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 62'b00001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 62'b00010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 62'b00100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 62'b01000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 62'b10000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.v:253]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_20s_12s_32_5_1' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_12s_32_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_20s_12s_32_5_1_MulnS_3' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_12s_32_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_20s_12s_32_5_1_MulnS_3' (34#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_12s_32_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_20s_12s_32_5_1' (35#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_20s_12s_32_5_1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s' (36#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s' (37#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.v:155]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s' (38#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 70'b0000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 70'b0000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 70'b0000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 70'b0000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 70'b0000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 70'b0000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 70'b0000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 70'b0000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 70'b0000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 70'b0000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 70'b0000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 70'b0000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 70'b0000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 70'b0000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 70'b0000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 70'b0000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 70'b0000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 70'b0000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 70'b0000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 70'b0000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 70'b0000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 70'b0000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 70'b0000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 70'b0000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 70'b0000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 70'b0000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 70'b0000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 70'b0000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 70'b0000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 70'b0000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 70'b0000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 70'b0000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 70'b0000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 70'b0000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 70'b0000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 70'b0000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 70'b0000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 70'b0000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 70'b0000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 70'b0000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 70'b0000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 70'b0000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 70'b0000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 70'b0000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 70'b0000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 70'b0000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 70'b0000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 70'b0000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 70'b0000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 70'b0000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 70'b0000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 70'b0000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 70'b0000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 70'b0000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 70'b0000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 70'b0000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 70'b0000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 70'b0001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 70'b0010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 70'b0100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 70'b1000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.v:280]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 64'b0000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 64'b0000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 64'b0000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 64'b0000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 64'b0000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 64'b0000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 64'b0000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 64'b0000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 64'b0000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 64'b0000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 64'b0000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 64'b0000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 64'b0000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 64'b0000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 64'b0000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 64'b0000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 64'b0000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 64'b0000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 64'b0000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 64'b0000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 64'b0000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 64'b0000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 64'b0000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 64'b0000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 64'b0000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 64'b0000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 64'b0000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 64'b0000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 64'b0000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 64'b0000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 64'b0000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 64'b0000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 64'b0000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage51 bound to: 64'b0000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage52 bound to: 64'b0000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage53 bound to: 64'b0000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage54 bound to: 64'b0000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage55 bound to: 64'b0000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage56 bound to: 64'b0000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage57 bound to: 64'b0000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage58 bound to: 64'b0000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage59 bound to: 64'b0000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage60 bound to: 64'b0001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage61 bound to: 64'b0010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage62 bound to: 64'b0100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage63 bound to: 64'b1000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.v:141]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s' (39#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s' (40#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.v:267]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s' (41#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 55'b0000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 55'b0000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 55'b0000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 55'b0000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 55'b0000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 55'b0000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 55'b0000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 55'b0000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 55'b0000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 55'b0000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 55'b0000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 55'b0000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 55'b0000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 55'b0000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 55'b0000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 55'b0000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 55'b0000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 55'b0000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 55'b0000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 55'b0000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 55'b0000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 55'b0000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 55'b0000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 55'b0000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 55'b0000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 55'b0000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 55'b0000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 55'b0000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 55'b0000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 55'b0000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 55'b0000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 55'b0000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 55'b0000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 55'b0000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 55'b0000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 55'b0000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 55'b0000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 55'b0000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 55'b0000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 55'b0000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 55'b0000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 55'b0000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 55'b0000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 55'b0000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 55'b0000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 55'b0000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 55'b0000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 55'b0000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 55'b0000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 55'b0000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 55'b0000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 55'b0001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 55'b0010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 55'b0100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 55'b1000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.v:230]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 53'b00000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 53'b00000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 53'b00000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 53'b00000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 53'b00000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 53'b00000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 53'b00000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 53'b00000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 53'b00000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 53'b00000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 53'b00000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 53'b00000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 53'b00000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 53'b00000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 53'b00000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 53'b00000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 53'b00000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 53'b00000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 53'b00000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 53'b00000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 53'b00000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 53'b00000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 53'b00000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 53'b00000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 53'b00000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 53'b00000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 53'b00000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 53'b00000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 53'b00000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 53'b00000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 53'b00000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 53'b00000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 53'b00000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 53'b00000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 53'b00000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 53'b00000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 53'b00000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 53'b00000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 53'b00000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 53'b00000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 53'b00000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 53'b00000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 53'b00000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 53'b00000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 53'b00000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 53'b00000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 53'b00000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 53'b00000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 53'b00001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 53'b00010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 53'b00100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 53'b01000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 53'b10000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.v:122]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s' (42#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s' (43#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.v:92]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.v:94]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4_rom' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4_rom.dat' is read successfully [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4_rom' (44#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4' (45#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4.v:39]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk_rom' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk_rom.dat' is read successfully [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk_rom' (46#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk' (47#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_17ns_18s_28_2_1' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_17ns_18s_28_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_17ns_18s_28_2_1_MulnS_4' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_17ns_18s_28_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_17ns_18s_28_2_1_MulnS_4' (48#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_17ns_18s_28_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_17ns_18s_28_2_1' (49#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mul_17ns_18s_28_2_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s' (50#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s' (51#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w20_d15876_A' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d15876_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 15876 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w20_d15876_A' (52#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d15876_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w20_d1764_A' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d1764_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1764 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w20_d1764_A' (53#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d1764_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w20_d1600_A' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d1600_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1600 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w20_d1600_A' (54#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d1600_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w20_d169_A' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d169_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 169 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w20_d169_A' (55#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d169_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w20_d121_A' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d121_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 121 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w20_d121_A' (56#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d121_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w20_d9_A' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d9_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w20_d9_A_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d9_A.v:8]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w20_d9_A_shiftReg' (57#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d9_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w20_d9_A' (58#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d9_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w20_d1_A' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w20_d1_A_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w20_d1_A_shiftReg' (59#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w20_d1_A' (60#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_shiftReg' (61#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0' (62#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk_shiftReg' (63#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk' (64#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_shiftReg' (65#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0' (66#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_shiftReg' (67#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0' (68#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl_shiftReg' (69#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl' (70#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_shiftReg' (71#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0' (72#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_shiftReg' (73#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0' (74#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil_shiftReg' (75#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil' (76#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_shiftReg' (77#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0' (78#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_shiftReg' (79#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0' (80#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_shiftReg' (81#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0' (82#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl_shiftReg' (83#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl' (84#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_shiftReg' (85#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0' (86#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_shiftReg' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_shiftReg' (87#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0' (88#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (89#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_myproject_axi_exit27_proc' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Block_myproject_axi_exit27_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Block_myproject_axi_exit27_proc.v:74]
INFO: [Synth 8-6155] done synthesizing module 'Block_myproject_axi_exit27_proc' (90#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Block_myproject_axi_exit27_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_2_proc' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_2_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_2_proc.v:61]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_32_20_1_1' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mux_32_20_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_32_20_1_1' (91#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_mux_32_20_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_lshr_32ns_32ns_32_2_1' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_lshr_32ns_32ns_32_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_lshr_32ns_32ns_32_2_1' (92#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_lshr_32ns_32ns_32_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_shl_64ns_32ns_64_2_1' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_shl_64ns_32ns_64_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_shl_64ns_32ns_64_2_1' (93#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/myproject_axi_shl_64ns_32ns_64_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Loop_2_proc' (94#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_2_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d16384_A' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w8_d16384_A.v:8]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 16384 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d16384_A' (95#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w8_d16384_A.v:8]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A_shiftReg' (96#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w1_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A' (97#1) [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w1_d2_A.v:42]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
WARNING: [Synth 8-3331] design fifo_w20_d1_A_x_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[63]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[62]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[61]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[60]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[59]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[58]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[57]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[56]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[55]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[54]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[53]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[52]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[51]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[50]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[49]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[48]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[47]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[46]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[45]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[44]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[43]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[42]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[41]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[40]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[39]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[38]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[37]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[36]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[35]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[34]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[33]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[32]
WARNING: [Synth 8-3331] design fifo_w20_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design myproject_axi_mul_17ns_18s_28_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk has unconnected port reset
WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_20s_14s_32_5_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_20s_15s_32_5_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_20s_12s_32_5_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_20s_13s_32_5_1 has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio has unconnected port ce0
WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO has unconnected port reset
WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO has unconnected port ce0
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde has unconnected port ce0
WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW has unconnected port reset
WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW has unconnected port ce0
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe has unconnected port ce0
WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb has unconnected port reset
WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb has unconnected port ce0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2214.125 ; gain = 444.188 ; free physical = 270 ; free virtual = 3303
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.000 ; gain = 456.062 ; free physical = 171 ; free virtual = 3127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.000 ; gain = 456.062 ; free physical = 171 ; free virtual = 3127
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2226.000 ; gain = 0.000 ; free physical = 160 ; free virtual = 2757
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2589.406 ; gain = 0.000 ; free physical = 487 ; free virtual = 2544
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2632.281 ; gain = 42.875 ; free physical = 1043 ; free virtual = 3101
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2632.281 ; gain = 862.344 ; free physical = 2008 ; free virtual = 4076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2632.281 ; gain = 862.344 ; free physical = 2009 ; free virtual = 4077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2632.281 ; gain = 862.344 ; free physical = 2013 ; free virtual = 4081
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_2_reg[7:0]' into 'DataOut_V_reg_956_reg[7:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.v:412]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_5_reg[7:0]' into 'DataOut_V_75_reg_950_reg[7:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.v:413]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_7_reg[7:0]' into 'kernel_data_V_2_8_load_reg_982_reg[7:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.v:417]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_4_reg[7:0]' into 'kernel_data_V_2_5_load_reg_976_reg[7:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.v:413]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'select_ln65_176_reg_2766_reg[2:2]' into 'select_ln65_166_reg_2695_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2574]
INFO: [Synth 8-4471] merging register 'select_ln65_186_reg_2837_reg[2:2]' into 'select_ln65_166_reg_2695_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2594]
INFO: [Synth 8-4471] merging register 'select_ln65_196_reg_2908_reg[2:2]' into 'select_ln65_166_reg_2695_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2614]
INFO: [Synth 8-4471] merging register 'zext_ln65_51_reg_2948_reg[3:3]' into 'zext_ln65_48_reg_2938_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2530]
INFO: [Synth 8-4471] merging register 'zext_ln65_54_reg_2958_reg[3:3]' into 'zext_ln65_48_reg_2938_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2532]
INFO: [Synth 8-4471] merging register 'zext_ln65_57_reg_2968_reg[3:3]' into 'zext_ln65_48_reg_2938_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:2534]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'sext_ln1118_403_reg_4335_reg[19:0]' into 'sext_ln1118_404_reg_4341_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.v:1135]
INFO: [Synth 8-4471] merging register 'sext_ln1118_376_reg_4692_reg[19:0]' into 'sext_ln1118_375_reg_4685_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.v:1170]
INFO: [Synth 8-4471] merging register 'sext_ln1118_365_reg_4099_reg[19:0]' into 'sext_ln1118_364_reg_4092_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.v:1649]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'select_ln65_97_reg_5066_reg[2:2]' into 'select_ln65_87_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4611]
INFO: [Synth 8-4471] merging register 'select_ln65_107_reg_5137_reg[2:2]' into 'select_ln65_87_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4473]
INFO: [Synth 8-4471] merging register 'select_ln65_117_reg_5208_reg[2:2]' into 'select_ln65_87_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4493]
INFO: [Synth 8-4471] merging register 'select_ln65_127_reg_5279_reg[2:2]' into 'select_ln65_87_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4513]
INFO: [Synth 8-4471] merging register 'select_ln65_137_reg_5350_reg[2:2]' into 'select_ln65_87_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4533]
INFO: [Synth 8-4471] merging register 'select_ln65_147_reg_5421_reg[2:2]' into 'select_ln65_87_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4553]
INFO: [Synth 8-4471] merging register 'select_ln65_157_reg_5492_reg[2:2]' into 'select_ln65_87_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4573]
INFO: [Synth 8-4471] merging register 'zext_ln65_28_reg_5552_reg[3:3]' into 'zext_ln65_25_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4451]
INFO: [Synth 8-4471] merging register 'zext_ln65_31_reg_5562_reg[3:3]' into 'zext_ln65_25_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4453]
INFO: [Synth 8-4471] merging register 'zext_ln65_34_reg_5572_reg[3:3]' into 'zext_ln65_25_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4441]
INFO: [Synth 8-4471] merging register 'zext_ln65_37_reg_5582_reg[3:3]' into 'zext_ln65_25_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4443]
INFO: [Synth 8-4471] merging register 'zext_ln65_40_reg_5592_reg[3:3]' into 'zext_ln65_25_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4445]
INFO: [Synth 8-4471] merging register 'zext_ln65_43_reg_5602_reg[3:3]' into 'zext_ln65_25_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4447]
INFO: [Synth 8-4471] merging register 'zext_ln65_46_reg_5612_reg[3:3]' into 'zext_ln65_25_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:4449]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'kernel_data_V_1_43_reg[19:0]' into 'DataOut_V_97_reg_10215_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:2061]
INFO: [Synth 8-4471] merging register 'kernel_data_V_1_44_reg[19:0]' into 'DataOut_V_99_reg_10223_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:2062]
INFO: [Synth 8-4471] merging register 'kernel_data_V_1_45_reg[19:0]' into 'DataOut_V_101_reg_10231_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:2063]
INFO: [Synth 8-4471] merging register 'kernel_data_V_1_46_reg[19:0]' into 'DataOut_V_103_reg_10315_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:2075]
INFO: [Synth 8-4471] merging register 'kernel_data_V_1_47_reg[19:0]' into 'DataOut_V_105_reg_10322_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:2076]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'sext_ln1118_272_reg_9888_reg[19:0]' into 'sext_ln1118_271_reg_9882_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:2166]
INFO: [Synth 8-4471] merging register 'sext_ln1118_285_reg_9973_reg[19:0]' into 'sext_ln1118_286_reg_9979_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:2181]
INFO: [Synth 8-4471] merging register 'sext_ln1118_291_reg_10244_reg[19:0]' into 'sext_ln1118_292_reg_10250_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:2403]
INFO: [Synth 8-4471] merging register 'sext_ln1118_339_reg_10265_reg[19:0]' into 'sext_ln1118_338_reg_10259_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:2406]
INFO: [Synth 8-4471] merging register 'sext_ln1118_340_reg_10271_reg[19:0]' into 'sext_ln1118_341_reg_10277_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:2407]
INFO: [Synth 8-4471] merging register 'sext_ln1118_239_reg_9731_reg[19:0]' into 'sext_ln1118_240_reg_9737_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.v:2457]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'select_ln65_18_reg_5066_reg[2:2]' into 'select_ln65_8_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4475]
INFO: [Synth 8-4471] merging register 'select_ln65_28_reg_5137_reg[2:2]' into 'select_ln65_8_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4497]
INFO: [Synth 8-4471] merging register 'select_ln65_38_reg_5208_reg[2:2]' into 'select_ln65_8_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4519]
INFO: [Synth 8-4471] merging register 'select_ln65_48_reg_5279_reg[2:2]' into 'select_ln65_8_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4541]
INFO: [Synth 8-4471] merging register 'select_ln65_58_reg_5350_reg[2:2]' into 'select_ln65_8_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4563]
INFO: [Synth 8-4471] merging register 'select_ln65_68_reg_5421_reg[2:2]' into 'select_ln65_8_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4585]
INFO: [Synth 8-4471] merging register 'select_ln65_78_reg_5492_reg[2:2]' into 'select_ln65_8_reg_4995_reg[2:2]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4607]
INFO: [Synth 8-4471] merging register 'zext_ln65_5_reg_5552_reg[3:3]' into 'zext_ln65_2_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4441]
INFO: [Synth 8-4471] merging register 'zext_ln65_8_reg_5562_reg[3:3]' into 'zext_ln65_2_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4443]
INFO: [Synth 8-4471] merging register 'zext_ln65_11_reg_5572_reg[3:3]' into 'zext_ln65_2_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4445]
INFO: [Synth 8-4471] merging register 'zext_ln65_14_reg_5582_reg[3:3]' into 'zext_ln65_2_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4447]
INFO: [Synth 8-4471] merging register 'zext_ln65_17_reg_5592_reg[3:3]' into 'zext_ln65_2_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4449]
INFO: [Synth 8-4471] merging register 'zext_ln65_20_reg_5602_reg[3:3]' into 'zext_ln65_2_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4451]
INFO: [Synth 8-4471] merging register 'zext_ln65_23_reg_5612_reg[3:3]' into 'zext_ln65_2_reg_5542_reg[3:3]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:4453]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'sext_ln1118_130_reg_8676_reg[19:0]' into 'sext_ln1118_129_reg_8670_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.v:1779]
INFO: [Synth 8-4471] merging register 'sext_ln1118_160_reg_8905_reg[19:0]' into 'sext_ln1118_158_reg_8899_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.v:1814]
INFO: [Synth 8-4471] merging register 'sext_ln1118_63_reg_8194_reg[19:0]' into 'sext_ln1118_64_reg_8200_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.v:2075]
INFO: [Synth 8-4471] merging register 'sext_ln1118_165_reg_8948_reg[19:0]' into 'sext_ln1118_166_reg_8953_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s.v:2097]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d15876_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d1764_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d1600_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d169_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d121_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w20_d9_A.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_5_reg_611_reg' and it is trimmed from '63' to '23' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_2_proc.v:320]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln944_reg_540_reg' and it is trimmed from '20' to '5' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_2_proc.v:335]
INFO: [Synth 8-4471] merging register 'trunc_ln943_reg_528_reg[5:0]' into 'l_reg_523_reg[5:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_2_proc.v:285]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/fifo_w8_d16384_A.v:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 2632.281 ; gain = 862.344 ; free physical = 1046 ; free virtual = 3144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                             |Replication |Instances |
+------+--------------------------------------------------------------------------+------------+----------+
|1     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s__GB0 |           1|     21290|
|2     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s__GB1 |           1|      9464|
|3     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s__GB2 |           1|     33765|
|4     |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s__GB0     |           1|     25115|
|5     |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s__GB1     |           1|     36636|
|6     |dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s__GC0      |           1|      1865|
|7     |myproject__GCB0                                                           |           1|     31913|
|8     |myproject__GCB1                                                           |           1|     34620|
|9     |myproject__GCB2                                                           |           1|     29221|
|10    |myproject__GCB3                                                           |           1|     32534|
|11    |myproject__GCB4                                                           |           1|     23898|
|12    |myproject_axi__GC0                                                        |           1|      5511|
+------+--------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 22    
	   3 Input     32 Bit       Adders := 2     
	   3 Input     31 Bit       Adders := 8     
	   2 Input     31 Bit       Adders := 3     
	   3 Input     30 Bit       Adders := 10    
	   2 Input     30 Bit       Adders := 4     
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 220   
	   3 Input     20 Bit       Adders := 239   
	   2 Input     19 Bit       Adders := 49    
	   2 Input     18 Bit       Adders := 6     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 5     
	   3 Input     15 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 20    
	   3 Input     14 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 63    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 26    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 50    
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 75    
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               70 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               62 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 58    
	               31 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1666  
	               19 Bit    Registers := 107   
	               18 Bit    Registers := 50    
	               17 Bit    Registers := 573   
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 16    
	               14 Bit    Registers := 17    
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 47    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 38    
	                7 Bit    Registers := 37    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 45    
	                2 Bit    Registers := 126   
	                1 Bit    Registers := 671   
+---RAMs : 
	             310K Bit         RAMs := 8     
	             128K Bit         RAMs := 1     
	              34K Bit         RAMs := 4     
	              31K Bit         RAMs := 16    
	               3K Bit         RAMs := 8     
	               2K Bit         RAMs := 16    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 1     
	  71 Input     70 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	  66 Input     65 Bit        Muxes := 1     
	  65 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	  63 Input     62 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	  56 Input     55 Bit        Muxes := 1     
	  54 Input     53 Bit        Muxes := 1     
	  42 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	  38 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     20 Bit        Muxes := 1131  
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 82    
	   2 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 2     
	  28 Input     15 Bit        Muxes := 1     
	  62 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	  27 Input     14 Bit        Muxes := 2     
	  28 Input     14 Bit        Muxes := 2     
	  47 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 37    
	  30 Input     13 Bit        Muxes := 5     
	  28 Input     13 Bit        Muxes := 1     
	  29 Input     13 Bit        Muxes := 3     
	  48 Input     13 Bit        Muxes := 1     
	  54 Input     13 Bit        Muxes := 1     
	  48 Input     12 Bit        Muxes := 1     
	  49 Input     12 Bit        Muxes := 1     
	  45 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 84    
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  12 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 37    
	   2 Input      7 Bit        Muxes := 35    
	   8 Input      7 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 19    
	   3 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 23    
	   6 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 69    
	   3 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 690   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myproject_axi_mul_20s_13s_32_5_1_MulnS_2__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module myproject_axi_mul_20s_13s_32_5_1_MulnS_2__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module myproject_axi_mul_20s_13s_32_5_1_MulnS_2__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module myproject_axi_mul_20s_13s_32_5_1_MulnS_2__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module myproject_axi_mul_20s_13s_32_5_1_MulnS_2__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module myproject_axi_mul_20s_13s_32_5_1_MulnS_2__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module myproject_axi_mul_20s_13s_32_5_1_MulnS_2__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module myproject_axi_mul_20s_13s_32_5_1_MulnS_2__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module myproject_axi_mul_20s_13s_32_5_1_MulnS_2__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     31 Bit       Adders := 6     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 84    
	   3 Input     20 Bit       Adders := 88    
	   2 Input     19 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               20 Bit    Registers := 342   
	               19 Bit    Registers := 42    
	               18 Bit    Registers := 14    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  42 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	  30 Input     13 Bit        Muxes := 5     
	  28 Input     13 Bit        Muxes := 1     
	  29 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module myproject_axi_mul_20s_12s_32_5_1_MulnS_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module myproject_axi_mul_20s_12s_32_5_1_MulnS_3__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module myproject_axi_mul_20s_12s_32_5_1_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module myproject_axi_mul_20s_13s_32_5_1_MulnS_2__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module myproject_axi_mul_20s_13s_32_5_1_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 4     
	   3 Input     30 Bit       Adders := 7     
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 75    
	   2 Input     20 Bit       Adders := 64    
	   2 Input     19 Bit       Adders := 34    
	   2 Input     18 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               62 Bit    Registers := 1     
	               20 Bit    Registers := 331   
	               19 Bit    Registers := 43    
	               18 Bit    Registers := 28    
	               17 Bit    Registers := 3     
	               15 Bit    Registers := 1     
+---Muxes : 
	  63 Input     62 Bit        Muxes := 1     
	  48 Input     13 Bit        Muxes := 1     
	  54 Input     13 Bit        Muxes := 1     
	  48 Input     12 Bit        Muxes := 1     
	  49 Input     12 Bit        Muxes := 1     
	  45 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               20 Bit    Registers := 80    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	  66 Input     65 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module fifo_w20_d1600_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1600_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1600_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1600_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 16    
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module myproject_axi_mux_164_20_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_94_20_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 96    
	               17 Bit    Registers := 224   
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 32    
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_w20_d1600_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1600_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1600_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1600_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1600_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1600_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1600_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1600_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1600_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w20_d1_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w20_d1600_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1600_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1600_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module myproject_axi_mul_20s_15s_32_5_1_MulnS_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module myproject_axi_mul_20s_14s_32_5_1_MulnS_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module myproject_axi_mul_20s_14s_32_5_1_MulnS_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module myproject_axi_mul_20s_14s_32_5_1_MulnS_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module myproject_axi_mul_20s_14s_32_5_1_MulnS_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 37    
	   3 Input     20 Bit       Adders := 48    
	   2 Input     19 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               20 Bit    Registers := 181   
	               19 Bit    Registers := 16    
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	  38 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 5     
	  28 Input     15 Bit        Muxes := 1     
	  27 Input     14 Bit        Muxes := 2     
	  28 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w20_d1764_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              34K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1764_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              34K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1764_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              34K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1764_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              34K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module myproject_axi_mul_20s_14s_32_5_1_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 10    
	   3 Input     20 Bit       Adders := 10    
	   2 Input     19 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               53 Bit    Registers := 1     
	               20 Bit    Registers := 64    
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	  54 Input     53 Bit        Muxes := 1     
	  47 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	               20 Bit    Registers := 19    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
	  56 Input     55 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 32    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module myproject_axi_mul_20s_15s_32_5_1_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 25    
	   3 Input     20 Bit       Adders := 18    
+---Registers : 
	               64 Bit    Registers := 1     
	               20 Bit    Registers := 69    
	                1 Bit    Registers := 2     
+---Muxes : 
	  65 Input     64 Bit        Muxes := 1     
	  62 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
	               20 Bit    Registers := 23    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 1     
	  71 Input     70 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w20_d169_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d169_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d169_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d169_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d169_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d169_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d169_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d169_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d1_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__24 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__25 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__26 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__27 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__28 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__29 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__30 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__31 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__32 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__33 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__34 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__35 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__36 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__37 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__38 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__39 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__40 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__41 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__42 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__43 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__44 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__45 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__46 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__47 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__48 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__49 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg__50 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d9_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d9_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d9_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d9_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d9_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d9_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d9_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d9_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d121_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d121_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 16    
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module myproject_axi_mux_164_20_1_1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_94_20_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 96    
	               17 Bit    Registers := 224   
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 32    
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 16    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4_rom 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               20 Bit    Registers := 7     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 6     
	               10 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w20_d15876_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             310K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d15876_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             310K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d15876_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             310K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d15876_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             310K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d15876_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             310K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d15876_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             310K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w20_d15876_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             310K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w20_d15876_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             310K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module myproject_axi_mux_164_20_1_1__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_164_20_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 15    
Module myproject_axi_mux_94_20_1_1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module myproject_axi_mux_94_20_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 48    
	               17 Bit    Registers := 112   
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 4     
	   3 Input     15 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 11    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 9     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	  12 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module myproject 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ibuf 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Loop_1_proc421 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Block_myproject_axi_exit27_proc 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module myproject_axi_mux_32_20_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module myproject_axi_lshr_32ns_32ns_32_2_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module myproject_axi_shl_64ns_32ns_64_2_1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module ibuf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Loop_2_proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               31 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	  12 Input     11 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d16384_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w1_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_w1_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w20_d1_A_x_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A_x__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_x_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A_x__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d1_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module fifo_w20_d1_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module fifo_w20_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w20_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module fifo_w20_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w20_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module fifo_w20_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_myproject_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_myproject_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Block_myproject_axi_exit27_proc_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Block_myproject_axi_exit27_proc_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module myproject_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U132/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U138/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U133/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U136/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U134/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U135/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U139/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U131/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U137/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln958_reg_606_reg' and it is trimmed from '64' to '26' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_2_proc.v:314]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln958_reg_601_reg' and it is trimmed from '32' to '26' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/Loop_2_proc.v:313]
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/bitcast_ln705_reg_362_reg[3]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln296_reg_373_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/bitcast_ln705_reg_362_reg[5]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln296_reg_373_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/bitcast_ln705_reg_362_reg[1]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln296_reg_373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/bitcast_ln705_reg_362_reg[6]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln296_reg_373_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/bitcast_ln705_reg_362_reg[2]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln296_reg_373_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/bitcast_ln705_reg_362_reg[4]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln296_reg_373_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/bitcast_ln705_reg_362_reg[0]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln296_reg_373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/sub_ln281_reg_385_reg[7]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln294_reg_406_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/sub_ln281_reg_385_reg[6]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln294_reg_406_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/sub_ln281_reg_385_reg[5]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln294_reg_406_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/bitcast_ln705_reg_362_reg[7]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln296_reg_373_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/sub_ln281_reg_385_reg[4]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln294_reg_406_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/sub_ln281_reg_385_reg[3]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln294_reg_406_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/sub_ln281_reg_385_reg[2]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln294_reg_406_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/sub_ln281_reg_385_reg[1]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln294_reg_406_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/bitcast_ln705_reg_362_reg[23]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/sub_ln281_reg_385_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/sub_ln281_reg_385_reg[0]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/trunc_ln294_reg_406_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc421_U0/bitcast_ln705_reg_362_reg[31]' (FDE) to 'inst/i_1_0/Loop_1_proc421_U0/tmp_24_reg_368_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[2]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/trunc_ln944_reg_540_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][24]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][26]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][27]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][28]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][29]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][30]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][31]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][32]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][33]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][34]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][35]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][36]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][37]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][38]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][39]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][40]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][41]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][42]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][43]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][44]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][45]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][46]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][47]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][48]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][49]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][50]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][51]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][52]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][53]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][54]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][55]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][56]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][57]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][58]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][59]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][60]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][61]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][62]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][63]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][25]' (FDR) to 'inst/i_1_0/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U586/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln947_reg_545_reg[1]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/trunc_ln944_reg_540_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[0]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/trunc_ln944_reg_540_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[1]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/trunc_ln944_reg_540_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[3]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/trunc_ln944_reg_540_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[4]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/trunc_ln944_reg_540_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[5]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[6]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[7]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[8]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[9]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[10]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[11]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[12]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[13]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[14]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[15]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[16]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[17]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[18]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[19]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[20]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[21]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[22]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[23]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[24]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[25]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[26]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[27]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[28]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[29]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[30]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_533_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[25] )
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/tmp_reg_556_reg[0]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/lsb_index_reg_550_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/tmp_reg_556_reg[1]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/lsb_index_reg_550_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/tmp_reg_556_reg[2]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/lsb_index_reg_550_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/tmp_reg_556_reg[3]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/lsb_index_reg_550_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/tmp_reg_556_reg[4]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/lsb_index_reg_550_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/tmp_reg_556_reg[5]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/lsb_index_reg_550_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/tmp_reg_556_reg[6]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/lsb_index_reg_550_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/tmp_reg_556_reg[7]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/lsb_index_reg_550_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/tmp_reg_556_reg[8]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/lsb_index_reg_550_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/tmp_reg_556_reg[9]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/lsb_index_reg_550_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U587/dout_array_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_576_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Block_myproject_axi_exit27_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_621_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_621_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_621_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_621_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_621_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_621_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_621_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/lshr_ln958_reg_601_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0i_1_6/ap_done_reg_reg)
DSP Report: Generating DSP myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U227/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U226/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_12s_32_5_1_U225/myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U224/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_13s_32_5_1_U223/myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U/buff2_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_0_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_4_40_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_0_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_4_32_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_1_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_4_41_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_1_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_4_33_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_2_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_4_42_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_2_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_4_34_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_3_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_4_43_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_3_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_4_35_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_4_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_4_44_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_4_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_4_36_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_5_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_4_45_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_5_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_4_37_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_6_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_4_46_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_6_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_4_38_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_7_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_4_47_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_4_1_7_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_4_39_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_5737_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:3259]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_5732_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:3258]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_reg_5727_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:3257]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_12_reg_5722_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:3256]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_reg_5717_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:3255]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_5712_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:3254]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_5707_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:3261]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_8_reg_5702_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.v:3260]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/\select_ln65_87_reg_4995_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/\zext_ln65_25_reg_5542_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0/ap_done_reg_reg )
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_0_1_U/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_33_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_0_1_U/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_29_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_1370_1_U/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_21_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_0_3_U/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_35_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_0_3_U/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_31_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_1370_3_U/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_23_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW.v:40]
DSP Report: Generating DSP myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U47/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U50/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U46/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U49/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U48/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0/ap_done_reg_reg)
DSP Report: Generating DSP myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_14s_32_5_1_U398/myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/b_reg0_reg is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/a_reg0_reg is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff0_reg is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
DSP Report: register myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff1_reg is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
DSP Report: operator myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_20s_15s_32_5_1_U333/myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U/buff2_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer22_out_V_data_6_V_U/U_fifo_w20_d1_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer22_out_V_data_6_V_U/U_fifo_w20_d1_A_ram/SRL_SIG_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0/\tmp_data_V_624_reg_478_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0/\tmp_data_V_624_reg_478_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0/\tmp_data_6_V_reg_568_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer25_out_V_data_6_V_U/U_fifo_w20_d1_A_ram/SRL_SIG_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer25_out_V_data_6_V_U/U_fifo_w20_d1_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0/\data_6_V_reg_237_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0/\data_6_V_reg_237_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0/grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_fu_111/\ap_port_reg_data_6_V_read_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0/grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_fu_111/\ap_port_reg_data_6_V_read_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0/grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_fu_111/\sext_ln1118_14_reg_1148_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0/grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_fu_111/\sext_ln1118_14_reg_1148_reg[8] )
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_0_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_5_40_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_0_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_5_32_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_1_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_5_41_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_1_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_5_33_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_2_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_5_42_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_2_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_5_34_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_3_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_5_43_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_3_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_5_35_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_4_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_5_44_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_4_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_5_36_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_5_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_5_45_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_5_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_5_37_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_6_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_5_46_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_6_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_5_38_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_7_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_5_47_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_5_1_7_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_5_39_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_7_reg_5737_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:3260]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_5732_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:3258]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_5727_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:3256]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_8_reg_5722_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:3261]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_6_reg_5717_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:3259]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_5712_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:3257]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_5707_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:3255]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_5702_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.v:3254]
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_fu_30/myproject_axi_mul_17ns_18s_28_2_1_U434/myproject_axi_mul_17ns_18s_28_2_1_MulnS_4_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_fu_30/myproject_axi_mul_17ns_18s_28_2_1_U434/myproject_axi_mul_17ns_18s_28_2_1_MulnS_4_U/p_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_fu_30/myproject_axi_mul_17ns_18s_28_2_1_U434/myproject_axi_mul_17ns_18s_28_2_1_MulnS_4_U/p_reg.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_fu_30/myproject_axi_mul_17ns_18s_28_2_1_U434/myproject_axi_mul_17ns_18s_28_2_1_MulnS_4_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_fu_30/myproject_axi_mul_17ns_18s_28_2_1_U434/myproject_axi_mul_17ns_18s_28_2_1_MulnS_4_U/p_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/\select_ln65_8_reg_4995_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/\zext_ln65_2_reg_5542_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_3_1_0_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_3_20_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_3_1_0_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_3_16_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_3_1_1_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_3_21_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_3_1_1_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U/ShiftRegMem_reg[1][19:0]' into 'kernel_data_V_3_17_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_3_1_2_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U/ShiftRegMem_reg[0][19:0]' into 'kernel_data_V_3_22_reg[19:0]' [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe.v:40]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_20_reg_3033_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:1822]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_19_reg_3028_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:1821]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_reg_3023_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:1820]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_3018_reg' and it is trimmed from '20' to '17' bits. [/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/6770/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.v:1819]
DSP Report: Generating DSP add_ln703_414_reg_1056_reg, operation Mode is: (C+(A*B)')'.
DSP Report: register add_ln703_414_reg_1056_reg is absorbed into DSP add_ln703_414_reg_1056_reg.
DSP Report: register reg_209_reg is absorbed into DSP add_ln703_414_reg_1056_reg.
DSP Report: operator add_ln703_414_fu_777_p2 is absorbed into DSP add_ln703_414_reg_1056_reg.
DSP Report: operator grp_fu_200_p2 is absorbed into DSP add_ln703_414_reg_1056_reg.
DSP Report: Generating DSP grp_fu_200_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_200_p2 is absorbed into DSP grp_fu_200_p2.
DSP Report: Generating DSP add_ln703_402_fu_797_p2, operation Mode is: (C:0x206d)+(A*B)'.
DSP Report: register reg_209_reg is absorbed into DSP add_ln703_402_fu_797_p2.
DSP Report: operator grp_fu_200_p2 is absorbed into DSP add_ln703_402_fu_797_p2.
DSP Report: operator add_ln703_402_fu_797_p2 is absorbed into DSP add_ln703_402_fu_797_p2.
DSP Report: Generating DSP add_ln703_407_reg_1046_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register reg_209_reg is absorbed into DSP add_ln703_407_reg_1046_reg.
DSP Report: register add_ln703_407_reg_1046_reg is absorbed into DSP add_ln703_407_reg_1046_reg.
DSP Report: register reg_229_reg is absorbed into DSP add_ln703_407_reg_1046_reg.
DSP Report: operator add_ln703_407_fu_737_p2 is absorbed into DSP add_ln703_407_reg_1046_reg.
DSP Report: operator grp_fu_200_p2 is absorbed into DSP add_ln703_407_reg_1046_reg.
DSP Report: Generating DSP add_ln703_401_reg_1071_reg, operation Mode is: (C:0x15d7)+(A*B)'.
DSP Report: register add_ln703_401_reg_1071_reg is absorbed into DSP add_ln703_401_reg_1071_reg.
DSP Report: register mul_ln703_1_reg_215_reg is absorbed into DSP add_ln703_401_reg_1071_reg.
DSP Report: operator add_ln703_401_fu_836_p2 is absorbed into DSP add_ln703_401_reg_1071_reg.
DSP Report: operator grp_fu_200_p2 is absorbed into DSP add_ln703_401_reg_1071_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_398_reg_1021_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_398_reg_1021_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_398_reg_1021_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_409_reg_1026_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/sub_ln703_4_reg_1016_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/add_ln703_409_reg_1026_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/sub_ln703_4_reg_1016_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0/\ap_phi_reg_pp0_iter1_storemerge_i_i_reg_225_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0/\select_ln65_166_reg_2695_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0/\zext_ln65_48_reg_2938_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:29 . Memory (MB): peak = 2632.281 ; gain = 862.344 ; free physical = 997 ; free virtual = 2213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|myproject__GCB0          | layer7_out_V_data_7_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer7_out_V_data_6_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer7_out_V_data_5_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer7_out_V_data_4_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer7_out_V_data_3_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_0_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_1_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_7_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_6_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_5_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_2_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_3_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_4_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB1          | layer7_out_V_data_0_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB1          | layer7_out_V_data_1_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB1          | layer7_out_V_data_2_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|layer6_out_V_data_3_V_U  | mem_reg                          | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|layer6_out_V_data_2_V_U  | mem_reg                          | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|layer6_out_V_data_1_V_U  | mem_reg                          | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|layer6_out_V_data_0_V_U  | mem_reg                          | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|layer11_out_V_data_0_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_1_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_2_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_3_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_4_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_5_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_6_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_7_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_7_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_6_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_5_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_4_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_3_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_2_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_1_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_0_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_7_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_6_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_5_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_4_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_3_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_2_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_1_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_0_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject__GCB4          | layer5_out_V_data_1_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer5_out_V_data_0_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer2_out_V_data_3_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer2_out_V_data_2_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer2_out_V_data_1_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer2_out_V_data_0_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer5_out_V_data_2_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer5_out_V_data_3_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|inst                     | in_local_V_data_0_V_U/mem_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                          | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_axi_mul_20s_13s_32_5_1_MulnS_2                             | (A''*B'')'        | 20     | 13     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_13s_32_5_1_MulnS_2                             | (A''*B'')'        | 20     | 13     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_13s_32_5_1_MulnS_2                             | (A''*B'')'        | 20     | 13     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_13s_32_5_1_MulnS_2                             | (A''*B'')'        | 20     | 13     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_13s_32_5_1_MulnS_2                             | (A''*B'')'        | 20     | 13     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_13s_32_5_1_MulnS_2                             | (A''*B'')'        | 20     | 13     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_13s_32_5_1_MulnS_2                             | (A''*B'')'        | 20     | 13     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_13s_32_5_1_MulnS_2                             | (A''*B'')'        | 20     | 13     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_13s_32_5_1_MulnS_2                             | (A''*B'')'        | 20     | 13     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_12s_32_5_1_MulnS_3                             | (A''*B'')'        | 20     | 12     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_12s_32_5_1_MulnS_3                             | (A''*B'')'        | 20     | 12     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_12s_32_5_1_MulnS_3                             | (A''*B'')'        | 20     | 12     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_13s_32_5_1_MulnS_2                             | (A''*B'')'        | 20     | 13     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_13s_32_5_1_MulnS_2                             | (A''*B'')'        | 20     | 13     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_14s_32_5_1_MulnS_1                             | (A''*B'')'        | 20     | 14     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_14s_32_5_1_MulnS_1                             | (A''*B'')'        | 20     | 14     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_15s_32_5_1_MulnS_0                             | (A''*B'')'        | 20     | 15     | -      | -      | 35     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_14s_32_5_1_MulnS_1                             | (A''*B'')'        | 20     | 14     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_14s_32_5_1_MulnS_1                             | (A''*B'')'        | 20     | 14     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_14s_32_5_1_MulnS_1                             | (A''*B'')'        | 20     | 14     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_20s_15s_32_5_1_MulnS_0                             | (A''*B'')'        | 20     | 15     | -      | -      | 35     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi_mul_17ns_18s_28_2_1_MulnS_4                            | (A*B)'            | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s | (C+(A*B)')'       | 9      | 9      | 14     | -      | 15     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s | A*B               | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s | (C:0x206d)+(A*B)' | 9      | 9      | 14     | -      | 15     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s | (C'+(A*B)')'      | 9      | 9      | 16     | -      | 16     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s | (C:0x15d7)+(A*B)' | 9      | 9      | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
+---------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                             |Replication |Instances |
+------+--------------------------------------------------------------------------+------------+----------+
|1     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s__GB0 |           1|     19717|
|2     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s__GB1 |           1|      5562|
|3     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s__GB2 |           1|     17644|
|4     |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s__GB0     |           1|     22058|
|5     |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s__GB1     |           1|     28121|
|6     |dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s__GC0      |           1|      1888|
|7     |myproject__GCB0                                                           |           1|     31419|
|8     |myproject__GCB1                                                           |           1|     28738|
|9     |myproject__GCB2                                                           |           1|     20502|
|10    |myproject__GCB3                                                           |           1|     26607|
|11    |myproject__GCB4                                                           |           1|     32018|
|12    |myproject_axi__GC0                                                        |           1|      3062|
+------+--------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:37 . Memory (MB): peak = 2632.281 ; gain = 862.344 ; free physical = 771 ; free virtual = 2071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_9/layer11_out_V_data_7_V_U/\q_tmp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_9/layer11_out_V_data_6_V_U/\q_tmp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_9/layer11_out_V_data_5_V_U/\q_tmp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_9/layer11_out_V_data_4_V_U/\q_tmp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_9/layer11_out_V_data_3_V_U/\q_tmp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_9/layer11_out_V_data_2_V_U/\q_tmp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_9/layer11_out_V_data_1_V_U/\q_tmp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_9/layer11_out_V_data_0_V_U/\q_tmp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_9/layer6_out_V_data_0_V_U/\q_tmp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_9/layer6_out_V_data_1_V_U/\q_tmp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_9/layer6_out_V_data_2_V_U/\q_tmp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_9/layer6_out_V_data_3_V_U/\q_tmp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_10/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0i_1_6/\data_64_V_8_fu_348_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0i_1_6/\data_64_V_7_fu_316_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0i_1_6/\data_64_V_6_fu_284_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0i_1_6/\data_64_V_5_fu_252_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0i_1_6/\data_64_V_4_fu_220_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0i_1_6/\data_64_V_3_fu_188_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0i_1_6/\data_64_V_2_fu_156_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0i_1_6/\data_64_V_1_fu_124_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0i_1_6/\data_64_V_fu_92_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:58 . Memory (MB): peak = 2632.281 ; gain = 862.344 ; free physical = 2373 ; free virtual = 3681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|myproject__GCB0          | layer7_out_V_data_7_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer7_out_V_data_6_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer7_out_V_data_5_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer7_out_V_data_4_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer7_out_V_data_3_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_0_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_1_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_7_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_6_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_5_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_2_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_3_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB0          | layer10_out_V_data_4_V_U/mem_reg | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB1          | layer7_out_V_data_0_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB1          | layer7_out_V_data_1_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|myproject__GCB1          | layer7_out_V_data_2_V_U/mem_reg  | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|layer6_out_V_data_3_V_U  | mem_reg                          | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|layer6_out_V_data_2_V_U  | mem_reg                          | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|layer6_out_V_data_1_V_U  | mem_reg                          | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|layer6_out_V_data_0_V_U  | mem_reg                          | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|layer11_out_V_data_0_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_1_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_2_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_3_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_4_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_5_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_6_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer11_out_V_data_7_V_U | mem_reg                          | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_7_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_6_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_5_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_4_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_3_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_2_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_1_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_V_data_0_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_7_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_6_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_5_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_4_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_3_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_2_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_1_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_V_data_0_V_U | mem_reg                          | 128 x 20(READ_FIRST)   | W |   | 128 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject__GCB4          | layer5_out_V_data_1_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer5_out_V_data_0_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer2_out_V_data_3_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer2_out_V_data_2_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer2_out_V_data_1_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer2_out_V_data_0_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer5_out_V_data_2_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|myproject__GCB4          | layer5_out_V_data_3_V_U/mem_reg  | 16 K x 20(READ_FIRST)  | W |   | 16 K x 20(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|inst                     | in_local_V_data_0_V_U/mem_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                             |Replication |Instances |
+------+--------------------------------------------------------------------------+------------+----------+
|1     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s__GB0 |           1|     19717|
|2     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s__GB1 |           1|      5562|
|3     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s__GB2 |           1|     17638|
|4     |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s__GB0     |           1|     21789|
|5     |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s__GB1     |           1|     24487|
|6     |dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s__GC0      |           1|      1672|
|7     |myproject__GCB0                                                           |           1|     31418|
|8     |myproject__GCB1                                                           |           1|     28723|
|9     |myproject__GCB2                                                           |           1|     20426|
|10    |myproject__GCB3                                                           |           1|     26598|
|11    |myproject__GCB4                                                           |           1|     32015|
|12    |myproject_axi__GC0                                                        |           1|      3062|
+------+--------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_0_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_0_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_0_V_U/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_0_V_U/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer7_out_V_data_7_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer7_out_V_data_7_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer7_out_V_data_6_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer7_out_V_data_6_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer7_out_V_data_5_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer7_out_V_data_5_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer7_out_V_data_4_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer7_out_V_data_4_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer7_out_V_data_3_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer7_out_V_data_3_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_0_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_0_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_1_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_1_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_7_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_7_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_6_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_6_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_5_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_5_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_2_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_2_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_3_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_3_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_4_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_7/myproject_U0/layer10_out_V_data_4_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_8/myproject_U0/layer7_out_V_data_0_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_8/myproject_U0/layer7_out_V_data_0_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_8/myproject_U0/layer7_out_V_data_1_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_8/myproject_U0/layer7_out_V_data_1_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_8/myproject_U0/layer7_out_V_data_2_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_8/myproject_U0/layer7_out_V_data_2_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer6_out_V_data_3_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer6_out_V_data_3_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer6_out_V_data_2_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer6_out_V_data_2_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer6_out_V_data_1_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer6_out_V_data_1_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer6_out_V_data_0_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer6_out_V_data_0_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer11_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer11_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer11_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer11_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer11_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer11_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer11_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_9/myproject_U0/layer11_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer15_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer15_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer15_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer15_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer15_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer15_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer15_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer15_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer12_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer12_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer12_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer12_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer12_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer12_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer12_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/layer12_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_10/myproject_U0/softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0/grp_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_fu_30/exp_table4_U/softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_9' (RAMB36E1) to 'inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_8'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_9' (RAMB36E1) to 'inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_8'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_1_V_U/mem_reg_8' (RAMB36E1) to 'inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_1_V_U/mem_reg_7'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_1_V_U/mem_reg_9' (RAMB36E1) to 'inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_1_V_U/mem_reg_7'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_0_V_U/mem_reg_9' (RAMB36E1) to 'inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_0_V_U/mem_reg_8'
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_0_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_0_V_U/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_0_V_U/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_0_V_U/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_0_V_U/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_0_V_U/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_0_V_U/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_0_V_U/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer5_out_V_data_0_V_U/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_11/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:02:19 . Memory (MB): peak = 2632.281 ; gain = 862.344 ; free physical = 1593 ; free virtual = 2920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                             |Replication |Instances |
+------+--------------------------------------------------------------------------+------------+----------+
|1     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s__GB0 |           1|      8252|
|2     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s__GB1 |           1|      2638|
|3     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s__GB2 |           1|     10349|
|4     |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s__GB0     |           1|     10347|
|5     |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s__GB1     |           1|      4872|
|6     |dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s__GC0      |           1|      1524|
|7     |myproject__GCB0                                                           |           1|     22464|
|8     |myproject__GCB1                                                           |           1|     15906|
|9     |myproject__GCB2                                                           |           1|     10777|
|10    |myproject__GCB3                                                           |           1|     16234|
|11    |myproject__GCB4                                                           |           1|     26999|
|12    |myproject_axi__GC0                                                        |           1|      2034|
+------+--------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_8' (RAMB36E1_1) to 'inst/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_7'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_9' (RAMB36E1_1) to 'inst/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_7'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/layer5_out_V_data_0_V_U/mem_reg_9' (RAMB36E1_1) to 'inst/myproject_U0/layer5_out_V_data_0_V_U/mem_reg_8'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/layer5_out_V_data_2_V_U/mem_reg_9' (RAMB36E1_1) to 'inst/myproject_U0/layer5_out_V_data_2_V_U/mem_reg_8'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/layer5_out_V_data_3_V_U/mem_reg_9' (RAMB36E1_1) to 'inst/myproject_U0/layer5_out_V_data_3_V_U/mem_reg_8'
INFO: [Synth 8-6064] Net n_1_42230 is driving 33 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_42227 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_42228 is driving 47 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_res_V_data_3_V_write  is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_42231 is driving 33 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \myproject_U0/layer10_out_V_data_0_V_U/push  is driving 48 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:02:33 . Memory (MB): peak = 2714.887 ; gain = 944.949 ; free physical = 1452 ; free virtual = 2873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:02:34 . Memory (MB): peak = 2714.887 ; gain = 944.949 ; free physical = 1452 ; free virtual = 2874
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:07 ; elapsed = 00:02:41 . Memory (MB): peak = 2714.887 ; gain = 944.949 ; free physical = 1424 ; free virtual = 2865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:07 ; elapsed = 00:02:41 . Memory (MB): peak = 2714.887 ; gain = 944.949 ; free physical = 1425 ; free virtual = 2866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:02:42 . Memory (MB): peak = 2714.887 ; gain = 944.949 ; free physical = 1443 ; free virtual = 2884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:02:42 . Memory (MB): peak = 2714.887 ; gain = 944.949 ; free physical = 1443 ; free virtual = 2884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                                                                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/DataOut_V_97_reg_10215_reg[19]                                                                                                                | 14     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/line_buffer_Array_V_1_1_3_U/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U/ShiftRegMem_reg[12][19]   | 13     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/DataOut_V_105_reg_10322_reg[19]                                                                                                               | 14     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/line_buffer_Array_V_1_0_1_U/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U/ShiftRegMem_reg[12][19]   | 13     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/DataOut_V_101_reg_10231_reg[19]                                                                                                               | 14     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/DataOut_V_95_reg_9547_reg[19]                                                                                                                 | 14     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/line_buffer_Array_V_1_1_2_U/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U/ShiftRegMem_reg[12][19]   | 13     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/DataOut_V_103_reg_10315_reg[19]                                                                                                               | 14     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/line_buffer_Array_V_1_0_0_U/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U/ShiftRegMem_reg[12][19]   | 13     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/DataOut_V_94_reg_9633_reg[19]                                                                                                                 | 14     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/DataOut_V_99_reg_10223_reg[19]                                                                                                                | 14     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/line_buffer_Array_V_1_1_7_U/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U/ShiftRegMem_reg[12][19]   | 13     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/line_buffer_Array_V_1_1_5_U/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U/ShiftRegMem_reg[12][19]   | 13     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/line_buffer_Array_V_1_1_0_U/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U/ShiftRegMem_reg[12][19]   | 13     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/line_buffer_Array_V_1_1_6_U/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U/ShiftRegMem_reg[12][19]   | 13     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0/line_buffer_Array_V_1_1_4_U/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U/ShiftRegMem_reg[12][19]   | 13     | 20    | NO           | NO                 | YES               | 20     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_0_0_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 40     | 17    | NO           | NO                 | NO                | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_1_0_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 38     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_0_1_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 40     | 17    | NO           | NO                 | NO                | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_1_1_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 38     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_0_2_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 40     | 17    | NO           | NO                 | NO                | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_1_2_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 38     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_0_3_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 40     | 17    | NO           | NO                 | NO                | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_1_3_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 38     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_0_4_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 40     | 17    | NO           | NO                 | NO                | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_1_4_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 38     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_0_5_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 40     | 17    | NO           | NO                 | NO                | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_1_5_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 38     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_0_6_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 40     | 17    | NO           | NO                 | NO                | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_1_6_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 38     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_0_7_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 40     | 17    | NO           | NO                 | NO                | 0      | 34      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0/line_buffer_Array_V_4_1_7_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U/ShiftRegMem_reg[39][19] | 38     | 17    | NO           | NO                 | YES               | 0      | 34      | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0/line_buffer_Array_V_0_2_U/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U/ShiftRegMem_reg[41][19]      | 42     | 20    | NO           | NO                 | YES               | 0      | 40      | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0/DataOut_V_118_reg_4130_reg[19]                                                                                                                 | 43     | 20    | NO           | NO                 | YES               | 0      | 40      | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0/line_buffer_Array_V_0_0_U/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U/ShiftRegMem_reg[41][19]      | 42     | 20    | NO           | NO                 | YES               | 0      | 40      | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0/line_buffer_Array_V_0_1_U/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U/ShiftRegMem_reg[41][19]      | 40     | 20    | NO           | NO                 | YES               | 0      | 40      | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0/line_buffer_Array_V_1370_1_U/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U/ShiftRegMem_reg[41][19]   | 41     | 20    | NO           | NO                 | YES               | 0      | 40      | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0/line_buffer_Array_V_1370_0_U/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U/ShiftRegMem_reg[41][19]   | 42     | 20    | NO           | NO                 | YES               | 0      | 40      | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0/line_buffer_Array_V_0_3_U/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U/ShiftRegMem_reg[41][19]      | 40     | 20    | NO           | NO                 | YES               | 0      | 40      | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0/line_buffer_Array_V_1370_3_U/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U/ShiftRegMem_reg[41][19]   | 41     | 20    | NO           | NO                 | YES               | 0      | 40      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_0_0_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 11     | 17    | NO           | NO                 | NO                | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_1_0_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_0_1_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 11     | 17    | NO           | NO                 | NO                | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_1_1_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_0_2_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 11     | 17    | NO           | NO                 | NO                | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_1_2_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_0_3_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 11     | 17    | NO           | NO                 | NO                | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_1_3_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_0_4_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 11     | 17    | NO           | NO                 | NO                | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_1_4_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_0_5_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 11     | 17    | NO           | NO                 | NO                | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_1_5_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_0_6_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 11     | 17    | NO           | NO                 | NO                | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_1_6_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_0_7_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 11     | 17    | NO           | NO                 | NO                | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0/line_buffer_Array_V_5_1_7_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U/ShiftRegMem_reg[10][19] | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0/line_buffer_Array_V_3_0_0_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U/ShiftRegMem_reg[125][19] | 126    | 17    | NO           | NO                 | NO                | 0      | 68      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0/line_buffer_Array_V_3_1_0_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U/ShiftRegMem_reg[125][19] | 124    | 17    | NO           | NO                 | YES               | 0      | 68      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0/line_buffer_Array_V_3_0_1_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U/ShiftRegMem_reg[125][19] | 126    | 17    | NO           | NO                 | NO                | 0      | 68      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0/line_buffer_Array_V_3_1_1_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U/ShiftRegMem_reg[125][19] | 124    | 17    | NO           | NO                 | YES               | 0      | 68      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0/line_buffer_Array_V_3_0_2_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U/ShiftRegMem_reg[125][19] | 126    | 17    | NO           | NO                 | NO                | 0      | 68      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0/line_buffer_Array_V_3_1_2_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U/ShiftRegMem_reg[125][19] | 124    | 17    | NO           | NO                 | YES               | 0      | 68      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0/line_buffer_Array_V_3_0_3_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U/ShiftRegMem_reg[125][19] | 126    | 17    | NO           | NO                 | NO                | 0      | 68      | 
|myproject_axi | myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0/line_buffer_Array_V_3_1_3_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U/ShiftRegMem_reg[125][19] | 124    | 17    | NO           | NO                 | YES               | 0      | 68      | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/DataOut_V_75_reg_950_reg[7]                                                                                                                   | 126    | 8     | NO           | NO                 | YES               | 0      | 32      | 
|myproject_axi | myproject_U0/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0/DataOut_V_reg_956_reg[7]                                                                                                                      | 126    | 8     | NO           | NO                 | YES               | 0      | 32      | 
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name             | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[127] | 8      | 8          | 0      | 32      | 16     | 8      | 0      | 
|dsrl__1     | ShiftRegMem_reg[125] | 20     | 20         | 0      | 80      | 40     | 20     | 0      | 
|dsrl__2     | ShiftRegMem_reg[41]  | 20     | 20         | 0      | 40      | 20     | 0      | 0      | 
|dsrl__3     | ShiftRegMem_reg[39]  | 20     | 20         | 0      | 40      | 20     | 0      | 0      | 
|dsrl__4     | ShiftRegMem_reg[12]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | ShiftRegMem_reg[10]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[8]       | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  4014|
|2     |DSP48E1    |    21|
|3     |DSP48E1_2  |     2|
|4     |DSP48E1_3  |     1|
|5     |DSP48E1_5  |     1|
|6     |DSP48E1_6  |     2|
|7     |LUT1       |   818|
|8     |LUT2       |  8938|
|9     |LUT3       |  7609|
|10    |LUT4       |  8057|
|11    |LUT5       |  3449|
|12    |LUT6       | 11431|
|13    |MUXF7      |   360|
|14    |RAMB18E1   |    20|
|15    |RAMB18E1_1 |    24|
|16    |RAMB18E1_2 |     1|
|17    |RAMB18E1_4 |     1|
|18    |RAMB36E1   |    20|
|19    |RAMB36E1_1 |    70|
|20    |SRL16E     |   728|
|21    |SRLC32E    |  1472|
|22    |FDRE       | 48871|
|23    |FDSE       |   277|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
|      |Instance                                                                                           |Module                                                                                    |Cells |
+------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
|1     |top                                                                                                |                                                                                          | 96187|
|2     |  inst                                                                                             |myproject_axi                                                                             | 96187|
|3     |    Block_myproject_axi_exit27_proc_U0                                                             |Block_myproject_axi_exit27_proc                                                           |    68|
|4     |    Loop_1_proc421_U0                                                                              |Loop_1_proc421                                                                            |   369|
|5     |      regslice_both_in_data_U                                                                      |regslice_both__parameterized0_399                                                         |   127|
|6     |        ibuf_inst                                                                                  |ibuf__parameterized0_403                                                                  |    67|
|7     |        obuf_inst                                                                                  |obuf__parameterized0_404                                                                  |    60|
|8     |      regslice_both_in_last_V_U                                                                    |regslice_both_400                                                                         |    19|
|9     |        ibuf_inst                                                                                  |ibuf_401                                                                                  |     6|
|10    |        obuf_inst                                                                                  |obuf_402                                                                                  |    13|
|11    |    Loop_2_proc_U0                                                                                 |Loop_2_proc                                                                               |  1011|
|12    |      myproject_axi_lshr_32ns_32ns_32_2_1_U586                                                     |myproject_axi_lshr_32ns_32ns_32_2_1                                                       |   122|
|13    |      myproject_axi_shl_64ns_32ns_64_2_1_U587                                                      |myproject_axi_shl_64ns_32ns_64_2_1                                                        |   136|
|14    |      regslice_both_out_data_U                                                                     |regslice_both__parameterized0                                                             |   151|
|15    |        ibuf_inst                                                                                  |ibuf__parameterized0                                                                      |   107|
|16    |        obuf_inst                                                                                  |obuf__parameterized0                                                                      |    35|
|17    |      regslice_both_out_last_V_U                                                                   |regslice_both                                                                             |     9|
|18    |        ibuf_inst                                                                                  |ibuf                                                                                      |     4|
|19    |        obuf_inst                                                                                  |obuf                                                                                      |     5|
|20    |    in_local_V_data_0_V_U                                                                          |fifo_w8_d16384_A                                                                          |   169|
|21    |    is_last_0_i_loc_channel_U                                                                      |fifo_w1_d2_A                                                                              |    14|
|22    |      U_fifo_w1_d2_A_ram                                                                           |fifo_w1_d2_A_shiftReg                                                                     |     4|
|23    |    myproject_U0                                                                                   |myproject                                                                                 | 93836|
|24    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0                         |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s                       |  9896|
|25    |        line_buffer_Array_V_0_0_U                                                                  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW          |    60|
|26    |          conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_398 |    60|
|27    |        line_buffer_Array_V_0_1_U                                                                  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_375      |    60|
|28    |          conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_397 |    60|
|29    |        line_buffer_Array_V_0_2_U                                                                  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_376      |    60|
|30    |          conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_396 |    60|
|31    |        line_buffer_Array_V_0_3_U                                                                  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_377      |    60|
|32    |          conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_395 |    60|
|33    |        line_buffer_Array_V_1370_0_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_378      |    60|
|34    |          conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_394 |    60|
|35    |        line_buffer_Array_V_1370_1_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_379      |    60|
|36    |          conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_393 |    60|
|37    |        line_buffer_Array_V_1370_2_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_380      |    40|
|38    |          conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_392 |    40|
|39    |        line_buffer_Array_V_1370_3_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_381      |    60|
|40    |          conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core     |    60|
|41    |        myproject_axi_mul_20s_14s_32_5_1_U47                                                       |myproject_axi_mul_20s_14s_32_5_1_382                                                      |   353|
|42    |          myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U                                               |myproject_axi_mul_20s_14s_32_5_1_MulnS_1_391                                              |   353|
|43    |        myproject_axi_mul_20s_14s_32_5_1_U48                                                       |myproject_axi_mul_20s_14s_32_5_1_383                                                      |   329|
|44    |          myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U                                               |myproject_axi_mul_20s_14s_32_5_1_MulnS_1_390                                              |   329|
|45    |        myproject_axi_mul_20s_14s_32_5_1_U49                                                       |myproject_axi_mul_20s_14s_32_5_1_384                                                      |   364|
|46    |          myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U                                               |myproject_axi_mul_20s_14s_32_5_1_MulnS_1_389                                              |   364|
|47    |        myproject_axi_mul_20s_14s_32_5_1_U50                                                       |myproject_axi_mul_20s_14s_32_5_1_385                                                      |   368|
|48    |          myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U                                               |myproject_axi_mul_20s_14s_32_5_1_MulnS_1_388                                              |   368|
|49    |        myproject_axi_mul_20s_15s_32_5_1_U46                                                       |myproject_axi_mul_20s_15s_32_5_1_386                                                      |   359|
|50    |          myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U                                               |myproject_axi_mul_20s_15s_32_5_1_MulnS_0_387                                              |   359|
|51    |      conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0                        |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s                      | 19108|
|52    |        line_buffer_Array_V_1_0_0_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO          |    40|
|53    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_374 |    40|
|54    |        line_buffer_Array_V_1_0_1_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_327      |    40|
|55    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_373 |    40|
|56    |        line_buffer_Array_V_1_0_2_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_328      |    20|
|57    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_372 |    20|
|58    |        line_buffer_Array_V_1_0_3_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_329      |    20|
|59    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_371 |    20|
|60    |        line_buffer_Array_V_1_0_4_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_330      |    20|
|61    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_370 |    20|
|62    |        line_buffer_Array_V_1_0_5_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_331      |    20|
|63    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_369 |    20|
|64    |        line_buffer_Array_V_1_0_6_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_332      |    20|
|65    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_368 |    20|
|66    |        line_buffer_Array_V_1_0_7_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_333      |    20|
|67    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_367 |    20|
|68    |        line_buffer_Array_V_1_1_0_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_334      |    40|
|69    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_366 |    40|
|70    |        line_buffer_Array_V_1_1_1_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_335      |    20|
|71    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_365 |    20|
|72    |        line_buffer_Array_V_1_1_2_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_336      |    40|
|73    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_364 |    40|
|74    |        line_buffer_Array_V_1_1_3_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_337      |    40|
|75    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_363 |    40|
|76    |        line_buffer_Array_V_1_1_4_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_338      |    40|
|77    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_362 |    40|
|78    |        line_buffer_Array_V_1_1_5_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_339      |    40|
|79    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_361 |    40|
|80    |        line_buffer_Array_V_1_1_6_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_340      |    40|
|81    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_360 |    40|
|82    |        line_buffer_Array_V_1_1_7_U                                                                |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_341      |    40|
|83    |          conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core     |    40|
|84    |        myproject_axi_mul_20s_13s_32_5_1_U131                                                      |myproject_axi_mul_20s_13s_32_5_1_342                                                      |   376|
|85    |          myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |myproject_axi_mul_20s_13s_32_5_1_MulnS_2_359                                              |   376|
|86    |        myproject_axi_mul_20s_13s_32_5_1_U132                                                      |myproject_axi_mul_20s_13s_32_5_1_343                                                      |   377|
|87    |          myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |myproject_axi_mul_20s_13s_32_5_1_MulnS_2_358                                              |   377|
|88    |        myproject_axi_mul_20s_13s_32_5_1_U133                                                      |myproject_axi_mul_20s_13s_32_5_1_344                                                      |   431|
|89    |          myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |myproject_axi_mul_20s_13s_32_5_1_MulnS_2_357                                              |   431|
|90    |        myproject_axi_mul_20s_13s_32_5_1_U134                                                      |myproject_axi_mul_20s_13s_32_5_1_345                                                      |   409|
|91    |          myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |myproject_axi_mul_20s_13s_32_5_1_MulnS_2_356                                              |   409|
|92    |        myproject_axi_mul_20s_13s_32_5_1_U135                                                      |myproject_axi_mul_20s_13s_32_5_1_346                                                      |   359|
|93    |          myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |myproject_axi_mul_20s_13s_32_5_1_MulnS_2_355                                              |   359|
|94    |        myproject_axi_mul_20s_13s_32_5_1_U136                                                      |myproject_axi_mul_20s_13s_32_5_1_347                                                      |   419|
|95    |          myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |myproject_axi_mul_20s_13s_32_5_1_MulnS_2_354                                              |   419|
|96    |        myproject_axi_mul_20s_13s_32_5_1_U137                                                      |myproject_axi_mul_20s_13s_32_5_1_348                                                      |   403|
|97    |          myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |myproject_axi_mul_20s_13s_32_5_1_MulnS_2_353                                              |   403|
|98    |        myproject_axi_mul_20s_13s_32_5_1_U138                                                      |myproject_axi_mul_20s_13s_32_5_1_349                                                      |   434|
|99    |          myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |myproject_axi_mul_20s_13s_32_5_1_MulnS_2_352                                              |   434|
|100   |        myproject_axi_mul_20s_13s_32_5_1_U139                                                      |myproject_axi_mul_20s_13s_32_5_1_350                                                      |   399|
|101   |          myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |myproject_axi_mul_20s_13s_32_5_1_MulnS_2_351                                              |   399|
|102   |      conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0                        |conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s                      |  1383|
|103   |        line_buffer_Array_V_2_0_0_U                                                                |conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb          |    40|
|104   |          conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb_core_U  |conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb_core_326 |    40|
|105   |        line_buffer_Array_V_2_1_0_U                                                                |conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb_325      |    32|
|106   |          conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb_core_U  |conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb_core     |    32|
|107   |      dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0                            |dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s                          |  3171|
|108   |        grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_fu_111                |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s                          |  2737|
|109   |          myproject_axi_mul_20s_14s_32_5_1_U398                                                    |myproject_axi_mul_20s_14s_32_5_1                                                          |   594|
|110   |            myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U                                             |myproject_axi_mul_20s_14s_32_5_1_MulnS_1                                                  |   594|
|111   |      dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0                            |dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s                          |  3902|
|112   |        grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147                |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s                          |  3350|
|113   |          myproject_axi_mul_20s_15s_32_5_1_U333                                                    |myproject_axi_mul_20s_15s_32_5_1                                                          |   559|
|114   |            myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U                                             |myproject_axi_mul_20s_15s_32_5_1_MulnS_0                                                  |   559|
|115   |      dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0                             |dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s                           | 18047|
|116   |        grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s_fu_440                |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s                          | 16533|
|117   |          myproject_axi_mul_20s_12s_32_5_1_U225                                                    |myproject_axi_mul_20s_12s_32_5_1                                                          |   671|
|118   |            myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U                                             |myproject_axi_mul_20s_12s_32_5_1_MulnS_3_324                                              |   671|
|119   |          myproject_axi_mul_20s_12s_32_5_1_U226                                                    |myproject_axi_mul_20s_12s_32_5_1_319                                                      |   602|
|120   |            myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U                                             |myproject_axi_mul_20s_12s_32_5_1_MulnS_3_323                                              |   602|
|121   |          myproject_axi_mul_20s_12s_32_5_1_U227                                                    |myproject_axi_mul_20s_12s_32_5_1_320                                                      |   649|
|122   |            myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U                                             |myproject_axi_mul_20s_12s_32_5_1_MulnS_3                                                  |   649|
|123   |          myproject_axi_mul_20s_13s_32_5_1_U223                                                    |myproject_axi_mul_20s_13s_32_5_1                                                          |   630|
|124   |            myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                             |myproject_axi_mul_20s_13s_32_5_1_MulnS_2_322                                              |   630|
|125   |          myproject_axi_mul_20s_13s_32_5_1_U224                                                    |myproject_axi_mul_20s_13s_32_5_1_321                                                      |   681|
|126   |            myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                             |myproject_axi_mul_20s_13s_32_5_1_MulnS_2                                                  |   681|
|127   |      layer10_out_V_data_0_V_U                                                                     |fifo_w20_d1600_A                                                                          |   147|
|128   |      layer10_out_V_data_1_V_U                                                                     |fifo_w20_d1600_A_8                                                                        |   148|
|129   |      layer10_out_V_data_2_V_U                                                                     |fifo_w20_d1600_A_9                                                                        |   147|
|130   |      layer10_out_V_data_3_V_U                                                                     |fifo_w20_d1600_A_10                                                                       |   148|
|131   |      layer10_out_V_data_4_V_U                                                                     |fifo_w20_d1600_A_11                                                                       |   151|
|132   |      layer10_out_V_data_5_V_U                                                                     |fifo_w20_d1600_A_12                                                                       |   149|
|133   |      layer10_out_V_data_6_V_U                                                                     |fifo_w20_d1600_A_13                                                                       |   147|
|134   |      layer10_out_V_data_7_V_U                                                                     |fifo_w20_d1600_A_14                                                                       |   147|
|135   |      layer11_out_V_data_0_V_U                                                                     |fifo_w20_d169_A                                                                           |   132|
|136   |      layer11_out_V_data_1_V_U                                                                     |fifo_w20_d169_A_15                                                                        |   132|
|137   |      layer11_out_V_data_2_V_U                                                                     |fifo_w20_d169_A_16                                                                        |   132|
|138   |      layer11_out_V_data_3_V_U                                                                     |fifo_w20_d169_A_17                                                                        |   134|
|139   |      layer11_out_V_data_4_V_U                                                                     |fifo_w20_d169_A_18                                                                        |   132|
|140   |      layer11_out_V_data_5_V_U                                                                     |fifo_w20_d169_A_19                                                                        |   132|
|141   |      layer11_out_V_data_6_V_U                                                                     |fifo_w20_d169_A_20                                                                        |   133|
|142   |      layer11_out_V_data_7_V_U                                                                     |fifo_w20_d169_A_21                                                                        |   132|
|143   |      layer12_out_V_data_0_V_U                                                                     |fifo_w20_d121_A                                                                           |   129|
|144   |      layer12_out_V_data_1_V_U                                                                     |fifo_w20_d121_A_22                                                                        |   129|
|145   |      layer12_out_V_data_2_V_U                                                                     |fifo_w20_d121_A_23                                                                        |   131|
|146   |      layer12_out_V_data_3_V_U                                                                     |fifo_w20_d121_A_24                                                                        |   129|
|147   |      layer12_out_V_data_4_V_U                                                                     |fifo_w20_d121_A_25                                                                        |   131|
|148   |      layer12_out_V_data_5_V_U                                                                     |fifo_w20_d121_A_26                                                                        |   129|
|149   |      layer12_out_V_data_6_V_U                                                                     |fifo_w20_d121_A_27                                                                        |   129|
|150   |      layer12_out_V_data_7_V_U                                                                     |fifo_w20_d121_A_28                                                                        |   129|
|151   |      layer15_out_V_data_0_V_U                                                                     |fifo_w20_d121_A_29                                                                        |   121|
|152   |      layer15_out_V_data_1_V_U                                                                     |fifo_w20_d121_A_30                                                                        |   120|
|153   |      layer15_out_V_data_2_V_U                                                                     |fifo_w20_d121_A_31                                                                        |   120|
|154   |      layer15_out_V_data_3_V_U                                                                     |fifo_w20_d121_A_32                                                                        |   121|
|155   |      layer15_out_V_data_4_V_U                                                                     |fifo_w20_d121_A_33                                                                        |   120|
|156   |      layer15_out_V_data_5_V_U                                                                     |fifo_w20_d121_A_34                                                                        |   122|
|157   |      layer15_out_V_data_6_V_U                                                                     |fifo_w20_d121_A_35                                                                        |   120|
|158   |      layer15_out_V_data_7_V_U                                                                     |fifo_w20_d121_A_36                                                                        |   120|
|159   |      layer16_out_V_data_0_V_U                                                                     |fifo_w20_d9_A                                                                             |    39|
|160   |        U_fifo_w20_d9_A_ram                                                                        |fifo_w20_d9_A_shiftReg_318                                                                |    22|
|161   |      layer16_out_V_data_1_V_U                                                                     |fifo_w20_d9_A_37                                                                          |    40|
|162   |        U_fifo_w20_d9_A_ram                                                                        |fifo_w20_d9_A_shiftReg_317                                                                |    22|
|163   |      layer16_out_V_data_2_V_U                                                                     |fifo_w20_d9_A_38                                                                          |    39|
|164   |        U_fifo_w20_d9_A_ram                                                                        |fifo_w20_d9_A_shiftReg_316                                                                |    22|
|165   |      layer16_out_V_data_3_V_U                                                                     |fifo_w20_d9_A_39                                                                          |    39|
|166   |        U_fifo_w20_d9_A_ram                                                                        |fifo_w20_d9_A_shiftReg_315                                                                |    22|
|167   |      layer16_out_V_data_4_V_U                                                                     |fifo_w20_d9_A_40                                                                          |    41|
|168   |        U_fifo_w20_d9_A_ram                                                                        |fifo_w20_d9_A_shiftReg_314                                                                |    22|
|169   |      layer16_out_V_data_5_V_U                                                                     |fifo_w20_d9_A_41                                                                          |    39|
|170   |        U_fifo_w20_d9_A_ram                                                                        |fifo_w20_d9_A_shiftReg_313                                                                |    22|
|171   |      layer16_out_V_data_6_V_U                                                                     |fifo_w20_d9_A_42                                                                          |    39|
|172   |        U_fifo_w20_d9_A_ram                                                                        |fifo_w20_d9_A_shiftReg_312                                                                |    22|
|173   |      layer16_out_V_data_7_V_U                                                                     |fifo_w20_d9_A_43                                                                          |    40|
|174   |        U_fifo_w20_d9_A_ram                                                                        |fifo_w20_d9_A_shiftReg                                                                    |    22|
|175   |      layer18_out_V_data_0_V_U                                                                     |fifo_w20_d1_A                                                                             |    30|
|176   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_311                                                                |    20|
|177   |      layer18_out_V_data_1_V_U                                                                     |fifo_w20_d1_A_44                                                                          |    30|
|178   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_310                                                                |    20|
|179   |      layer18_out_V_data_2_V_U                                                                     |fifo_w20_d1_A_45                                                                          |    30|
|180   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_309                                                                |    20|
|181   |      layer18_out_V_data_3_V_U                                                                     |fifo_w20_d1_A_46                                                                          |    51|
|182   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_308                                                                |    29|
|183   |      layer18_out_V_data_4_V_U                                                                     |fifo_w20_d1_A_47                                                                          |    31|
|184   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_307                                                                |    20|
|185   |      layer18_out_V_data_5_V_U                                                                     |fifo_w20_d1_A_48                                                                          |    30|
|186   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_306                                                                |    20|
|187   |      layer18_out_V_data_6_V_U                                                                     |fifo_w20_d1_A_49                                                                          |    30|
|188   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_305                                                                |    20|
|189   |      layer18_out_V_data_7_V_U                                                                     |fifo_w20_d1_A_50                                                                          |    31|
|190   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_304                                                                |    20|
|191   |      layer21_out_V_data_0_V_U                                                                     |fifo_w20_d1_A_51                                                                          |    31|
|192   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_303                                                                |    21|
|193   |      layer21_out_V_data_1_V_U                                                                     |fifo_w20_d1_A_52                                                                          |    31|
|194   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_302                                                                |    21|
|195   |      layer21_out_V_data_2_V_U                                                                     |fifo_w20_d1_A_53                                                                          |    32|
|196   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_301                                                                |    21|
|197   |      layer21_out_V_data_3_V_U                                                                     |fifo_w20_d1_A_54                                                                          |    31|
|198   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_300                                                                |    21|
|199   |      layer21_out_V_data_4_V_U                                                                     |fifo_w20_d1_A_55                                                                          |    31|
|200   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_299                                                                |    21|
|201   |      layer21_out_V_data_5_V_U                                                                     |fifo_w20_d1_A_56                                                                          |    31|
|202   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_298                                                                |    21|
|203   |      layer21_out_V_data_6_V_U                                                                     |fifo_w20_d1_A_57                                                                          |    31|
|204   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_297                                                                |    21|
|205   |      layer21_out_V_data_7_V_U                                                                     |fifo_w20_d1_A_58                                                                          |    33|
|206   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_296                                                                |    21|
|207   |      layer22_out_V_data_0_V_U                                                                     |fifo_w20_d1_A_59                                                                          |    32|
|208   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_295                                                                |    22|
|209   |      layer22_out_V_data_10_V_U                                                                    |fifo_w20_d1_A_60                                                                          |    32|
|210   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_294                                                                |    21|
|211   |      layer22_out_V_data_11_V_U                                                                    |fifo_w20_d1_A_61                                                                          |    30|
|212   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_293                                                                |    21|
|213   |      layer22_out_V_data_12_V_U                                                                    |fifo_w20_d1_A_62                                                                          |    30|
|214   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_292                                                                |    21|
|215   |      layer22_out_V_data_13_V_U                                                                    |fifo_w20_d1_A_63                                                                          |    31|
|216   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_291                                                                |    22|
|217   |      layer22_out_V_data_14_V_U                                                                    |fifo_w20_d1_A_64                                                                          |    30|
|218   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_290                                                                |    21|
|219   |      layer22_out_V_data_15_V_U                                                                    |fifo_w20_d1_A_65                                                                          |    30|
|220   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_289                                                                |    21|
|221   |      layer22_out_V_data_1_V_U                                                                     |fifo_w20_d1_A_66                                                                          |    50|
|222   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_288                                                                |    23|
|223   |      layer22_out_V_data_2_V_U                                                                     |fifo_w20_d1_A_67                                                                          |    31|
|224   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_287                                                                |    21|
|225   |      layer22_out_V_data_3_V_U                                                                     |fifo_w20_d1_A_68                                                                          |    32|
|226   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_286                                                                |    21|
|227   |      layer22_out_V_data_4_V_U                                                                     |fifo_w20_d1_A_69                                                                          |    31|
|228   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_285                                                                |    21|
|229   |      layer22_out_V_data_5_V_U                                                                     |fifo_w20_d1_A_70                                                                          |    32|
|230   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_284                                                                |    21|
|231   |      layer22_out_V_data_6_V_U                                                                     |fifo_w20_d1_A_71                                                                          |     9|
|232   |      layer22_out_V_data_7_V_U                                                                     |fifo_w20_d1_A_72                                                                          |    30|
|233   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_283                                                                |    21|
|234   |      layer22_out_V_data_8_V_U                                                                     |fifo_w20_d1_A_73                                                                          |    30|
|235   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_282                                                                |    21|
|236   |      layer22_out_V_data_9_V_U                                                                     |fifo_w20_d1_A_74                                                                          |    30|
|237   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_281                                                                |    21|
|238   |      layer25_out_V_data_0_V_U                                                                     |fifo_w20_d1_A_75                                                                          |    30|
|239   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_280                                                                |    20|
|240   |      layer25_out_V_data_10_V_U                                                                    |fifo_w20_d1_A_76                                                                          |    30|
|241   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_279                                                                |    20|
|242   |      layer25_out_V_data_11_V_U                                                                    |fifo_w20_d1_A_77                                                                          |    31|
|243   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_278                                                                |    20|
|244   |      layer25_out_V_data_12_V_U                                                                    |fifo_w20_d1_A_78                                                                          |    32|
|245   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_277                                                                |    20|
|246   |      layer25_out_V_data_13_V_U                                                                    |fifo_w20_d1_A_79                                                                          |    32|
|247   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_276                                                                |    20|
|248   |      layer25_out_V_data_14_V_U                                                                    |fifo_w20_d1_A_80                                                                          |    30|
|249   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_275                                                                |    20|
|250   |      layer25_out_V_data_15_V_U                                                                    |fifo_w20_d1_A_81                                                                          |    30|
|251   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_274                                                                |    20|
|252   |      layer25_out_V_data_1_V_U                                                                     |fifo_w20_d1_A_82                                                                          |    30|
|253   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_273                                                                |    20|
|254   |      layer25_out_V_data_2_V_U                                                                     |fifo_w20_d1_A_83                                                                          |    31|
|255   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_272                                                                |    20|
|256   |      layer25_out_V_data_3_V_U                                                                     |fifo_w20_d1_A_84                                                                          |    30|
|257   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_271                                                                |    20|
|258   |      layer25_out_V_data_4_V_U                                                                     |fifo_w20_d1_A_85                                                                          |    30|
|259   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_270                                                                |    20|
|260   |      layer25_out_V_data_5_V_U                                                                     |fifo_w20_d1_A_86                                                                          |    31|
|261   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_269                                                                |    20|
|262   |      layer25_out_V_data_6_V_U                                                                     |fifo_w20_d1_A_87                                                                          |    10|
|263   |      layer25_out_V_data_7_V_U                                                                     |fifo_w20_d1_A_88                                                                          |    31|
|264   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_268                                                                |    20|
|265   |      layer25_out_V_data_8_V_U                                                                     |fifo_w20_d1_A_89                                                                          |    30|
|266   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_267                                                                |    20|
|267   |      layer25_out_V_data_9_V_U                                                                     |fifo_w20_d1_A_90                                                                          |    30|
|268   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_266                                                                |    20|
|269   |      layer26_out_V_data_0_V_U                                                                     |fifo_w20_d1_A_91                                                                          |    32|
|270   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_265                                                                |    21|
|271   |      layer26_out_V_data_1_V_U                                                                     |fifo_w20_d1_A_92                                                                          |    32|
|272   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg_264                                                                |    21|
|273   |      layer26_out_V_data_2_V_U                                                                     |fifo_w20_d1_A_93                                                                          |    32|
|274   |        U_fifo_w20_d1_A_ram                                                                        |fifo_w20_d1_A_shiftReg                                                                    |    21|
|275   |      layer2_out_V_data_0_V_U                                                                      |fifo_w20_d15876_A                                                                         |   183|
|276   |      layer2_out_V_data_1_V_U                                                                      |fifo_w20_d15876_A_94                                                                      |   177|
|277   |      layer2_out_V_data_2_V_U                                                                      |fifo_w20_d15876_A_95                                                                      |   183|
|278   |      layer2_out_V_data_3_V_U                                                                      |fifo_w20_d15876_A_96                                                                      |   184|
|279   |      layer5_out_V_data_0_V_U                                                                      |fifo_w20_d15876_A_97                                                                      |   183|
|280   |      layer5_out_V_data_1_V_U                                                                      |fifo_w20_d15876_A_98                                                                      |   180|
|281   |      layer5_out_V_data_2_V_U                                                                      |fifo_w20_d15876_A_99                                                                      |   183|
|282   |      layer5_out_V_data_3_V_U                                                                      |fifo_w20_d15876_A_100                                                                     |   183|
|283   |      layer6_out_V_data_0_V_U                                                                      |fifo_w20_d1764_A                                                                          |   171|
|284   |      layer6_out_V_data_1_V_U                                                                      |fifo_w20_d1764_A_101                                                                      |   171|
|285   |      layer6_out_V_data_2_V_U                                                                      |fifo_w20_d1764_A_102                                                                      |   171|
|286   |      layer6_out_V_data_3_V_U                                                                      |fifo_w20_d1764_A_103                                                                      |   172|
|287   |      layer7_out_V_data_0_V_U                                                                      |fifo_w20_d1600_A_104                                                                      |   157|
|288   |      layer7_out_V_data_1_V_U                                                                      |fifo_w20_d1600_A_105                                                                      |   156|
|289   |      layer7_out_V_data_2_V_U                                                                      |fifo_w20_d1600_A_106                                                                      |   156|
|290   |      layer7_out_V_data_3_V_U                                                                      |fifo_w20_d1600_A_107                                                                      |   165|
|291   |      layer7_out_V_data_4_V_U                                                                      |fifo_w20_d1600_A_108                                                                      |   165|
|292   |      layer7_out_V_data_5_V_U                                                                      |fifo_w20_d1600_A_109                                                                      |   166|
|293   |      layer7_out_V_data_6_V_U                                                                      |fifo_w20_d1600_A_110                                                                      |   166|
|294   |      layer7_out_V_data_7_V_U                                                                      |fifo_w20_d1600_A_111                                                                      |   165|
|295   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0                       |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s                     |  5479|
|296   |        line_buffer_Array_V_3_0_0_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe          |    68|
|297   |          pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_263 |    68|
|298   |        line_buffer_Array_V_3_0_1_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_234      |    68|
|299   |          pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_262 |    68|
|300   |        line_buffer_Array_V_3_0_2_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_235      |    68|
|301   |          pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_261 |    68|
|302   |        line_buffer_Array_V_3_0_3_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_236      |    71|
|303   |          pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_260 |    71|
|304   |        line_buffer_Array_V_3_1_0_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_237      |    86|
|305   |          pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_259 |    86|
|306   |        line_buffer_Array_V_3_1_1_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_238      |    86|
|307   |          pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_258 |    86|
|308   |        line_buffer_Array_V_3_1_2_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_239      |    86|
|309   |          pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_257 |    86|
|310   |        line_buffer_Array_V_3_1_3_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_240      |    87|
|311   |          pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core     |    87|
|312   |        myproject_axi_mux_164_20_1_1_U19                                                           |myproject_axi_mux_164_20_1_1_241                                                          |    17|
|313   |        myproject_axi_mux_164_20_1_1_U20                                                           |myproject_axi_mux_164_20_1_1_242                                                          |    17|
|314   |        myproject_axi_mux_164_20_1_1_U21                                                           |myproject_axi_mux_164_20_1_1_243                                                          |    17|
|315   |        myproject_axi_mux_164_20_1_1_U22                                                           |myproject_axi_mux_164_20_1_1_244                                                          |    17|
|316   |        myproject_axi_mux_164_20_1_1_U23                                                           |myproject_axi_mux_164_20_1_1_245                                                          |    17|
|317   |        myproject_axi_mux_164_20_1_1_U24                                                           |myproject_axi_mux_164_20_1_1_246                                                          |    17|
|318   |        myproject_axi_mux_164_20_1_1_U25                                                           |myproject_axi_mux_164_20_1_1_247                                                          |    17|
|319   |        myproject_axi_mux_164_20_1_1_U26                                                           |myproject_axi_mux_164_20_1_1_248                                                          |    17|
|320   |        myproject_axi_mux_164_20_1_1_U27                                                           |myproject_axi_mux_164_20_1_1_249                                                          |    51|
|321   |        myproject_axi_mux_164_20_1_1_U28                                                           |myproject_axi_mux_164_20_1_1_250                                                          |    51|
|322   |        myproject_axi_mux_164_20_1_1_U29                                                           |myproject_axi_mux_164_20_1_1_251                                                          |    51|
|323   |        myproject_axi_mux_164_20_1_1_U30                                                           |myproject_axi_mux_164_20_1_1_252                                                          |    51|
|324   |        myproject_axi_mux_94_20_1_1_U31                                                            |myproject_axi_mux_94_20_1_1_253                                                           |    51|
|325   |        myproject_axi_mux_94_20_1_1_U32                                                            |myproject_axi_mux_94_20_1_1_254                                                           |    51|
|326   |        myproject_axi_mux_94_20_1_1_U33                                                            |myproject_axi_mux_94_20_1_1_255                                                           |    51|
|327   |        myproject_axi_mux_94_20_1_1_U34                                                            |myproject_axi_mux_94_20_1_1_256                                                           |    51|
|328   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0                      |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s                    |  9859|
|329   |        line_buffer_Array_V_4_0_0_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde          |    34|
|330   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_233 |    34|
|331   |        line_buffer_Array_V_4_0_1_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_172      |    34|
|332   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_232 |    34|
|333   |        line_buffer_Array_V_4_0_2_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_173      |    34|
|334   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_231 |    34|
|335   |        line_buffer_Array_V_4_0_3_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_174      |    34|
|336   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_230 |    34|
|337   |        line_buffer_Array_V_4_0_4_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_175      |    34|
|338   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_229 |    34|
|339   |        line_buffer_Array_V_4_0_5_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_176      |    34|
|340   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_228 |    34|
|341   |        line_buffer_Array_V_4_0_6_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_177      |    34|
|342   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_227 |    34|
|343   |        line_buffer_Array_V_4_0_7_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_178      |    40|
|344   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_226 |    40|
|345   |        line_buffer_Array_V_4_1_0_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_179      |    52|
|346   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_225 |    52|
|347   |        line_buffer_Array_V_4_1_1_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_180      |    52|
|348   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_224 |    52|
|349   |        line_buffer_Array_V_4_1_2_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_181      |    52|
|350   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_223 |    52|
|351   |        line_buffer_Array_V_4_1_3_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_182      |    52|
|352   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_222 |    52|
|353   |        line_buffer_Array_V_4_1_4_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_183      |    52|
|354   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_221 |    52|
|355   |        line_buffer_Array_V_4_1_5_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_184      |    52|
|356   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_220 |    52|
|357   |        line_buffer_Array_V_4_1_6_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_185      |    52|
|358   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_219 |    52|
|359   |        line_buffer_Array_V_4_1_7_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_186      |    53|
|360   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core     |    53|
|361   |        myproject_axi_mux_164_20_1_1_U100                                                          |myproject_axi_mux_164_20_1_1_187                                                          |    51|
|362   |        myproject_axi_mux_164_20_1_1_U101                                                          |myproject_axi_mux_164_20_1_1_188                                                          |    51|
|363   |        myproject_axi_mux_164_20_1_1_U102                                                          |myproject_axi_mux_164_20_1_1_189                                                          |    51|
|364   |        myproject_axi_mux_164_20_1_1_U103                                                          |myproject_axi_mux_164_20_1_1_190                                                          |    51|
|365   |        myproject_axi_mux_164_20_1_1_U104                                                          |myproject_axi_mux_164_20_1_1_191                                                          |    51|
|366   |        myproject_axi_mux_164_20_1_1_U105                                                          |myproject_axi_mux_164_20_1_1_192                                                          |    51|
|367   |        myproject_axi_mux_164_20_1_1_U82                                                           |myproject_axi_mux_164_20_1_1_193                                                          |    17|
|368   |        myproject_axi_mux_164_20_1_1_U83                                                           |myproject_axi_mux_164_20_1_1_194                                                          |    17|
|369   |        myproject_axi_mux_164_20_1_1_U84                                                           |myproject_axi_mux_164_20_1_1_195                                                          |    17|
|370   |        myproject_axi_mux_164_20_1_1_U85                                                           |myproject_axi_mux_164_20_1_1_196                                                          |    17|
|371   |        myproject_axi_mux_164_20_1_1_U86                                                           |myproject_axi_mux_164_20_1_1_197                                                          |    17|
|372   |        myproject_axi_mux_164_20_1_1_U87                                                           |myproject_axi_mux_164_20_1_1_198                                                          |    17|
|373   |        myproject_axi_mux_164_20_1_1_U88                                                           |myproject_axi_mux_164_20_1_1_199                                                          |    17|
|374   |        myproject_axi_mux_164_20_1_1_U89                                                           |myproject_axi_mux_164_20_1_1_200                                                          |    17|
|375   |        myproject_axi_mux_164_20_1_1_U90                                                           |myproject_axi_mux_164_20_1_1_201                                                          |    17|
|376   |        myproject_axi_mux_164_20_1_1_U91                                                           |myproject_axi_mux_164_20_1_1_202                                                          |    17|
|377   |        myproject_axi_mux_164_20_1_1_U92                                                           |myproject_axi_mux_164_20_1_1_203                                                          |    17|
|378   |        myproject_axi_mux_164_20_1_1_U93                                                           |myproject_axi_mux_164_20_1_1_204                                                          |    17|
|379   |        myproject_axi_mux_164_20_1_1_U94                                                           |myproject_axi_mux_164_20_1_1_205                                                          |    17|
|380   |        myproject_axi_mux_164_20_1_1_U95                                                           |myproject_axi_mux_164_20_1_1_206                                                          |    17|
|381   |        myproject_axi_mux_164_20_1_1_U96                                                           |myproject_axi_mux_164_20_1_1_207                                                          |    17|
|382   |        myproject_axi_mux_164_20_1_1_U97                                                           |myproject_axi_mux_164_20_1_1_208                                                          |    17|
|383   |        myproject_axi_mux_164_20_1_1_U98                                                           |myproject_axi_mux_164_20_1_1_209                                                          |    51|
|384   |        myproject_axi_mux_164_20_1_1_U99                                                           |myproject_axi_mux_164_20_1_1_210                                                          |    51|
|385   |        myproject_axi_mux_94_20_1_1_U106                                                           |myproject_axi_mux_94_20_1_1_211                                                           |    51|
|386   |        myproject_axi_mux_94_20_1_1_U107                                                           |myproject_axi_mux_94_20_1_1_212                                                           |    51|
|387   |        myproject_axi_mux_94_20_1_1_U108                                                           |myproject_axi_mux_94_20_1_1_213                                                           |    51|
|388   |        myproject_axi_mux_94_20_1_1_U109                                                           |myproject_axi_mux_94_20_1_1_214                                                           |    51|
|389   |        myproject_axi_mux_94_20_1_1_U110                                                           |myproject_axi_mux_94_20_1_1_215                                                           |    51|
|390   |        myproject_axi_mux_94_20_1_1_U111                                                           |myproject_axi_mux_94_20_1_1_216                                                           |    51|
|391   |        myproject_axi_mux_94_20_1_1_U112                                                           |myproject_axi_mux_94_20_1_1_217                                                           |    51|
|392   |        myproject_axi_mux_94_20_1_1_U113                                                           |myproject_axi_mux_94_20_1_1_218                                                           |    51|
|393   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0                      |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s                    |  9564|
|394   |        line_buffer_Array_V_5_0_0_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio          |    17|
|395   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_171 |    17|
|396   |        line_buffer_Array_V_5_0_1_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_112      |    17|
|397   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_170 |    17|
|398   |        line_buffer_Array_V_5_0_2_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_113      |    17|
|399   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_169 |    17|
|400   |        line_buffer_Array_V_5_0_3_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_114      |    17|
|401   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_168 |    17|
|402   |        line_buffer_Array_V_5_0_4_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_115      |    17|
|403   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_167 |    17|
|404   |        line_buffer_Array_V_5_0_5_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_116      |    17|
|405   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_166 |    17|
|406   |        line_buffer_Array_V_5_0_6_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_117      |    17|
|407   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_165 |    17|
|408   |        line_buffer_Array_V_5_0_7_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_118      |    23|
|409   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_164 |    23|
|410   |        line_buffer_Array_V_5_1_0_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_119      |    35|
|411   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_163 |    35|
|412   |        line_buffer_Array_V_5_1_1_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_120      |    35|
|413   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_162 |    35|
|414   |        line_buffer_Array_V_5_1_2_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_121      |    35|
|415   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_161 |    35|
|416   |        line_buffer_Array_V_5_1_3_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_122      |    35|
|417   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_160 |    35|
|418   |        line_buffer_Array_V_5_1_4_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_123      |    35|
|419   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_159 |    35|
|420   |        line_buffer_Array_V_5_1_5_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_124      |    35|
|421   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_158 |    35|
|422   |        line_buffer_Array_V_5_1_6_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_125      |    35|
|423   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_157 |    35|
|424   |        line_buffer_Array_V_5_1_7_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_126      |    36|
|425   |          pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core     |    36|
|426   |        myproject_axi_mux_164_20_1_1_U174                                                          |myproject_axi_mux_164_20_1_1                                                              |    17|
|427   |        myproject_axi_mux_164_20_1_1_U175                                                          |myproject_axi_mux_164_20_1_1_127                                                          |    17|
|428   |        myproject_axi_mux_164_20_1_1_U176                                                          |myproject_axi_mux_164_20_1_1_128                                                          |    17|
|429   |        myproject_axi_mux_164_20_1_1_U177                                                          |myproject_axi_mux_164_20_1_1_129                                                          |    17|
|430   |        myproject_axi_mux_164_20_1_1_U178                                                          |myproject_axi_mux_164_20_1_1_130                                                          |    17|
|431   |        myproject_axi_mux_164_20_1_1_U179                                                          |myproject_axi_mux_164_20_1_1_131                                                          |    17|
|432   |        myproject_axi_mux_164_20_1_1_U180                                                          |myproject_axi_mux_164_20_1_1_132                                                          |    17|
|433   |        myproject_axi_mux_164_20_1_1_U181                                                          |myproject_axi_mux_164_20_1_1_133                                                          |    17|
|434   |        myproject_axi_mux_164_20_1_1_U182                                                          |myproject_axi_mux_164_20_1_1_134                                                          |    17|
|435   |        myproject_axi_mux_164_20_1_1_U183                                                          |myproject_axi_mux_164_20_1_1_135                                                          |    17|
|436   |        myproject_axi_mux_164_20_1_1_U184                                                          |myproject_axi_mux_164_20_1_1_136                                                          |    17|
|437   |        myproject_axi_mux_164_20_1_1_U185                                                          |myproject_axi_mux_164_20_1_1_137                                                          |    17|
|438   |        myproject_axi_mux_164_20_1_1_U186                                                          |myproject_axi_mux_164_20_1_1_138                                                          |    17|
|439   |        myproject_axi_mux_164_20_1_1_U187                                                          |myproject_axi_mux_164_20_1_1_139                                                          |    17|
|440   |        myproject_axi_mux_164_20_1_1_U188                                                          |myproject_axi_mux_164_20_1_1_140                                                          |    17|
|441   |        myproject_axi_mux_164_20_1_1_U189                                                          |myproject_axi_mux_164_20_1_1_141                                                          |    17|
|442   |        myproject_axi_mux_164_20_1_1_U190                                                          |myproject_axi_mux_164_20_1_1_142                                                          |    51|
|443   |        myproject_axi_mux_164_20_1_1_U191                                                          |myproject_axi_mux_164_20_1_1_143                                                          |    51|
|444   |        myproject_axi_mux_164_20_1_1_U192                                                          |myproject_axi_mux_164_20_1_1_144                                                          |    51|
|445   |        myproject_axi_mux_164_20_1_1_U193                                                          |myproject_axi_mux_164_20_1_1_145                                                          |    51|
|446   |        myproject_axi_mux_164_20_1_1_U194                                                          |myproject_axi_mux_164_20_1_1_146                                                          |    51|
|447   |        myproject_axi_mux_164_20_1_1_U195                                                          |myproject_axi_mux_164_20_1_1_147                                                          |    51|
|448   |        myproject_axi_mux_164_20_1_1_U196                                                          |myproject_axi_mux_164_20_1_1_148                                                          |    51|
|449   |        myproject_axi_mux_164_20_1_1_U197                                                          |myproject_axi_mux_164_20_1_1_149                                                          |    51|
|450   |        myproject_axi_mux_94_20_1_1_U198                                                           |myproject_axi_mux_94_20_1_1                                                               |    51|
|451   |        myproject_axi_mux_94_20_1_1_U199                                                           |myproject_axi_mux_94_20_1_1_150                                                           |    51|
|452   |        myproject_axi_mux_94_20_1_1_U200                                                           |myproject_axi_mux_94_20_1_1_151                                                           |    51|
|453   |        myproject_axi_mux_94_20_1_1_U201                                                           |myproject_axi_mux_94_20_1_1_152                                                           |    51|
|454   |        myproject_axi_mux_94_20_1_1_U202                                                           |myproject_axi_mux_94_20_1_1_153                                                           |    51|
|455   |        myproject_axi_mux_94_20_1_1_U203                                                           |myproject_axi_mux_94_20_1_1_154                                                           |    51|
|456   |        myproject_axi_mux_94_20_1_1_U204                                                           |myproject_axi_mux_94_20_1_1_155                                                           |    51|
|457   |        myproject_axi_mux_94_20_1_1_U205                                                           |myproject_axi_mux_94_20_1_1_156                                                           |    51|
|458   |      relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0                       |relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s                     |   985|
|459   |      relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0                          |relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s                        |   356|
|460   |      relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0                         |relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s                       |   594|
|461   |      relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0                         |relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s                       |   571|
|462   |      relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0                         |relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s                       |   531|
|463   |      softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0                               |softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s                             |   673|
|464   |        grp_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_fu_30             |softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s                      |   653|
|465   |          exp_table4_U                                                                             |softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4           |    13|
|466   |            softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4_rom_U  |softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4_rom       |    13|
|467   |          invert_table5_U                                                                          |softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk          |    17|
|468   |            softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk_rom_U |softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk_rom      |    17|
|469   |          myproject_axi_mul_17ns_18s_28_2_1_U434                                                   |myproject_axi_mul_17ns_18s_28_2_1                                                         |    21|
|470   |            myproject_axi_mul_17ns_18s_28_2_1_MulnS_4_U                                            |myproject_axi_mul_17ns_18s_28_2_1_MulnS_4                                                 |    21|
|471   |      start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_U             |start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0            |    11|
|472   |      start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_U            |start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0           |    10|
|473   |      start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_U                |start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0               |    12|
|474   |      start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_U                |start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0               |    12|
|475   |      start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_U                 |start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0                |    10|
|476   |      start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk_U           |start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk          |    11|
|477   |      start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl_U           |start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl          |    10|
|478   |      start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil_U           |start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil          |    11|
|479   |      start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl_U           |start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl          |    11|
|480   |      start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_U              |start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0             |    10|
|481   |      start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_U             |start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0            |    10|
|482   |      start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_U             |start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0            |    12|
|483   |      start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_U             |start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0            |    10|
|484   |      start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_U                   |start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0                  |    12|
|485   |    out_local_V_data_0_V_U                                                                         |fifo_w20_d1_A_x                                                                           |    53|
|486   |      U_fifo_w20_d1_A_x_ram                                                                        |fifo_w20_d1_A_x_shiftReg_7                                                                |    41|
|487   |    out_local_V_data_1_V_U                                                                         |fifo_w20_d1_A_x_0                                                                         |    49|
|488   |      U_fifo_w20_d1_A_x_ram                                                                        |fifo_w20_d1_A_x_shiftReg_6                                                                |    41|
|489   |    out_local_V_data_2_V_U                                                                         |fifo_w20_d1_A_x_1                                                                         |    49|
|490   |      U_fifo_w20_d1_A_x_ram                                                                        |fifo_w20_d1_A_x_shiftReg                                                                  |    41|
|491   |    start_for_Block_myproject_axi_exit27_proc_U0_U                                                 |start_for_Block_myproject_axi_exit27_proc_U0                                              |     9|
|492   |    start_for_myproject_U0_U                                                                       |start_for_myproject_U0                                                                    |    11|
|493   |    tmp_data_V_0_U                                                                                 |fifo_w20_d2_A                                                                             |    71|
|494   |      U_fifo_w20_d2_A_ram                                                                          |fifo_w20_d2_A_shiftReg_5                                                                  |    60|
|495   |    tmp_data_V_1_U                                                                                 |fifo_w20_d2_A_2                                                                           |    69|
|496   |      U_fifo_w20_d2_A_ram                                                                          |fifo_w20_d2_A_shiftReg_4                                                                  |    60|
|497   |    tmp_data_V_2_U                                                                                 |fifo_w20_d2_A_3                                                                           |    90|
|498   |      U_fifo_w20_d2_A_ram                                                                          |fifo_w20_d2_A_shiftReg                                                                    |    81|
+------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:02:42 . Memory (MB): peak = 2714.887 ; gain = 944.949 ; free physical = 1443 ; free virtual = 2884
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:56 ; elapsed = 00:02:38 . Memory (MB): peak = 2718.797 ; gain = 542.578 ; free physical = 5817 ; free virtual = 7260
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:02:47 . Memory (MB): peak = 2718.797 ; gain = 948.859 ; free physical = 5840 ; free virtual = 7258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2718.797 ; gain = 0.000 ; free physical = 5795 ; free virtual = 7213
INFO: [Netlist 29-17] Analyzing 4537 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2762.910 ; gain = 0.000 ; free physical = 5736 ; free virtual = 7154
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
692 Infos, 177 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:21 ; elapsed = 00:03:02 . Memory (MB): peak = 2762.910 ; gain = 1242.473 ; free physical = 5998 ; free virtual = 7417
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2762.910 ; gain = 0.000 ; free physical = 5998 ; free virtual = 7415
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2786.922 ; gain = 24.012 ; free physical = 5988 ; free virtual = 7426
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myproject_axi_0_0, cache-ID = bee65a6448ef023b
INFO: [Coretcl 2-1174] Renamed 497 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2786.922 ; gain = 0.000 ; free physical = 5885 ; free virtual = 7410
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/prabhav/CXR-FPGA-INF/cxr_cnn/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2786.922 ; gain = 0.000 ; free physical = 5899 ; free virtual = 7420
INFO: [runtcl-4] Executing : report_utilization -file design_1_myproject_axi_0_0_utilization_synth.rpt -pb design_1_myproject_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 22:39:25 2019...
