{
  "core_name": "simple_spi",
  "version": "1.0.0",
  "description": "OpenCores SPI Core",
  "depends": [],
  "verilog_files": {
    "src_files": [ "rtl/verilog/fifo4.v", "rtl/verilog/simple_spi_top.v" ]
  },
  "provider": [
    "GITHUB",
    {
      "user": "olofk",
      "repo": "simple_spi",
      "version": "b80d0514d6059a4e201af736c01a7655a563cf65"
    }
  ]
}
