$date
	Thu May 08 02:26:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module problem1_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 & Bn $end
$var wire 1 $ C $end
$var wire 1 ' Cn $end
$var wire 1 % D $end
$var wire 1 ! F $end
$var wire 1 ( m0 $end
$var wire 1 ) m1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
1'
1&
0%
0$
0#
0"
0!
$end
#1
1!
1)
1%
#2
0!
0)
0'
0%
1$
#3
1%
#4
1'
0&
0%
0$
1#
#5
1!
1)
1%
#6
0!
0)
0'
0%
1$
#7
1%
#8
1!
1(
1'
1&
0%
0$
0#
1"
#9
1)
1%
#10
0)
0'
0%
1$
#11
1%
#12
0!
0(
1'
0&
0%
0$
1#
#13
0'
1$
#14
1%
