{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734055185717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734055185718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 08:59:45 2024 " "Processing started: Fri Dec 13 08:59:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734055185718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055185718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off switch -c switch " "Command: quartus_map --read_settings_files=on --write_settings_files=off switch -c switch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055185718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734055185930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734055185930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchport-rtl " "Found design unit 1: switchport-rtl" {  } { { "switchport.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734055192466 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchport " "Found entity 1: switchport" {  } { { "switchport.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734055192466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swcam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file swcam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SwCAM-rtl " "Found design unit 1: SwCAM-rtl" {  } { { "SwCAM.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/SwCAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734055192467 ""} { "Info" "ISGN_ENTITY_NAME" "1 SwCAM " "Found entity 1: SwCAM" {  } { { "SwCAM.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/SwCAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734055192467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frame_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_encoder-rtl " "Found design unit 1: frame_encoder-rtl" {  } { { "frame_encoder.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/frame_encoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734055192468 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_encoder " "Found entity 1: frame_encoder" {  } { { "frame_encoder.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/frame_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734055192468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frame_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_decoder-rtl " "Found design unit 1: frame_decoder-rtl" {  } { { "frame_decoder.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/frame_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734055192469 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_decoder " "Found entity 1: frame_decoder" {  } { { "frame_decoder.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/frame_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734055192469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192469 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch.vhd 2 1 " "Using design file switch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-rtl " "Found design unit 1: switch-rtl" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734055192487 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734055192487 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734055192487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "switch " "Elaborating entity \"switch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734055192488 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fa01_FrameOut switch.vhd(22) " "VHDL Signal Declaration warning at switch.vhd(22): used implicit default value for signal \"fa01_FrameOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734055192489 "|switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fa02_FrameOut switch.vhd(29) " "VHDL Signal Declaration warning at switch.vhd(29): used implicit default value for signal \"fa02_FrameOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734055192490 "|switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fa03_FrameOut switch.vhd(36) " "VHDL Signal Declaration warning at switch.vhd(36): used implicit default value for signal \"fa03_FrameOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734055192490 "|switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros switch.vhd(96) " "VHDL Signal Declaration warning at switch.vhd(96): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 96 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1734055192492 "|switch"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_mac switch.vhd(148) " "VHDL Process Statement warning at switch.vhd(148): inferring latch(es) for signal or variable \"dest_mac\", which holds its previous value in one or more paths through the process" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1734055192506 "|switch"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_port switch.vhd(148) " "VHDL Process Statement warning at switch.vhd(148): inferring latch(es) for signal or variable \"dest_port\", which holds its previous value in one or more paths through the process" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1734055192506 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_port\[0\] switch.vhd(148) " "Inferred latch for \"dest_port\[0\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_port\[1\] switch.vhd(148) " "Inferred latch for \"dest_port\[1\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_port\[2\] switch.vhd(148) " "Inferred latch for \"dest_port\[2\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_port\[3\] switch.vhd(148) " "Inferred latch for \"dest_port\[3\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[0\] switch.vhd(148) " "Inferred latch for \"dest_mac\[0\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[1\] switch.vhd(148) " "Inferred latch for \"dest_mac\[1\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[2\] switch.vhd(148) " "Inferred latch for \"dest_mac\[2\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[3\] switch.vhd(148) " "Inferred latch for \"dest_mac\[3\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[4\] switch.vhd(148) " "Inferred latch for \"dest_mac\[4\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[5\] switch.vhd(148) " "Inferred latch for \"dest_mac\[5\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[6\] switch.vhd(148) " "Inferred latch for \"dest_mac\[6\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[7\] switch.vhd(148) " "Inferred latch for \"dest_mac\[7\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[8\] switch.vhd(148) " "Inferred latch for \"dest_mac\[8\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[9\] switch.vhd(148) " "Inferred latch for \"dest_mac\[9\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[10\] switch.vhd(148) " "Inferred latch for \"dest_mac\[10\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[11\] switch.vhd(148) " "Inferred latch for \"dest_mac\[11\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[12\] switch.vhd(148) " "Inferred latch for \"dest_mac\[12\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[13\] switch.vhd(148) " "Inferred latch for \"dest_mac\[13\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[14\] switch.vhd(148) " "Inferred latch for \"dest_mac\[14\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[15\] switch.vhd(148) " "Inferred latch for \"dest_mac\[15\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[16\] switch.vhd(148) " "Inferred latch for \"dest_mac\[16\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[17\] switch.vhd(148) " "Inferred latch for \"dest_mac\[17\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[18\] switch.vhd(148) " "Inferred latch for \"dest_mac\[18\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[19\] switch.vhd(148) " "Inferred latch for \"dest_mac\[19\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[20\] switch.vhd(148) " "Inferred latch for \"dest_mac\[20\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[21\] switch.vhd(148) " "Inferred latch for \"dest_mac\[21\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[22\] switch.vhd(148) " "Inferred latch for \"dest_mac\[22\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[23\] switch.vhd(148) " "Inferred latch for \"dest_mac\[23\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[24\] switch.vhd(148) " "Inferred latch for \"dest_mac\[24\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[25\] switch.vhd(148) " "Inferred latch for \"dest_mac\[25\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[26\] switch.vhd(148) " "Inferred latch for \"dest_mac\[26\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[27\] switch.vhd(148) " "Inferred latch for \"dest_mac\[27\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[28\] switch.vhd(148) " "Inferred latch for \"dest_mac\[28\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192573 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[29\] switch.vhd(148) " "Inferred latch for \"dest_mac\[29\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[30\] switch.vhd(148) " "Inferred latch for \"dest_mac\[30\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[31\] switch.vhd(148) " "Inferred latch for \"dest_mac\[31\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[32\] switch.vhd(148) " "Inferred latch for \"dest_mac\[32\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[33\] switch.vhd(148) " "Inferred latch for \"dest_mac\[33\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[34\] switch.vhd(148) " "Inferred latch for \"dest_mac\[34\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[35\] switch.vhd(148) " "Inferred latch for \"dest_mac\[35\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[36\] switch.vhd(148) " "Inferred latch for \"dest_mac\[36\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[37\] switch.vhd(148) " "Inferred latch for \"dest_mac\[37\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[38\] switch.vhd(148) " "Inferred latch for \"dest_mac\[38\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[39\] switch.vhd(148) " "Inferred latch for \"dest_mac\[39\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[40\] switch.vhd(148) " "Inferred latch for \"dest_mac\[40\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[41\] switch.vhd(148) " "Inferred latch for \"dest_mac\[41\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[42\] switch.vhd(148) " "Inferred latch for \"dest_mac\[42\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[43\] switch.vhd(148) " "Inferred latch for \"dest_mac\[43\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[44\] switch.vhd(148) " "Inferred latch for \"dest_mac\[44\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[45\] switch.vhd(148) " "Inferred latch for \"dest_mac\[45\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[46\] switch.vhd(148) " "Inferred latch for \"dest_mac\[46\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_mac\[47\] switch.vhd(148) " "Inferred latch for \"dest_mac\[47\]\" at switch.vhd(148)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192574 "|switch"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa01_DataIn\[7\] switch.vhd(117) " "Can't resolve multiple constant drivers for net \"temp_fa01_DataIn\[7\]\" at switch.vhd(117)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 117 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192598 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "switch.vhd(150) " "Constant driver at switch.vhd(150)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 150 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa01_DataIn\[6\] switch.vhd(117) " "Can't resolve multiple constant drivers for net \"temp_fa01_DataIn\[6\]\" at switch.vhd(117)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 117 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa01_DataIn\[5\] switch.vhd(117) " "Can't resolve multiple constant drivers for net \"temp_fa01_DataIn\[5\]\" at switch.vhd(117)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 117 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa01_DataIn\[4\] switch.vhd(117) " "Can't resolve multiple constant drivers for net \"temp_fa01_DataIn\[4\]\" at switch.vhd(117)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 117 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa01_DataIn\[3\] switch.vhd(117) " "Can't resolve multiple constant drivers for net \"temp_fa01_DataIn\[3\]\" at switch.vhd(117)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 117 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa01_DataIn\[2\] switch.vhd(117) " "Can't resolve multiple constant drivers for net \"temp_fa01_DataIn\[2\]\" at switch.vhd(117)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 117 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa01_DataIn\[1\] switch.vhd(117) " "Can't resolve multiple constant drivers for net \"temp_fa01_DataIn\[1\]\" at switch.vhd(117)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 117 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa01_DataIn\[0\] switch.vhd(117) " "Can't resolve multiple constant drivers for net \"temp_fa01_DataIn\[0\]\" at switch.vhd(117)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 117 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa02_DataIn\[7\] switch.vhd(127) " "Can't resolve multiple constant drivers for net \"temp_fa02_DataIn\[7\]\" at switch.vhd(127)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 127 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa02_DataIn\[6\] switch.vhd(127) " "Can't resolve multiple constant drivers for net \"temp_fa02_DataIn\[6\]\" at switch.vhd(127)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 127 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa02_DataIn\[5\] switch.vhd(127) " "Can't resolve multiple constant drivers for net \"temp_fa02_DataIn\[5\]\" at switch.vhd(127)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 127 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa02_DataIn\[4\] switch.vhd(127) " "Can't resolve multiple constant drivers for net \"temp_fa02_DataIn\[4\]\" at switch.vhd(127)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 127 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa02_DataIn\[3\] switch.vhd(127) " "Can't resolve multiple constant drivers for net \"temp_fa02_DataIn\[3\]\" at switch.vhd(127)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 127 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa02_DataIn\[2\] switch.vhd(127) " "Can't resolve multiple constant drivers for net \"temp_fa02_DataIn\[2\]\" at switch.vhd(127)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 127 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa02_DataIn\[1\] switch.vhd(127) " "Can't resolve multiple constant drivers for net \"temp_fa02_DataIn\[1\]\" at switch.vhd(127)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 127 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa02_DataIn\[0\] switch.vhd(127) " "Can't resolve multiple constant drivers for net \"temp_fa02_DataIn\[0\]\" at switch.vhd(127)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 127 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa03_DataIn\[7\] switch.vhd(137) " "Can't resolve multiple constant drivers for net \"temp_fa03_DataIn\[7\]\" at switch.vhd(137)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 137 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_fa03_DataIn\[6\] switch.vhd(137) " "Can't resolve multiple constant drivers for net \"temp_fa03_DataIn\[6\]\" at switch.vhd(137)" {  } { { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 137 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192599 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734055192608 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734055192696 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 13 08:59:52 2024 " "Processing ended: Fri Dec 13 08:59:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734055192696 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734055192696 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734055192696 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734055192696 ""}
