<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `regs` mod in crate `stm32_metapac`."><title>stm32_metapac::fmc::regs - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="stm32_metapac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module regs</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../stm32_metapac/index.html">stm32_<wbr>metapac</a><span class="version">19.0.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module regs</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In stm32_<wbr>metapac::<wbr>fmc</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">stm32_metapac</a>::<wbr><a href="../index.html">fmc</a></div><h1>Module <span>regs</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"></span></div><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.Bcr.html" title="struct stm32_metapac::fmc::regs::Bcr">Bcr</a></dt><dd>SRAM/NOR-Flash chip-select control register 2-4</dd><dt><a class="struct" href="struct.Bcr1.html" title="struct stm32_metapac::fmc::regs::Bcr1">Bcr1</a></dt><dd>SRAM/NOR-Flash chip-select control register 1</dd><dt><a class="struct" href="struct.Btr.html" title="struct stm32_metapac::fmc::regs::Btr">Btr</a></dt><dd>SRAM/NOR-Flash chip-select timing register</dd><dt><a class="struct" href="struct.Bwtr.html" title="struct stm32_metapac::fmc::regs::Bwtr">Bwtr</a></dt><dd>SRAM/NOR-Flash write timing registers</dd><dt><a class="struct" href="struct.Eccr.html" title="struct stm32_metapac::fmc::regs::Eccr">Eccr</a></dt><dd>ECC result register</dd><dt><a class="struct" href="struct.Patt.html" title="struct stm32_metapac::fmc::regs::Patt">Patt</a></dt><dd>Attribute memory space timing register</dd><dt><a class="struct" href="struct.Pcr.html" title="struct stm32_metapac::fmc::regs::Pcr">Pcr</a></dt><dd>PC Card/NAND Flash control register</dd><dt><a class="struct" href="struct.Pmem.html" title="struct stm32_metapac::fmc::regs::Pmem">Pmem</a></dt><dd>Common memory space timing register</dd><dt><a class="struct" href="struct.Sdcmr.html" title="struct stm32_metapac::fmc::regs::Sdcmr">Sdcmr</a></dt><dd>SDRAM Command Mode register</dd><dt><a class="struct" href="struct.Sdcr.html" title="struct stm32_metapac::fmc::regs::Sdcr">Sdcr</a></dt><dd>SDRAM Control Register</dd><dt><a class="struct" href="struct.Sdrtr.html" title="struct stm32_metapac::fmc::regs::Sdrtr">Sdrtr</a></dt><dd>SDRAM Refresh Timer register</dd><dt><a class="struct" href="struct.Sdsr.html" title="struct stm32_metapac::fmc::regs::Sdsr">Sdsr</a></dt><dd>SDRAM Status register</dd><dt><a class="struct" href="struct.Sdtr.html" title="struct stm32_metapac::fmc::regs::Sdtr">Sdtr</a></dt><dd>SDRAM Timing register</dd><dt><a class="struct" href="struct.Sr.html" title="struct stm32_metapac::fmc::regs::Sr">Sr</a></dt><dd>FIFO status and interrupt register</dd></dl></section></div></main></body></html>