================================================================================
Instructions: arithmetic A with register, immediate, or memory
================================================================================

SECTION "Test", ROM0
  adc a, a
  adc b
  adc a

  adc a, $12
  adc $12

  adc a, [hl]
  adc [hl]

---

(source_file
  (section_block
    (section_directive
      (directive_keyword)
      (string_literal)
      (section_type))
    (instruction_list
      (instruction
        (arith_a_instruction
          (instruction_keyword)
          (a_register)
          (r8_register
            (a_register)))))
    (instruction_list
      (instruction
        (arith_a_instruction
          (instruction_keyword)
          (r8_register))))
    (instruction_list
      (instruction
        (arith_a_instruction
          (instruction_keyword)
          (r8_register
            (a_register)))))
    (instruction_list
      (instruction
        (arith_a_instruction
          (instruction_keyword)
          (a_register)
          (n8
            (number_literal)))))
    (instruction_list
      (instruction
        (arith_a_instruction
          (instruction_keyword)
          (n8
            (number_literal)))))
    (instruction_list
      (instruction
        (arith_a_instruction
          (instruction_keyword)
          (a_register)
          (hl_address
            (hl_register)))))
    (instruction_list
      (instruction
        (arith_a_instruction
          (instruction_keyword)
          (hl_address
            (hl_register)))))))

================================================================================
Instructions: ADD
================================================================================

SECTION "Test", ROM0
  ; same as for adc
  add a, a
  add b
  add a

  add a, $12
  add $12

  add a, [hl]
  add [hl]

  ; additional ADD HL,r16 and ADD SP,e8
  add hl, bc
  add sp, $12

---

(source_file
  (section_block
    (section_directive
      (directive_keyword)
      (string_literal)
      (section_type))
    (inline_comment
      (comment))
    (instruction_list
      (instruction
        (add_instruction
          (instruction_keyword)
          (a_register)
          (r8_register
            (a_register)))))
    (instruction_list
      (instruction
        (add_instruction
          (instruction_keyword)
          (r8_register))))
    (instruction_list
      (instruction
        (add_instruction
          (instruction_keyword)
          (r8_register
            (a_register)))))
    (instruction_list
      (instruction
        (add_instruction
          (instruction_keyword)
          (a_register)
          (n8
            (number_literal)))))
    (instruction_list
      (instruction
        (add_instruction
          (instruction_keyword)
          (n8
            (number_literal)))))
    (instruction_list
      (instruction
        (add_instruction
          (instruction_keyword)
          (a_register)
          (hl_address
            (hl_register)))))
    (instruction_list
      (instruction
        (add_instruction
          (instruction_keyword)
          (hl_address
            (hl_register)))))
    (inline_comment
      (comment))
    (instruction_list
      (instruction
        (add_instruction
          (instruction_keyword)
          (hl_register)
          (r16_register))))
    (instruction_list
      (instruction
        (add_instruction
          (instruction_keyword)
          (sp_register)
          (e8
            (number_literal)))))))

================================================================================
Instructions: CPL
================================================================================

SECTION "Test", ROM0
  cpl a
  cpl

---

(source_file
  (section_block
    (section_directive
      (directive_keyword)
      (string_literal)
      (section_type))
    (instruction_list
      (instruction
        (cpl_instruction
          (instruction_keyword)
          (a_register))))
    (instruction_list
      (instruction
        (cpl_instruction
          (instruction_keyword))))))

================================================================================
Instructions: logic
================================================================================

SECTION "Test", ROM0
  ; and
  and a, a
  and b
  and a

  and a, $12
  and $12

  and a, [hl]
  and [hl]

  ; or
  or a, a
  or b
  or a

  or a, $12
  or $12

  or a, [hl]
  or [hl]

  ; xor
  xor a, a
  xor b
  xor a

  xor a, $12
  xor $12

  xor a, [hl]
  xor [hl]

---

(source_file
  (section_block
    (section_directive
      (directive_keyword)
      (string_literal)
      (section_type))
    (inline_comment
      (comment))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (a_register)
          (r8_register
            (a_register)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (r8_register))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (r8_register
            (a_register)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (a_register)
          (n8
            (number_literal)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (n8
            (number_literal)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (a_register)
          (hl_address
            (hl_register)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (hl_address
            (hl_register)))))
    (inline_comment
      (comment))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (a_register)
          (r8_register
            (a_register)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (r8_register))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (r8_register
            (a_register)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (a_register)
          (n8
            (number_literal)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (n8
            (number_literal)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (a_register)
          (hl_address
            (hl_register)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (hl_address
            (hl_register)))))
    (inline_comment
      (comment))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (a_register)
          (r8_register
            (a_register)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (r8_register))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (r8_register
            (a_register)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (a_register)
          (n8
            (number_literal)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (n8
            (number_literal)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (a_register)
          (hl_address
            (hl_register)))))
    (instruction_list
      (instruction
        (logic_a_instruction
          (instruction_keyword)
          (hl_address
            (hl_register)))))))

================================================================================
Instructions: INC and DEC
================================================================================

SECTION "Test", ROM0
  inc a
  inc b
  inc bc
  inc sp
  inc [hl]

  dec a
  dec b
  dec de
  dec sp
  dec [hl]

---

(source_file
  (section_block
    (section_directive
      (directive_keyword)
      (string_literal)
      (section_type))
    (instruction_list
      (instruction
        (inc_dec_instruction
          (instruction_keyword)
          (r8_register
            (a_register)))))
    (instruction_list
      (instruction
        (inc_dec_instruction
          (instruction_keyword)
          (r8_register))))
    (instruction_list
      (instruction
        (inc_dec_instruction
          (instruction_keyword)
          (r16_register))))
    (instruction_list
      (instruction
        (inc_dec_instruction
          (instruction_keyword)
          (sp_register))))
    (instruction_list
      (instruction
        (inc_dec_instruction
          (instruction_keyword)
          (hl_address
            (hl_register)))))
    (instruction_list
      (instruction
        (inc_dec_instruction
          (instruction_keyword)
          (r8_register
            (a_register)))))
    (instruction_list
      (instruction
        (inc_dec_instruction
          (instruction_keyword)
          (r8_register))))
    (instruction_list
      (instruction
        (inc_dec_instruction
          (instruction_keyword)
          (r16_register))))
    (instruction_list
      (instruction
        (inc_dec_instruction
          (instruction_keyword)
          (sp_register))))
    (instruction_list
      (instruction
        (inc_dec_instruction
          (instruction_keyword)
          (hl_address
            (hl_register)))))))
