Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  4 09:38:44 2023
| Host         : DESKTOP-CPLDPO1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DHT11_Top_timing_summary_routed.rpt -pb DHT11_Top_timing_summary_routed.pb -rpx DHT11_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : DHT11_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fnd_cntr/clk_1ms_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.620        0.000                      0                  223        0.110        0.000                      0                  223        4.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.620        0.000                      0                  223        0.110        0.000                      0                  223        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 dht/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/humidity_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.135ns  (logic 0.955ns (23.095%)  route 3.180ns (76.905%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.626    10.147    dht/CLK
    SLICE_X63Y95         FDCE                                         r  dht/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  dht/count_usec_reg[7]/Q
                         net (fo=5, routed)           0.983    11.589    dht/count_usec_reg[7]
    SLICE_X60Y96         LUT5 (Prop_lut5_I1_O)        0.124    11.713 f  dht/temp_data[0]_i_5/O
                         net (fo=4, routed)           0.596    12.309    dht/temp_data[0]_i_5_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124    12.433 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.460    12.893    dht/edg_dht/temp_data_reg[0]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.017 f  dht/edg_dht/humidity[7]_i_6/O
                         net (fo=1, routed)           0.631    13.648    dht/edg_dht/humidity[7]_i_6_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.772 r  dht/edg_dht/humidity[7]_i_1/O
                         net (fo=16, routed)          0.510    14.282    dht/edg_dht_n_2
    SLICE_X60Y96         FDRE                                         r  dht/humidity_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    14.849    dht/CLK
    SLICE_X60Y96         FDRE                                         r  dht/humidity_reg[0]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y96         FDRE (Setup_fdre_C_CE)      -0.169    14.903    dht/humidity_reg[0]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 dht/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temperature_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.135ns  (logic 0.955ns (23.095%)  route 3.180ns (76.905%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.626    10.147    dht/CLK
    SLICE_X63Y95         FDCE                                         r  dht/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  dht/count_usec_reg[7]/Q
                         net (fo=5, routed)           0.983    11.589    dht/count_usec_reg[7]
    SLICE_X60Y96         LUT5 (Prop_lut5_I1_O)        0.124    11.713 f  dht/temp_data[0]_i_5/O
                         net (fo=4, routed)           0.596    12.309    dht/temp_data[0]_i_5_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124    12.433 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.460    12.893    dht/edg_dht/temp_data_reg[0]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.017 f  dht/edg_dht/humidity[7]_i_6/O
                         net (fo=1, routed)           0.631    13.648    dht/edg_dht/humidity[7]_i_6_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.772 r  dht/edg_dht/humidity[7]_i_1/O
                         net (fo=16, routed)          0.510    14.282    dht/edg_dht_n_2
    SLICE_X60Y96         FDRE                                         r  dht/temperature_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    14.849    dht/CLK
    SLICE_X60Y96         FDRE                                         r  dht/temperature_reg[0]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y96         FDRE (Setup_fdre_C_CE)      -0.169    14.903    dht/temperature_reg[0]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 dht/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/humidity_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.111ns  (logic 0.955ns (23.233%)  route 3.156ns (76.767%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.626    10.147    dht/CLK
    SLICE_X63Y95         FDCE                                         r  dht/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  dht/count_usec_reg[7]/Q
                         net (fo=5, routed)           0.983    11.589    dht/count_usec_reg[7]
    SLICE_X60Y96         LUT5 (Prop_lut5_I1_O)        0.124    11.713 f  dht/temp_data[0]_i_5/O
                         net (fo=4, routed)           0.596    12.309    dht/temp_data[0]_i_5_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124    12.433 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.460    12.893    dht/edg_dht/temp_data_reg[0]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.017 f  dht/edg_dht/humidity[7]_i_6/O
                         net (fo=1, routed)           0.631    13.648    dht/edg_dht/humidity[7]_i_6_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.772 r  dht/edg_dht/humidity[7]_i_1/O
                         net (fo=16, routed)          0.485    14.257    dht/edg_dht_n_2
    SLICE_X60Y95         FDRE                                         r  dht/humidity_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    14.849    dht/CLK
    SLICE_X60Y95         FDRE                                         r  dht/humidity_reg[3]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.903    dht/humidity_reg[3]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 dht/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/humidity_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.111ns  (logic 0.955ns (23.233%)  route 3.156ns (76.767%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.626    10.147    dht/CLK
    SLICE_X63Y95         FDCE                                         r  dht/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  dht/count_usec_reg[7]/Q
                         net (fo=5, routed)           0.983    11.589    dht/count_usec_reg[7]
    SLICE_X60Y96         LUT5 (Prop_lut5_I1_O)        0.124    11.713 f  dht/temp_data[0]_i_5/O
                         net (fo=4, routed)           0.596    12.309    dht/temp_data[0]_i_5_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124    12.433 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.460    12.893    dht/edg_dht/temp_data_reg[0]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.017 f  dht/edg_dht/humidity[7]_i_6/O
                         net (fo=1, routed)           0.631    13.648    dht/edg_dht/humidity[7]_i_6_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.772 r  dht/edg_dht/humidity[7]_i_1/O
                         net (fo=16, routed)          0.485    14.257    dht/edg_dht_n_2
    SLICE_X60Y95         FDRE                                         r  dht/humidity_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    14.849    dht/CLK
    SLICE_X60Y95         FDRE                                         r  dht/humidity_reg[4]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.903    dht/humidity_reg[4]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 dht/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/humidity_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.111ns  (logic 0.955ns (23.233%)  route 3.156ns (76.767%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.626    10.147    dht/CLK
    SLICE_X63Y95         FDCE                                         r  dht/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  dht/count_usec_reg[7]/Q
                         net (fo=5, routed)           0.983    11.589    dht/count_usec_reg[7]
    SLICE_X60Y96         LUT5 (Prop_lut5_I1_O)        0.124    11.713 f  dht/temp_data[0]_i_5/O
                         net (fo=4, routed)           0.596    12.309    dht/temp_data[0]_i_5_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124    12.433 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.460    12.893    dht/edg_dht/temp_data_reg[0]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.017 f  dht/edg_dht/humidity[7]_i_6/O
                         net (fo=1, routed)           0.631    13.648    dht/edg_dht/humidity[7]_i_6_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.772 r  dht/edg_dht/humidity[7]_i_1/O
                         net (fo=16, routed)          0.485    14.257    dht/edg_dht_n_2
    SLICE_X60Y95         FDRE                                         r  dht/humidity_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    14.849    dht/CLK
    SLICE_X60Y95         FDRE                                         r  dht/humidity_reg[7]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.903    dht/humidity_reg[7]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 dht/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temperature_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.111ns  (logic 0.955ns (23.233%)  route 3.156ns (76.767%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.626    10.147    dht/CLK
    SLICE_X63Y95         FDCE                                         r  dht/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  dht/count_usec_reg[7]/Q
                         net (fo=5, routed)           0.983    11.589    dht/count_usec_reg[7]
    SLICE_X60Y96         LUT5 (Prop_lut5_I1_O)        0.124    11.713 f  dht/temp_data[0]_i_5/O
                         net (fo=4, routed)           0.596    12.309    dht/temp_data[0]_i_5_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124    12.433 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.460    12.893    dht/edg_dht/temp_data_reg[0]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.017 f  dht/edg_dht/humidity[7]_i_6/O
                         net (fo=1, routed)           0.631    13.648    dht/edg_dht/humidity[7]_i_6_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.772 r  dht/edg_dht/humidity[7]_i_1/O
                         net (fo=16, routed)          0.485    14.257    dht/edg_dht_n_2
    SLICE_X60Y95         FDRE                                         r  dht/temperature_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    14.849    dht/CLK
    SLICE_X60Y95         FDRE                                         r  dht/temperature_reg[2]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.903    dht/temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 dht/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temperature_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.111ns  (logic 0.955ns (23.233%)  route 3.156ns (76.767%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.626    10.147    dht/CLK
    SLICE_X63Y95         FDCE                                         r  dht/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  dht/count_usec_reg[7]/Q
                         net (fo=5, routed)           0.983    11.589    dht/count_usec_reg[7]
    SLICE_X60Y96         LUT5 (Prop_lut5_I1_O)        0.124    11.713 f  dht/temp_data[0]_i_5/O
                         net (fo=4, routed)           0.596    12.309    dht/temp_data[0]_i_5_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124    12.433 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.460    12.893    dht/edg_dht/temp_data_reg[0]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.017 f  dht/edg_dht/humidity[7]_i_6/O
                         net (fo=1, routed)           0.631    13.648    dht/edg_dht/humidity[7]_i_6_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.772 r  dht/edg_dht/humidity[7]_i_1/O
                         net (fo=16, routed)          0.485    14.257    dht/edg_dht_n_2
    SLICE_X60Y95         FDRE                                         r  dht/temperature_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    14.849    dht/CLK
    SLICE_X60Y95         FDRE                                         r  dht/temperature_reg[5]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.903    dht/temperature_reg[5]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 dht/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temperature_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.111ns  (logic 0.955ns (23.233%)  route 3.156ns (76.767%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.626    10.147    dht/CLK
    SLICE_X63Y95         FDCE                                         r  dht/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  dht/count_usec_reg[7]/Q
                         net (fo=5, routed)           0.983    11.589    dht/count_usec_reg[7]
    SLICE_X60Y96         LUT5 (Prop_lut5_I1_O)        0.124    11.713 f  dht/temp_data[0]_i_5/O
                         net (fo=4, routed)           0.596    12.309    dht/temp_data[0]_i_5_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124    12.433 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.460    12.893    dht/edg_dht/temp_data_reg[0]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.017 f  dht/edg_dht/humidity[7]_i_6/O
                         net (fo=1, routed)           0.631    13.648    dht/edg_dht/humidity[7]_i_6_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.772 r  dht/edg_dht/humidity[7]_i_1/O
                         net (fo=16, routed)          0.485    14.257    dht/edg_dht_n_2
    SLICE_X60Y95         FDRE                                         r  dht/temperature_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    14.849    dht/CLK
    SLICE_X60Y95         FDRE                                         r  dht/temperature_reg[7]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.903    dht/temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 dht/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/humidity_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.839ns  (logic 0.955ns (24.877%)  route 2.884ns (75.123%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.626    10.147    dht/CLK
    SLICE_X63Y95         FDCE                                         r  dht/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  dht/count_usec_reg[7]/Q
                         net (fo=5, routed)           0.983    11.589    dht/count_usec_reg[7]
    SLICE_X60Y96         LUT5 (Prop_lut5_I1_O)        0.124    11.713 f  dht/temp_data[0]_i_5/O
                         net (fo=4, routed)           0.596    12.309    dht/temp_data[0]_i_5_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124    12.433 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.460    12.893    dht/edg_dht/temp_data_reg[0]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.017 f  dht/edg_dht/humidity[7]_i_6/O
                         net (fo=1, routed)           0.631    13.648    dht/edg_dht/humidity[7]_i_6_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.772 r  dht/edg_dht/humidity[7]_i_1/O
                         net (fo=16, routed)          0.214    13.986    dht/edg_dht_n_2
    SLICE_X59Y96         FDRE                                         r  dht/humidity_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    14.849    dht/CLK
    SLICE_X59Y96         FDRE                                         r  dht/humidity_reg[1]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.867    dht/humidity_reg[1]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 dht/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/humidity_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.839ns  (logic 0.955ns (24.877%)  route 2.884ns (75.123%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.626    10.147    dht/CLK
    SLICE_X63Y95         FDCE                                         r  dht/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.459    10.606 f  dht/count_usec_reg[7]/Q
                         net (fo=5, routed)           0.983    11.589    dht/count_usec_reg[7]
    SLICE_X60Y96         LUT5 (Prop_lut5_I1_O)        0.124    11.713 f  dht/temp_data[0]_i_5/O
                         net (fo=4, routed)           0.596    12.309    dht/temp_data[0]_i_5_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.124    12.433 r  dht/temp_data[0]_i_3/O
                         net (fo=3, routed)           0.460    12.893    dht/edg_dht/temp_data_reg[0]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.017 f  dht/edg_dht/humidity[7]_i_6/O
                         net (fo=1, routed)           0.631    13.648    dht/edg_dht/humidity[7]_i_6_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.772 r  dht/edg_dht/humidity[7]_i_1/O
                         net (fo=16, routed)          0.214    13.986    dht/edg_dht_n_2
    SLICE_X59Y96         FDRE                                         r  dht/humidity_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.508    14.849    dht/CLK
    SLICE_X59Y96         FDRE                                         r  dht/humidity_reg[2]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.867    dht/humidity_reg[2]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  0.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dht/temp_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.472%)  route 0.338ns (64.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.593     1.476    dht/CLK
    SLICE_X58Y99         FDRE                                         r  dht/temp_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dht/temp_data_reg[28]/Q
                         net (fo=6, routed)           0.338     1.956    dht/edg_dht/humidity_reg[7][28]
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.045     2.001 r  dht/edg_dht/temp_data[29]_i_1/O
                         net (fo=1, routed)           0.000     2.001    dht/edg_dht_n_13
    SLICE_X57Y100        FDRE                                         r  dht/temp_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.920     2.048    dht/CLK
    SLICE_X57Y100        FDRE                                         r  dht/temp_data_reg[29]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.092     1.891    dht/temp_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dht/temp_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.230%)  route 0.352ns (62.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.565     1.448    dht/CLK
    SLICE_X54Y98         FDRE                                         r  dht/temp_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  dht/temp_data_reg[19]/Q
                         net (fo=2, routed)           0.209     1.821    dht/edg_dht/humidity_reg[7][19]
    SLICE_X55Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  dht/edg_dht/temp_data[20]_i_1/O
                         net (fo=4, routed)           0.144     2.010    dht/edg_dht_n_22
    SLICE_X55Y100        FDRE                                         r  dht/temp_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.920     2.048    dht/CLK
    SLICE_X55Y100        FDRE                                         r  dht/temp_data_reg[20]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.075     1.874    dht/temp_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dht/temp_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.227ns (35.433%)  route 0.414ns (64.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.593     1.476    dht/CLK
    SLICE_X58Y98         FDRE                                         r  dht/temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  dht/temp_data_reg[7]/Q
                         net (fo=4, routed)           0.414     2.018    dht/edg_dht/humidity_reg[7][7]
    SLICE_X56Y100        LUT6 (Prop_lut6_I0_O)        0.099     2.117 r  dht/edg_dht/temp_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.117    dht/p_0_in1_in[0]
    SLICE_X56Y100        FDRE                                         r  dht/temp_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.920     2.048    dht/CLK
    SLICE_X56Y100        FDRE                                         r  dht/temp_data_reg[8]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.120     1.919    dht/temp_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dht/usec_clk/cnt_10nsec_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/usec_clk/cnt_10nsec_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.592     1.475    dht/usec_clk/CLK
    SLICE_X63Y91         FDCE                                         r  dht/usec_clk/cnt_10nsec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDCE (Prop_fdce_C_Q)         0.128     1.603 r  dht/usec_clk/cnt_10nsec_reg[3]/Q
                         net (fo=6, routed)           0.082     1.685    dht/usec_clk/cnt_10nsec_reg[3]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.099     1.784 r  dht/usec_clk/cnt_10nsec[4]_i_1/O
                         net (fo=1, routed)           0.000     1.784    dht/usec_clk/p_0_in[4]
    SLICE_X63Y91         FDCE                                         r  dht/usec_clk/cnt_10nsec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.862     1.990    dht/usec_clk/CLK
    SLICE_X63Y91         FDCE                                         r  dht/usec_clk/cnt_10nsec_reg[4]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X63Y91         FDCE (Hold_fdce_C_D)         0.092     1.567    dht/usec_clk/cnt_10nsec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dht/usec_clk/cnt_10nsec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/usec_clk/cnt_10nsec_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.967%)  route 0.152ns (45.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.592     1.475    dht/usec_clk/CLK
    SLICE_X63Y91         FDCE                                         r  dht/usec_clk/cnt_10nsec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  dht/usec_clk/cnt_10nsec_reg[2]/Q
                         net (fo=7, routed)           0.152     1.769    dht/usec_clk/cnt_10nsec_reg[2]
    SLICE_X62Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  dht/usec_clk/cnt_10nsec[5]_i_1/O
                         net (fo=1, routed)           0.000     1.814    dht/usec_clk/cnt_10nsec[5]_i_1_n_0
    SLICE_X62Y91         FDCE                                         r  dht/usec_clk/cnt_10nsec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.862     1.990    dht/usec_clk/CLK
    SLICE_X62Y91         FDCE                                         r  dht/usec_clk/cnt_10nsec_reg[5]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X62Y91         FDCE (Hold_fdce_C_D)         0.091     1.579    dht/usec_clk/cnt_10nsec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dht/usec_clk/cnt_10nsec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/usec_clk/cnt_10nsec_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.805%)  route 0.153ns (45.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.592     1.475    dht/usec_clk/CLK
    SLICE_X63Y91         FDCE                                         r  dht/usec_clk/cnt_10nsec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  dht/usec_clk/cnt_10nsec_reg[2]/Q
                         net (fo=7, routed)           0.153     1.770    dht/usec_clk/cnt_10nsec_reg[2]
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.815 r  dht/usec_clk/cnt_10nsec[6]_i_1/O
                         net (fo=1, routed)           0.000     1.815    dht/usec_clk/cnt_10nsec[6]_i_1_n_0
    SLICE_X62Y91         FDCE                                         r  dht/usec_clk/cnt_10nsec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.862     1.990    dht/usec_clk/CLK
    SLICE_X62Y91         FDCE                                         r  dht/usec_clk/cnt_10nsec_reg[6]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X62Y91         FDCE (Hold_fdce_C_D)         0.092     1.580    dht/usec_clk/cnt_10nsec_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dht/temp_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/temp_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.763%)  route 0.160ns (46.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.593     1.476    dht/CLK
    SLICE_X58Y98         FDRE                                         r  dht/temp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dht/temp_data_reg[5]/Q
                         net (fo=4, routed)           0.160     1.777    dht/edg_dht/humidity_reg[7][5]
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  dht/edg_dht/temp_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.822    dht/edg_dht_n_36
    SLICE_X59Y98         FDRE                                         r  dht/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.863     1.990    dht/CLK
    SLICE_X59Y98         FDRE                                         r  dht/temp_data_reg[6]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X59Y98         FDRE (Hold_fdre_C_D)         0.091     1.580    dht/temp_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dht/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.094%)  route 0.170ns (44.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.593     1.476    dht/CLK
    SLICE_X60Y98         FDCE                                         r  dht/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  dht/data_count_reg[0]/Q
                         net (fo=4, routed)           0.170     1.811    dht/edg_dht/data_count_reg[5]_0[0]
    SLICE_X60Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.856 r  dht/edg_dht/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    dht/edg_dht_n_48
    SLICE_X60Y97         FDCE                                         r  dht/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.863     1.990    dht/CLK
    SLICE_X60Y97         FDCE                                         r  dht/data_count_reg[1]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y97         FDCE (Hold_fdce_C_D)         0.120     1.612    dht/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fnd_cntr/clk_1ms_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_cntr/clk_1ms_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.565     1.448    fnd_cntr/CLK
    SLICE_X56Y91         FDRE                                         r  fnd_cntr/clk_1ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  fnd_cntr/clk_1ms_reg[10]/Q
                         net (fo=1, routed)           0.114     1.727    fnd_cntr/clk_1ms_reg_n_0_[10]
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  fnd_cntr/clk_1ms_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    fnd_cntr/clk_1ms_reg[8]_i_1_n_5
    SLICE_X56Y91         FDRE                                         r  fnd_cntr/clk_1ms_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.833     1.961    fnd_cntr/CLK
    SLICE_X56Y91         FDRE                                         r  fnd_cntr/clk_1ms_reg[10]/C
                         clock pessimism             -0.513     1.448    
    SLICE_X56Y91         FDRE (Hold_fdre_C_D)         0.134     1.582    fnd_cntr/clk_1ms_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fnd_cntr/clk_1ms_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_cntr/clk_1ms_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.565     1.448    fnd_cntr/CLK
    SLICE_X56Y92         FDRE                                         r  fnd_cntr/clk_1ms_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  fnd_cntr/clk_1ms_reg[14]/Q
                         net (fo=1, routed)           0.114     1.727    fnd_cntr/clk_1ms_reg_n_0_[14]
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  fnd_cntr/clk_1ms_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    fnd_cntr/clk_1ms_reg[12]_i_1_n_5
    SLICE_X56Y92         FDRE                                         r  fnd_cntr/clk_1ms_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.833     1.961    fnd_cntr/CLK
    SLICE_X56Y92         FDRE                                         r  fnd_cntr/clk_1ms_reg[14]/C
                         clock pessimism             -0.513     1.448    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.134     1.582    fnd_cntr/clk_1ms_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y97   dht/count_usec_e_reg_C/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y94   dht/count_usec_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y96   dht/count_usec_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y96   dht/count_usec_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y97   dht/count_usec_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y97   dht/count_usec_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y97   dht/count_usec_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y97   dht/count_usec_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y98   dht/count_usec_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94   dht/count_usec_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y96   dht/count_usec_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y96   dht/count_usec_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y95   dht/count_usec_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y95   dht/count_usec_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y95   dht/count_usec_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y96   dht/count_usec_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y96   dht/count_usec_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y99   dht/temp_data_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97   dht/temp_data_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   dht/humidity_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   dht/humidity_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   dht/humidity_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   dht/humidity_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   dht/humidity_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   dht/humidity_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   dht/humidity_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   dht/humidity_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y96   dht/temp_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   dht/temperature_reg[0]/C



