module ByteEnabledRegister (
    input        clk,
    input        resetn,
    input  [15:0] din,
    input  [1:0]  byteena,
    output reg [15:0] q
);

  // On every rising edge of the clock, either reset or update selective bytes.
  always @(posedge clk) begin
    // Synchronous active-low reset
    if (!resetn)
      q <= 16'b0;
    else begin
      // Update lower byte if byteena[0] is high; otherwise, retain current lower byte.
      if (byteena[0])
        q[7:0] <= din[7:0];
      // Update upper byte if byteena[1] is high; otherwise, retain current upper byte.
      if (byteena[1])
        q[15:8] <= din[15:8];
    end
  end

endmodule