"use strict";(self.webpackChunk_N_E=self.webpackChunk_N_E||[]).push([[325],{325:function(n,e,i){i.r(e);var a=i(5893),o=i(682);e.default=function(){return(0,a.jsxs)(o.Z,{id:"Publication",children:[(0,a.jsx)("br",{}),(0,a.jsx)("br",{}),(0,a.jsx)("br",{}),(0,a.jsx)("h2",{children:"Publication"}),(0,a.jsxs)("div",{children:[(0,a.jsx)("p",{children:(0,a.jsx)("strong",{children:"[Recent publications]"})}),(0,a.jsx)("p",{children:(0,a.jsx)("strong",{children:"Books:"})}),(0,a.jsxs)("ol",{children:[(0,a.jsx)("li",{children:"\u300c\u9ad8\u79d1\u6280\u5275\u696d\u8207\u71df\u904b\u6559\u5e2b\u624b\u518a\u300d\u8521\u4ec1\u677e\u8457,2021, \u6e05\u5927\u51fa\u7248"}),(0,a.jsx)("li",{children:"\u300c6\u5c0f\u6642\u5f9e\u96f6\u5230\u4e00: \u9ad8\u79d1\u6280\u5275\u696d\u5165\u9580\u6559\u5e2b\u624b\u518a\u300d\u8521\u4ec1\u677e\u8457,2021, \u6e05\u5927\u51fa\u7248"}),(0,a.jsx)("li",{children:"\u300c\u5275\u65b0\u5275\u610f\u8207\u5275\u696d\u8ab2\u7a0b\u6559\u5e2b\u624b\u518a\u300d\u8521\u4ec1\u677e\u8457\uff0c2021, \u793e\u5718\u6cd5\u4eba\u53f0\u7063\u4f73\u7f8e\u751f\u547d\u5efa\u9020\u5354\u6703"}),(0,a.jsx)("li",{children:"\u300c \u9ad8\u79d1\u6280\u5275\u696d\u8207\u71df\u904b\u300d\u8521\u4ec1\u677e\u8457,2021. \u793e\u5718\u6cd5\u4eba\u53f0\u7063\u4f73\u7f8e\u751f\u547d\u5efa\u9020\u5354\u6703"}),(0,a.jsx)("li",{children:"\u300c\u5275\u65b0\u5275\u610f\u8207\u5275\u696d\u300d\u8521\u4ec1\u677e\u8457\uff0c2021, \u793e\u5718\u6cd5\u4eba\u53f0\u7063\u4f73\u7f8e\u751f\u547d\u5efa\u9020\u5354\u6703"}),(0,a.jsx)("li",{children:"\u300c6\u5c0f\u6642\u5f9e\u96f6\u5230\u4e00: \u9ad8\u79d1\u6280\u5275\u696d\u5165\u9580\u300d\u8521\u4ec1\u677e\u8457,2020, \u5947\u667a\u51fa\u7248"}),(0,a.jsx)("li",{children:"\u300c\u9053\u5728\u4eba\u9593\u300d\u8521\u4ec1\u677e\u8457,2019, \u53f0\u7063\u4f73\u7f8e\u5354\u6703\u51fa\u7248"}),(0,a.jsx)("li",{children:"\u300c\u50be\u807d\u4ed6\u7684\u5fc3\u5f15\u5c0e\u54e1\u624b\u518a\u300d\u8521\u4ec1\u677e \u674e\u5bcc\u83ef\u8457\uff0c2019, \u793e\u5718\u6cd5\u4eba\u53f0\u7063\u4f73\u7f8e\u751f\u547d\u5efa\u9020\u5354\u6703\u51fa\u7248"}),(0,a.jsxs)("li",{children:[(0,a.jsx)("strong",{children:"\u300c"}),"\u5929\u554f\u65c5\u7a0b",(0,a.jsx)("strong",{children:"\u300d"}),"\u8521\u4ec1\u677e\u8457,2017, \u53f0\u7063\u4f73\u7f8e\u5354\u6703\u51fa\u7248"]}),(0,a.jsx)("li",{children:"\u300c\u87f2\u87f2\u5371\u6a5f\u5927\u4f5c\u6230\u300d\u8521\u4ec1\u677e \u674e\u5bcc\u83ef\u8457\uff0c2017, \u793e\u5718\u6cd5\u4eba\u53f0\u7063\u4f73\u7f8e\u751f\u547d\u5efa\u9020\u5354\u6703\u51fa\u7248"}),(0,a.jsx)("li",{children:"\u300c\u7406\u7406\u529b\u6e9d\u901a\u300d\u8521\u4ec1\u677e \u674e\u5bcc\u83ef\u8457\uff0c2017, \u793e\u5718\u6cd5\u4eba\u53f0\u7063\u4f73\u7f8e\u751f\u547d\u5efa\u9020\u5354\u6703\u51fa\u7248"}),(0,a.jsx)("li",{children:"\u300c\u5fc3\u9748\u5730\u5716\u300d\u8521\u4ec1\u677e \u674e\u5bcc\u83ef\u8457\uff0c2017, \u793e\u5718\u6cd5\u4eba\u53f0\u7063\u4f73\u7f8e\u751f\u547d\u5efa\u9020\u5354\u6703\u51fa\u7248"})]}),(0,a.jsx)("p",{children:(0,a.jsx)("strong",{children:"Journal Papers:"})}),(0,a.jsxs)("ol",{children:[(0,a.jsx)("li",{children:"Yi-Chun Yang, Kuan-Fu Lu, Yong-Xuan Chen, and Ren-Song Tsay, \u201cEnsuring GDPR Compliance in IoT Network with a Glass Box Security Guard System,\u201d in IEEE Transactions on Privacy, vol. 2, pp. 27-40, 2025"}),(0,a.jsx)("li",{children:"Hsin-I Wu, Da-Yi Guo, and Ren-Song Tsay, \u201cA Virtualization-Assisted Full-System Simulation Approach for the Verification of System Inter-Component Interactions,\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020"}),(0,a.jsx)("li",{children:"Jyun-Hao Chang, Hsin-I Wu,  Hsien-Lun Pai, Ren-Song Tsay, Wai-Kei Mak, \u201cHighly Efficient and Effective Approach for Synchronization-Function-Level Parallel Multicore  Instruction-Set Simulations.\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 34.11 (2015): 1822-1835."}),(0,a.jsx)("li",{children:"Chang, F-Y., R-S. Tsay, W-K.  Mak, and S-H. Chen. \u201cMANA: A Shortest Path Maze Algorithm Under Separation and Minimum Length NAnometer Rules.\u201d IEEE Transactions on  Computer-Aided Design of Integrated Circuits and Systems, 32, no. 10      (2013): 1557-1568."}),(0,a.jsx)("li",{children:"Chen-Kang Lo, Mao-Lin Li, Jen-Chieh Yeh, Ren-Song Tsay, \u201cAutomatic Generation of High-speed Accurate  TLM Models for Out-of-Order Pipelined Bus,\u201d ACM Transactions on Embedded Computing Systems, 2013."}),(0,a.jsx)("li",{children:"Meng-Huan Wu, Cheng-Yang Fu, Peng-Chih Wang, Ren-Song Tsay, \u201cA Distributed Timing Synchronization  Technique for Parallel Multi-Core Instruction-Set Simulation,\u201d ACM Transactions on Embedded Computing Systems, Feb. 2013."}),(0,a.jsx)("li",{children:"Meng-Huan Wu, Peng-Chih Wang, Cheng-Yang Fu, and Ren-Song Tsay, \u201cAn Extended SystemC Framework for Efficient and Reliable HW/SW Co-Simulation,\u201d ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 17 Issue 2, April 2012"}),(0,a.jsx)("li",{children:"Ching-Te Chiu , Tsun-Hsien  Wang , Wei-Ming Ke , Chen-Yu Chuang , Jhih-Siao Huang , Wei-Su Wong ,  Ren-Song Tsay, and Cyuan-Jhe Wu, \u201cReal-Time Tone-Mapping Processor with Integrated Photographic and Gradient Compression using 0.13 \u03bcm Technology on an Arm Soc Platform,\u201d Journal of Signal Processing Systems, Springer,      June 2010."})]}),(0,a.jsx)("p",{children:(0,a.jsx)("strong",{children:"International Conference Papers:"})}),(0,a.jsxs)("ol",{children:[(0,a.jsx)("li",{children:"Wang, Nian-Zu, and Ren-Song Tsay. \u201cA Secure Decentralized Key Backup and Social Recovery Method.\u201d 2024 International Conference on Consumer Electronics-Taiwan. (IEEE)"}),(0,a.jsx)("li",{children:"You-En Wu, Hsin-I Wu, Kuo-Cheng Chin, Yi-Chun Yang and Ren-Song Tsay, \u201cAccelerate Large Language Model Inference on Edge TPU with OpenVX framework,\u201d AICAS 2024"}),(0,a.jsx)("li",{children:"Hsuan-Yi Lin and Ren-Song Tsay, \u201cAccurate Performance Estimation with BBFDA: Beyond Granularity Constraints,\u201d SASIMI 2024"}),(0,a.jsx)("li",{children:"Hsuan-Yi Lin and Ren-Song Tsay, \u201cBeyond Time-Quantum: A Basic-Block FDA Approach for Accurate System Computing Performance Estimation,\u201d ASP-DAC 2024"}),(0,a.jsx)("li",{children:"Guan-Shiue Li and Ren-Song Tsay, \u201cA Verifiable I/O Approach for End-to-end Eligibility Verifiability in Black-box E-Voting Systems,\u201d the 17th International Conference on Telecommunication Systems, Services, and Applications (TSSA) 2023."}),(0,a.jsx)("li",{children:"Kuanfu Lu, Ren-Song Tsay and Yichun Yang, \u201cA Low-Cost and Efficient Hardware Security Solution for Safeguarding Embedded Systems,\u201d TJCASxTKCAS 2023"}),(0,a.jsx)("li",{children:"Zheng-Xun Jiang and Ren-Song Tsay, \u201cDouble-Linked Blockchain with Proof-of-Refundable-Tax for Improved Performance and Fairness,\u201d 2023 International Conference on Information Management (ICIM)"}),(0,a.jsx)("li",{children:"Wei-Hsin Chang and Ren-Song Tsay, \u201cA Secure and Reliable Private Key Recovery Method,\u201d 2023 International Conference on Consumer Electronics (ICCE)"}),(0,a.jsx)("li",{children:"Yi-Chun Yang and Ren-Song Tsay, \u201cUreka: A Decentralized and Secure System for Managing Personal IoT Devices,\u201d 2023 International Conference on Consumer Electronics (ICCE)"}),(0,a.jsx)("li",{children:"Jui-Hung Kao and Ren-Song Tsay, \u201cPreventing Financial Statement Fraud with Blockchain-based Verifiable Accounting System,\u201c The 3rd International Conference on Electrical, Computer, Communications and Mechatronics Engineering (ICECCME\u201823)"}),(0,a.jsx)("li",{children:"Yi-Chun Yang and Ren-Song Tsay, \u201cA Decentralized Solution for Secure and Transparent Management of IoT Access Rights,\u201d the Second International Conference on Innovations in Computing Research (ICR\u201823)"}),(0,a.jsx)("li",{children:"Hsu-Hsun Chin, Ren-Song Tsay, and Hsin-I Wu, \u201cAn Adaptive High-Performance Quantization Approach for Resource-Constrained CNN Inference,\u201d The 4th IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS 2022)"}),(0,a.jsx)("li",{children:"Chong-Yin Lu, Ren-Song Tsay, and Weyshin Chang \u201cAn Embedded CNN Design for Edge Devices Based on Logarithmic Computing,\u201d VLSI-DAT 2022"}),(0,a.jsx)("li",{children:"Kuo-Cheng Chin, Ren-Song Tsay, and Hsin-I Wu, \u201cA Heuristic Region-based Concurrency Bug Testing Approach,\u201d the 19th International Conference on Ubiquitous Computing and Communications (IUCC-2020)"}),(0,a.jsxs)("li",{children:["Yin-Chun Ling, Hsu-Hsun Chin, Hsin-I Wu and Ren-Song Tsay, \u201cDesigning A Compact Convolutional Neural Network Processor on Embedded FPGAs,\u201d 2020 IEEE GCAIoT",(0,a.jsx)("br",{}),"Hsin-I Wu, Fong-Yuan Chang, Ren-Song Tsay,\u201cCORONA: A ",(0,a.jsx)("em",{children:"k"}),"-COnnected RObust Interconnection Network Generation Algorithm,",(0,a.jsx)("strong",{children:"\u201d"})," VLSI-DAT 2020"]}),(0,a.jsx)("li",{children:"Hsin-I Wu, Fong-Yuan Chang, Ren-Song Tsay, \u201cCORONA: A k-COnnected RObust Interconnection Network Generation Algorithm,\u201d VLSI-DAT 2020"}),(0,a.jsx)("li",{children:"Hsin-I Wu, Da-Yi Guo, Ren-Song Tsay, and Hsu-Hsun Chin, \u201cA Pipeline-Based Scheduler for Optimizing Latency of Convolution Neural Network Inference over Heterogeneous Multicore Systems,\u201d The 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS 2020)"}),(0,a.jsx)("li",{children:"Hsin-I Wu, Ren-Song Tsay and Hsu-Hsun Chin, \u201cVIRA: A Virtualization Assisted Deterministic System-Level Simulations,\u201d The 35th ACM/SIGAPP Symposium on Applied Computing (SAC 2020)"}),(0,a.jsx)("li",{children:"Asheen Lateilla Richards and Ren-Song Tsay, \u201cAn optimal slack-based course scheduling algorithm for personalised study plans,\u201d 2020 9th International Conference on Educational and Information Technology (ICEIT 2020)"}),(0,a.jsx)("li",{children:"Chi-Kang Chen, Hsin-I Wu,      Cheng-Lin Tsai and Ren-Song Tsay, \u201cA Reuse-Distance Based Approach for      Early-Stage Multi-level Cache Design Optimization,\u201d SASIMI 2018"}),(0,a.jsx)("li",{children:"Hsin-I Wu, Chi-Kang Chen,      Da-Yi Guo, and Ren-Song Tsay, \u201cA Highly Efficient Virtualization-Assisted      Approach for Full-System Virtual Prototypes,\u201d SASIMI 2018. Best Paper      Award."}),(0,a.jsx)("li",{children:"Hsin-I Wu, Chi-Kang Chen,      Tsung-Ying Lu, and Ren-Song Tsay, \u201cA Highly Efficient Full-System Virtual      Prototype Based on Virtualization-Assisted Approach,\u201d DATE 2018"}),(0,a.jsx)("li",{children:"Chi-Kang Chen, Hsin-I Wu,      Chi-Ting Hsiao, Ren-Song Tsay, \u201cA Data Effect Aware Microcomponent-Based      Estimation Approach for Accurate System-Level Memory Device Power      Evaluation,\u201d SASIMI 2016, Outstanding Paper Award."}),(0,a.jsx)("li",{children:"Hsuan-Man Chen, Chi-Kang Chen,      Hsin-I Wu, Ren-Song Tsay, \u201cAn Accurate Crowdsourcing-based Adaptive Fall      Detection Approach Using Smart Devices,\u201d ICHI 2016"}),(0,a.jsx)("li",{children:"Chi-Kang Chen, Hsin-I Wu,      Chi-Ting Hsiao, and Ren-Song Tsay, \u201cAn Accurate and Flexible Early Memory      System Power Evaluation Approach Using a Microcomponent Method,\u201d      CODES+ISSS 2016"}),(0,a.jsx)("li",{children:"Chi-Kang Chen, Zih-Ci Huang,      Ren-Song Tsay, \u201cAn Accurate Processor Power Estimation Approach based on      Microcomponent Structure Analysis,\u201d SASIMI 2015"}),(0,a.jsx)("li",{children:"Hsin-I Wu, Li-chun Chen,      Ren-Song Tsay, \u201cAn Effective Timing-Coherent Transactor Generation      Approach for Mixed-level System Simulations,\u201d SASIMI 2015"}),(0,a.jsx)("li",{children:"Zih-Ci Huang, Chi-Kang Chen,      Ren-Song Tsay, \u201cAROMA: A Highly Accurate Microcomponent-based Approach for      Embedded Processor Power Analysis,\u201d ASPDAC 2015"}),(0,a.jsx)("li",{children:"Li-chun Chen, Hsin-I Wu, Ren-Song      Tsay, \u201cAutomatic Timing-Coherent Transactor Generation for Mixed-level      Simulations,\u201d ASPDAC 2015"}),(0,a.jsx)("li",{children:"Shu-Yung Chen, Chien-Hao Chen      and Ren-Song Tsay, \u201cAn Activity-Sensitive Contention Delay Model for      Highly Efficient Deterministic Full-System Simulations\u201d, DATE, 2014"}),(0,a.jsx)("li",{children:"Chien-Min Lee, Chi-Kang Chen      and Ren-Song Tsay, \u201cA Basic-block Power Annotation Approach for Fast and      Accurate Embedded Software Power Estimation,\u201d VLSI-SoC 2013, pp.121~126"}),(0,a.jsx)("li",{children:"Pei-Chia Patty Lin, Evason Du,      Ren-Song Tsay, \u201cA Fast and Accurate Instruction-Oriented Processor      Simulation Approach,\u201d VLSI-DAT 2013"}),(0,a.jsx)("li",{children:"Mao-Lin Li, Chen-Kang Lo,      Li-Chun Chen, Jen-Chieh Yeh, Ren-Song Tsay, \u201cA Cycle Count Accurate TLM      Bus Modeling Approach,\u201d VLSI-DAT 2013"}),(0,a.jsx)("li",{children:"Fan-Wei Yu, Bo-Han Zeng,      Yu-Hung Huang, Hsin-I Wu, Che-Rung Lee, and Ren-Song Tsay, \u201cA      Critical-Section-Level Timing Synchronization Approach for Deterministic      Multi-Core Instruction-Set Simulations,\u201d DATE 2013"}),(0,a.jsx)("li",{children:"Bo-Han Zeng, Ren-Song Tsay,      and Ting-Chi Wang, \u201cAn Efficient Hybrid Synchronization Technique for Scalable      Multi-Core Instruction Set Simulations,\u201d ASPDAC 2013"}),(0,a.jsx)("li",{children:"Fong-Yuan Chang, Ren-Song      Tsay, \xa0Wai-Kei Mak, and Sheng-Hsiung Chen, \u201cA Separation and Minimum      Wire Length Constrained Maze Routing Algorithm Under Nanometer Wiring      Rules,\u201c\xa0ASPDAC 2013"}),(0,a.jsx)("li",{children:"Chen-Kang Lo, Mao-Lin Li,      Jen-Chieh Yeh, Ren-Song Tsay, \u201cAutomatic TLM Model Generation for      Cycle-Count-Accurate Bus Simulation,\u201d the 2012 DAC Work-In-Progress      Session"}),(0,a.jsx)("li",{children:"Yu-Hung Huang, Hsin-I Wu,      Ren-Song Tsay, \u201cA Non-Intrusive Timing Synchronization Interface for Hardware-Assisted      HW/SW Co-Simulation,\u201d DAC 2012"}),(0,a.jsxs)("li",{children:["Mao-Lin Li, Chen-Kang Lo,      Li-Chun Chen, Hong-Jie Huang, Jen-Chieh Yeh, Ren-Song Tsay, \u201cA Formal Full      Bus TLM Modeling for Fast and Accurate Contention Analysis,\u201d The 17th      Workshop on Synthesis And System Integration of Mixed Information      technologies (SASIMI 2012) ",(0,a.jsx)("strong",{children:"Outstanding Paper Award"})]}),(0,a.jsx)("li",{children:"Meng-Huan Wu, Cheng-Yang Fu,      Peng-Chih Wang, Ren-Song Tsay,\u201dA High-Parallelism Distributed      Scheduling Mechanism for Multi-Core Instruction-Set Simulation,\u201d DAC      2011"}),(0,a.jsxs)("li",{children:["Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1103_ispd2011.pdf",children:"From Academic Ideas to      Practical Physical Design Tools"}),",\u201d International Symposium on      Physical Design (ISPD), pp. 9~12, 2011."]}),(0,a.jsxs)("li",{children:["Chen Kang Lo, and Ren-Song      Tsay, \u201c",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1103_DATE_Lo.pdf",children:"Cycle-Count-Accurate Processor      Modeling for Fast and Accurate System-Level Simulation"}),",\u201d Design,      Automation & Test in Europe Conference & Exhibition (DATE), pp.      341, 346, 2011"]}),(0,a.jsxs)("li",{children:["Cheng-Yang Fu, Meng-Huan Wu,      and Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1103_DATE_Fu.pdf",children:"A Shared-Variable-Based      Synchronization Approach to Efficient Cache Coherence Simulation for      Multi-Core Systems"}),",\u201d Design, Automation & Test in Europe      Conference & Exhibition (DATE), pp. 347~352, 2011"]}),(0,a.jsxs)("li",{children:["Peng-Chih Wang, Meng-Huan Wu,      and Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1103_DATE_Wang.pdf",children:"DOM: A      Data-dependency-Oriented Modeling Approach for Efficient Simulation of OS      Preemptive Scheduling"}),",\u201d Design, Automation & Test in Europe      Conference & Exhibition (DATE), pp. 335~340, 2011"]}),(0,a.jsxs)("li",{children:["Fong-Yuan Chang, Ren-Song      Tsay, Wai-Kei Mak, Sheng-Hsiung Chen, \u201c",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1102_daniel_aspdac.pdf",children:"Cut-Demand Based Routing      Resource Allocation and Consolidation for Routability Enhancement"}),",\u201d ASPDAC 2011"]}),(0,a.jsxs)("li",{children:["Meng-Huan Wu, Fan-Wei Yu,      Cheng-Yang Fu, Peng-Chih Wang, Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1010_jeff_sasimi.pdf",children:"A Novel Timing Synchronization      Method for Fast and Accurate Multi-Core Instruction-Set Simulators"}),",\u201d The 16th      Workshop on Synthesis And System Integration of Mixed Information      technologies (SASIMI 2010)"]}),(0,a.jsxs)("li",{children:["Meng-Huan Wu, Yi-Shan Lu,      Wen-Chuan Lee, Chen-Yu Chuang, Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1010_shinsan_swtlm_sasimi.pdf",children:"Automatic Generation for      Efficient Software TLM at Multiple Abstraction Layers"}),",\u201d The 16th      Workshop on Synthesis And System Integration of Mixed Information      technologies (SASIMI 2010)"]}),(0,a.jsxs)("li",{children:["Meng-Huan Wu, Wen-Chuan Lee,      Chen-Yu Chuang, and Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1003_DATE.pdf",children:"Automatic Generation of      Software TLM in Multiple Abstraction Layers for Efficient HW/SW      Co-simulation"}),",\u201d      Design, Automation & Test in Europe Conference & Exhibition      (DATE), pp. 1177~1184, 2010"]}),(0,a.jsxs)("li",{children:["Kai-Li Lin, Chen-Kang Lo, and      Ren-Song Tsay, \u201c ",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/p235_3C_3.pdf",children:"Source-Level Timing Annotation      for Fast and Accurate TLM Computation Model Generation"}),",\u201d ASPDAC 2010, pp.      235~240"]}),(0,a.jsxs)("li",{children:["Fongyuan Chang, Ren-Song Tsay,      and Wai Kei Mak, \u201c",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/09_iccad_paper_48.pdf",children:"How to Consider Shorts and      Guarantee Yield Rate Improvement for Redundant Wire Insertion"}),",\u201d Proceedings of      the 2009 International Conference on Computer-Aided Design, pp. 33~38,      2009"]}),(0,a.jsxs)("li",{children:["Meng-Huan Wu, Cheng-Yang Fu,      Peng-Chih Wang, and Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/09_emsoft026-wu.pdf",children:"An Effective Synchronization      Approach for Fast and Accurate Multi-core Instruction-set Simulation"}),",\u201d Proceedings of      the seventh ACM international conference on Embedded software, 197~204,      2009, Grenoble, France"]}),(0,a.jsxs)("li",{children:["Yi-Len Lo, Mao-Lin Li, and      Ren-Song Tsay, \u201d ",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/09_codes+isss12_lo.pdf",children:"Cycle Count Accurate Memory      Modeling in System Level Design,"}),"\u201d ",(0,a.jsx)("em",{children:"CODES+ISSS\u201909"}),",      Proceedings of the 7th IEEE/ACM international conference on      Hardware/software codesign and system synthesis, October 11-16, 287~293,      2009, Grenoble, France"]}),(0,a.jsxs)("li",{children:["Chen Kang Lo, and Ren Song      Tsay, \u201c ",(0,a.jsx)("a",{href:"http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4796539&isnumber=4796414",children:"Automatic Generation of Cycle      Accurate and Cycle Count Accurate Transaction Level Bus Models from a      Formal Model"}),",\u201d      in ",(0,a.jsx)("em",{children:"Proceedings of "}),"ASPDAC, pp.558-563, 2009"]}),(0,a.jsxs)("li",{children:["Ching-Te Chiu, Tsun-Hsien      Wang, Wei-Ming Ke, Chen-Yu Chuang, Jhih-Siao Huang, Wei-Su Wong, and      Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=04671732",children:"A 100mhz Real-Time Tone      Mapping Processor With Integrated Photographic and Gradient Compression in      0.13 Um Technolgy"}),",\u201d IEEE Workshop on Signal Processing Systems,      25~30, 2008."]}),(0,a.jsxs)("li",{children:["Ching-Te Chiu, Tsun-Hsien      Wang, Wei-Ming Ke, Chen-Yu Chuang, Jhih-Rong Chen, Rong Yang, and Ren-Song      Tsay, \u201c",(0,a.jsx)("a",{href:"http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4712026&isnumber=4711669",children:"Design Optimization Of a      Global/Local Tone Mapping Processor on Arm Soc Platform for Real-Time High      Dynamic Range Video"}),",\u201d, 15th IEEE International Conference on Image  Processing, pp. 1400~1403, 2008"]})]}),(0,a.jsxs)("p",{children:[" 55. Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4231451&isnumber=4231412",children:"An Entrepreneurship Emulation Platform"}),",\u201d International Conference on Microelectronic Systems Education, 63~64, 2007 "]}),(0,a.jsx)("p",{children:(0,a.jsx)("strong",{children:"Domestic Conference Papers:"})}),(0,a.jsxs)("ol",{children:[(0,a.jsx)("li",{children:'Jui-Hung Kao and Ren-Song Tsay, "Enhancing Transparency and Trust in Accounting with Triple-Entry Transactions and Digital Signatures in a Blockchain-based AIS Approach,\u201d The 17th International Conference on Innovation, Management and Knowledge Community (iCIMKC 2023)'}),(0,a.jsx)("li",{children:"Zheng-Xun Jiang and Ren-Song Tsay, \u201cImproving Performance and Fairness in Blockchain through Double-Linked and Proof-of-Refundable-Tax,\u201d \u7b2c\u4e8c\u5341\u4e00\u5c46\u96e2\u5cf6\u8cc7\u8a0a\u6280\u8853\u8207\u61c9\u7528\u7814\u8a0e\u6703(ITOAI 2023) [Outstanding Paper Award]"}),(0,a.jsx)("li",{children:"Yi-Hung Huang, Yi-Chun Yang, Ren-Song Tsay, \u201cA Distributed Self-Sovereign Access Control Mechanism for IoT,\u201d DLT 2023"}),(0,a.jsx)("li",{children:"Young Ya, Yi-Chun Yang, Ren-Song Tsay, \u201cTransaction Management for Distributed Self-Sovereign IoT Access Control,\u201d DLT 2023"}),(0,a.jsx)("li",{children:"Yi-Chun Yang, Ren-Song Tsay, \u201cUreka: A Decentralized Access Management Framework for IoT Systems,\u201d DLT 2023"}),(0,a.jsx)("li",{children:"Wei-Hsin Chang and Ren-Song Tsay, \u201dUltra Secure and Reliable Private Key Recovery by Separating Permission and Possession,\u201d TANET 2022"}),(0,a.jsx)("li",{children:"Kuo-Cheng Chin, Ren-Song Tsay, Hsin-I Wu and Tzu-Hsuan Su, \u201cA Systematic Region-Based Interleaving Reduction Approach for Concurrent Bug Testing,\u201d 33 VLSI Design/CAD Symposium, Taiwan, August 2022"}),(0,a.jsx)("li",{children:"Chong-Yin Lu, Ren-Song Tsay, Wey-shin Chang, and Hsiang-Ting Peng, \u201cBased on Logarithmic Computing to Design an Embedded CNN Processor,\u201d 33 VLSI Design/CAD Symposium, Taiwan, August 2022"}),(0,a.jsx)("li",{children:"Wei En Tsai, Kuo Cheng Chin, Borhan Lee, Wei Chung Chen and Ren Song Tsay, \u201ciWalkSafe - Wearable Navigation Assistance for the Visually Impaired Based on Miniaturized Edge AI,\u201d 33 VLSI Design/CAD Symposium, Taiwan, August 2022"}),(0,a.jsx)("li",{children:"Hsin-I Wu, Fong-Yuan Chang, Ren-Song Tsay, Kuan-Fu Lu, \u201cCORONA: A k-COnnected RObust Interconnection Network Generation Algorithm,\u201d 32 VLSI Design/CAD Symposium, Taiwan, August 2021"}),(0,a.jsx)("li",{children:"Yin-Chun Ling, Hsu-Hsun Chin, Hsin-I Wu, Ren-Song Tsay, Jui-Hung Kao, \u201cDesigning A Compact Convolutional Neural Network Processor on Embedded FPGAs,\u201d 32 VLSI Design/CAD Symposium, Taiwan, August 2021"}),(0,a.jsx)("li",{children:"Hsin-I Wu, Da-Yi Guo, Hsu-Hsun Chin, Ren-Song Tsay, Zheng-Xun Jiang, \u201cA Title: A Pipeline-Based Scheduler for Optimizing Latency of Convolution Neural Network Inference over Heterogeneous Multicore Systems, \u201c 31st VLSI Design/CAD Symposium, Taiwan, August 2020"}),(0,a.jsx)("li",{children:"Hsin-I Wu, Da-Yi Guo, Ren-Song Tsay and Guan-Shiue Li, \u201cA Virtualization-Assisted Full-System Simulation Approach for the Verification of System Inter-Component Interactions, \u201c 30th VLSI Design/CAD Symposium, Taiwan, August 2019"}),(0,a.jsx)("li",{children:"Chia-Chi Lee,\xa0Hsin-Yu Ho,\xa0Hsin-I Wu and Ren-Song\xa0Tsay, \u201cAn Effective Early Multi-core System Shared Cache Design Method Based on Reuse-distance Analysis,\u201d 29th VLSI Design/CAD Symposium, Taiwan, August 2018"}),(0,a.jsx)("li",{children:"Yin-Chun Ling, Hsin-I Wu, Chi-Kang Chen, Da-Yi Guo and Ren-Song Tsay, \u201cA Virtualization-Assisted Approach for Highly Efficient Full-System Virtual Prototypes,\u201d 29th VLSI Design/CAD Symposium, Taiwan, August 2018"}),(0,a.jsx)("li",{children:"Tzu-Yun Huang , Chien-Hao Chen, Hsin-I Wu , Chi-Kang Chen , Ren-Song Tsay, \u201cAnalytical Process Scheduling Optimization Using Scaling Factor for Heterogeneous Multi-core Systems\u201d, 28th VLSI Design/CAD Symposium, Taiwan, August 2017"}),(0,a.jsx)("li",{children:"Bo-Yu Huang, Hsin-I Wu, Chi-Kang Chen, Ren-Song Tsay, \u201cVIRA: A Virtualization-Assisted Approach for Highly Efficient and Accurate Full-System Simulations\u201d, 28th VLSI Design/CAD Symposium, Taiwan, August 2017."}),(0,a.jsx)("li",{children:"Kuo-Cheng Chin, Hsuan-Man Chen, Chi-Kang Chen, Hsin-I Wu, Ren-Song Tsay, \u201cA Highly Reliable Fall Detection Approach Using Smart Devices on Real User Self-Adaptive Crowdsourcing-Based Framework,\u201d 27th VLSI Design/CAD Symposium, Taiwan, August 2016"}),(0,a.jsx)("li",{children:"Da-Yi Guo, Chi-Ting Hsiao, Chi-Kang Chen, Ren-Song Tsay, \u201cA Microcomponent-based Approach for Accurate System-Level Memory Power Estimation,\u201d 27th VLSI Design/CAD Symposium, Taiwan, August 2016"}),(0,a.jsx)("li",{children:"Hsuan-Man Chen, Chi-Kang Chen, Hsin-I Wu, Ren-Song Tsay, \u201cA Highly Accurate Fall Detection Approach Based on Crowdsourcing of Smart Devices,\u201d Symposium on Digital Life Technologies 2016"}),(0,a.jsx)("li",{children:"Wei-Hsin Chang, Zih-Ci Huang, Chi-Kang Chen, Ren-Song Tsay, \u201cAROMA: A Microcomponent-based Methodology for Accurate Embedded Processor Power Analysis,\u201d 26th VLSI Design/CAD Symposium, Taiwan, August 2015"}),(0,a.jsx)("li",{children:"Yun Chang, Jyun-Hao Chang, Hsin-I Wu, Hsien-Lun Pai, Ren-Song Tsay, Wai-Kei Mak \u201cAn Efficient Approach for Synchronization-Function-Level Parallel Multi-Core Instruction-Set Simulations,\u201d 26th VLSI Design/CAD Symposium, Taiwan, August 2015"}),(0,a.jsx)("li",{children:"Yu-Kang Hu, Chen-Kang Lo, Mao-Lin Li, Li-Chun Chen, Yi-Shan Lu, Ren-Song Tsay, Hsu-Yao Huang, Jen-Chieh Yeh, \u201cAutomatic Generation of Fast and Accurate TLM Models for Out-of-Order Pipelined Bus\u201d, 26th VLSI Design/CAD Symposium, Taiwan, August 2015"}),(0,a.jsx)("li",{children:"Hsiang-Yi Wu, Li-Chun Chen, Hsin-I Wu, Ren-Song Tsay, \u201cAn Automatic Timing-Coherent-Based Transactor Generation Approach for Mixed-level Simulations,\u201d 26th VLSI Design/CAD Symposium, Taiwan, August 2015"}),(0,a.jsx)("li",{children:"Pei-Chia Patty Lin, Hsuan-Yi Lin, Evason Du, Ren-Song Tsay \u201cAn Instruction-Oriented Approach for Fast and Accurate Processor Simulation,\u201d 25th VLSI Design/CAD Symposium, Taiwan, August 2014"}),(0,a.jsx)("li",{children:"Shu-Yung Chen, Chien-Hao Chen, Cheng-Lin Tsai, and Ren-Song Tsay, \u201cAn Efficient Deterministic Full-System Simulations with Activity-Sensitive Contention Delay Model,\u201d 25th VLSI Design/CAD Symposium, Taiwan, August 2014"}),(0,a.jsx)("li",{children:"Chien-Min Lee, Shin-yu Ho, and Ren-Song Tsay,\u201dFast and Accurate Embedded Software Power Estimation With A Basic-block Power Annotation,\u201d 25th VLSI Design/CAD Symposium, Taiwan, August 2014"}),(0,a.jsx)("li",{children:"Chen-Kang Lo, Kuan-Hsin Lee,\xa0 Mao-Lin Li, Ren-Song Tsay, Hsu-Yao Huang, Jen-ChiehYeh, \u201cFSM Based Models for Fast and Accurate Out-of-Order Pipelined Bus Simulation,\u201d 24th VLSI Design/CAD Symposium, Taiwan, August 2013"}),(0,a.jsx)("li",{children:"Fan-Wei Yu, Wen-Jui Lee, Bo-Han Zeng, Yu-Hung Huang, Hsin-I Wu, Ren-Song Tsay, \u201cA Novel Timing Synchronization Approach for Deterministic Multi-Core Instruction-Set Simulations,\u201d 24th VLSI Design/CAD Symposium, Taiwan, August 2013"}),(0,a.jsx)("li",{children:"Bo-Han Zeng, Chien-Hao Chen, Ren-Song Tsay, \u201cAn Efficient and Scalable Hybrid Synchronization Techniques for Multi-Core Instruction Set Simulations,\u201d 24th VLSI Design/CAD Symposium, Taiwan, August 2013"}),(0,a.jsx)("li",{children:"Yu-Hung Huang, Ching-Yu Chen, Yi-Shan Lu, Hsin-I Wu, and Ren-Song Tsay, \u201cA Non-Intrusive Timing Synchronization Interface for Hardware-Assisted HW/SW Co-Simulation,\u201d 23rd VLSI Design/CAD Symposium, Taiwan, August 2012"}),(0,a.jsx)("li",{children:"Mao-Lin Li, Shu-Yung Chen, Chen-Kang Lo, Li-Chun Chen, Ren-Song Tsay, Hong-Jie Huang, and Jen-Chieh Yeh, \u201cAn FSM-based modeling approach for fast and accurate bus contention simulation,\u201c 23rd VLSI Design/CAD Symposium, Taiwan, August 20"}),(0,a.jsx)("li",{children:"Cheng-Yang Fu, Hsien-Lun Pai, Meng-Huan Wu, and Ren-Song Tsay, \u201dA Fast and Accurate Cache Coherence Simulation for Multi-Core Systems,\u201d 22nd VLSI Design/CAD Symposium, Taiwan, August 2011, pp.49~52"}),(0,a.jsx)("li",{children:"Chen Kang Lo, Zih-Ci Huang, Li-Chun Chen, Meng-Huan Wu, and Ren-Song Tsay, \u201dAn Efficient and Cycle-Count-Accurate Processor for System-Level Simulation,\u201d 22nd VLSI Design/CAD Symposium, Taiwan, August 2011, pp. 53~56"}),(0,a.jsx)("li",{children:"Peng-Chih Wang, Meng-Huan Wu, and Ren-Song Tsay, \u201cA Data-dependency-Oriented Modeling Approach for Fast and Accurate Simulation of OS Preemptive Scheduling,\u201d 22nd VLSI Design/CAD Symposium, Taiwan, August 2011, pp.57~60"}),(0,a.jsx)("li",{children:"Fong-Yuan Chang, Chi-Kang Chen, Ren-Song Tsay, Wai-Kei Mak, Sheng-Hsiung Chen,\u201d Early-Stage Routability Improvement,\u201d 22nd VLSI Design/CAD Symposium, Taiwan, August 2011, pp. 256~259"}),(0,a.jsx)("li",{children:"Meng-Huan Wu, Hsin-I Wu, Peng-Chih Wang, Cheng-Yang Fu, and Ren-Song Tsay, \u201cDistributed Scheduling for Parallel Instruction-Set Simulation of Multi-Core Systems,\u201d 22nd VLSI Design/CAD Symposium, Taiwan, August 2011, pp. 585~588"}),(0,a.jsxs)("li",{children:["Meng-Huan Wu, Yu-Hung Huang, Cheng-Yang Fu, Peng-Chih Wang, and Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1008_vlsicad_wu.pdf",children:"A Novel Synchronization Technique for Fast and Accurate Multi-core Instruction-set Simulation"}),",\u201d 21th VLSI Design/CAD Symposium, Kaohsiung, Taiwan, August 2010 (Best paper nomination, \u9078\u70ba\u570b\u79d1\u6703\u512a\u826f\u8ad6\u6587)"]}),(0,a.jsxs)("li",{children:["Kai-Li Lin, Pei-Jia Lin, Cheng-Kang Lo, and Ren-Song Tsay , \u201c",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1008_vlsicad_kelly.pdf",children:"Fast and Accurate TLM Computation Model Generation Using Source-Level Timing Annotation"}),",\u201d 21st VLSI Design/CAD Symposium, Kaohsiung, Taiwan, August 2010 (\u9078\u70ba\u570b\u79d1\u6703\u512a\u826f\u8ad6\u6587)"]}),(0,a.jsxs)("li",{children:["Yi-Len Lo, Li-Chun Chen, Mao-Lin Li, and Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1008_vlsicad_lo.pdf",children:"A Cycle Count Accurate Timing Model for Fast Memory Simulation"}),",\u201d 21st VLSI Design/CAD Symposium, Kaohsiung, Taiwan, August 2010"]})]}),(0,a.jsxs)("p",{children:[(0,a.jsx)("strong",{children:"ArXiv"}),":"]}),(0,a.jsx)("ol",{children:(0,a.jsx)("li",{children:"Chin, H. H., Tsay, R. S., & Wu, H. I. (2021). A High-Performance Adaptive Quantization Approach for Edge CNN Applications. arXiv preprint arXiv:2107.08382."})}),(0,a.jsxs)("p",{children:[(0,a.jsx)("strong",{children:"Patents"}),":"]}),(0,a.jsx)("p",{children:"\xa0 Taiwan \u2013"}),(0,a.jsxs)("ol",{children:[(0,a.jsx)("li",{children:"\u4e2d\u83ef\u6c11\u570b\u5c08\u5229I507989, \u9ec3\u5b50\u9f4a, \u8521\u4ec1\u677e, \u8cc7\u6e90\u5c0e\u5411\u4e4b\u5d4c\u5165\u5f0f\u7cfb\u7d71\u529f\u7387\u6d88\u8017\u5206\u6790\u65b9\u6cd5METHOD OF RESOURCE-ORIENTED POWER ANALYSIS FOR EMBEDDED SYSTEM"}),(0,a.jsx)("li",{children:"\u4e2d\u83ef\u6c11\u570b\u5c08\u5229I507990, \u5433\u5b5f\u5bf0, \u8521\u4ec1\u677e, \u300c\u591a\u6838\u5fc3\u6307\u4ee4\u96c6\u6a21\u64ec\u4e4b\u9ad8\u5e73\u884c\u5316\u540c\u6b65\u65b9\u6cd5\u300dA HIGH-PARALLELISM      SYNCHRONIZATION APPROACH FOR MULTI-CORE INSTRUCTION-SET SIMULATION"}),(0,a.jsx)("li",{children:"\u4e2d\u83ef\u6c11\u570b\u5c08\u5229I378356, \u5433\u5b5f\u5bf0, \u5085\u6b63\u967d, \u738b\u9d6c\u667a, \u8521\u4ec1\u677e, \u201c\u591a\u6838\u5fc3\u6307\u4ee4\u96c6\u4e4b\u6a21\u64ec\u65b9\u6cd5\u8207\u88dd\u7f6e,\u201d METHOD AND DEVICE FOR MULTI-CORE INSTRUCTION-SET SIMULATION"}),(0,a.jsx)("li",{children:"\u4e2d\u83ef\u6c11\u570b\u5c08\u5229, \u5229\u8302\u9716, \u7f85\u632f\u7db1, \u9673\u7acb\u541b, \u9ec3\u9d3b\u6770, \u8449\u4eba\u5091, \u8521\u4ec1\u677e,\u300c\u5168\u532f\u6d41\u6392\u4e4b\u4ea4\u6613\u5c64\u7d1a\u6a21\u64ec\u65b9\u6cd5\u4ee5\u5feb\u901f\u8207\u7cbe\u78ba\u7684\u722d\u7528\u5206\u6790/A Full Bus      Transaction Level Modeling Approach for Fast and Accurate Contention      Analysis\u300d2011. (pending)"}),(0,a.jsx)("li",{children:"\u4e2d\u83ef\u6c11\u570b\u5c08\u5229, \u738b\u9d6c\u667a, \u5433\u5b5f\u5bf0, \u8521\u4ec1\u677e, \u300c\u8cc7\u6599\u76f8\u4f9d\u5c0e\u5411\u6a21\u578b\u4ee5\u6709\u6548\u7387\u6a21\u64ec\u4f5c\u696d\u7cfb\u7d71\u5148\u4f54\u5f0f\u6392\u7a0b\u4e4b\u65b9\u6cd5\u300d, 2011. (pending)"}),(0,a.jsx)("li",{children:"\u4e2d\u83ef\u6c11\u570b\u5c08\u5229, \u5433\u5b5f\u5bf0, \u8521\u4ec1\u677e, \u300c\u7528\u4ee5\u7522\u751f\u8edf\u9ad4\u4ea4\u6613\u5c64\u7d1a\u6a21\u578b\u4e4b\u65b9\u6cd5\u3001\u7cfb\u7d71\u53ca\u96fb\u8166\u53ef\u8b80\u5a92\u9ad4\u300d, 2010. (pending)"}),(0,a.jsx)("li",{children:"\u4e2d\u83ef\u6c11\u570b\u5c08\u5229, \u674e\u5efa\u65fb, \u7f85\u632f\u7db1, \u5433\u5b5f\u5bf0, \u8521\u4ec1\u677e, \u300c\u6a21\u64ec\u8655\u7406\u5668\u529f\u7387\u6d88\u8017\u4e4b\u7cfb\u7d71\u53ca\u5176\u65b9\u6cd5\u300d, 2010. (pending)"})]}),(0,a.jsx)("p",{children:"United States \u2013"}),(0,a.jsxs)("ol",{children:[(0,a.jsx)("li",{children:"US Patent 9195788, Tzu-Chi Huang, Ren-Song, \u201cResource-oriented method of power analysis for embedded system.\u201d U.S. Patent Application No. 14/016,305"}),(0,a.jsx)("li",{children:"US Patent 8875081, Fong-Yuan Chang, Sheng-Hsiung Chen, Tung-Chieh Chen, Ren-Song Tsay, Wai-Kei Mak, \u201cSystems and methods for designing and making integrated circuits with consideration of wiring demand ration.\u201d U.S. Patent Application No. 14/486,723."}),(0,a.jsx)("li",{children:"US Patent 8549468 20110197174, Meng-Huan Wu and Ren-Song Tsay, \u201cMethod, System, and Computer Readable Medium for Generating Software Transaction-Level Modeling (TLM) Model,\u201d U.S. Patent Application No. 12/701,810"}),(0,a.jsx)("li",{children:"US Patent 8423343, Meng-Huan Wu and Ren-Song Tsay, \u201cA High-Parallelism Synchronization Approach for Multi-Core Instruction-Set Simulation,\u201d 2013.3.7"}),(0,a.jsx)("li",{children:"US Patent 8,407,647, Fong-Yuan Chang, Sheng-Hsiung Chen, Tung-Chieh Chen, Ren-Song Tsay, Wai-Kei Mak, \u201cSystems and methods for designing and making integrated circuits with consideration of wiring demand ration.\u201d"}),(0,a.jsx)("li",{children:"US Patent 8352924, Meng-Huan Wu, Wen-Chuan Lee, Chen-Yu Chuang, and Ren-Song Tsay, \u201cMethod and Device for Multi-Core Instruction-Set Simulation,\u201d 10/21/2010"}),(0,a.jsx)("li",{children:"US Patent 8336001, Fong-Yuan Chang, Wai-Kei Mak, and Ren-Song Tsay, \u201dMethod For Improving Yield Rate Using Redundant Wire Insertion,\u201d 05/05/2011"}),(0,a.jsx)("li",{children:"US Patent 5461576 \u201cElectronic Design Automation Tool for the Design of a Semiconductor Integrated Circuit Chip,\u201d Oct. 24, 1995 (58 citations)"}),(0,a.jsx)("li",{children:"US Patent 6009256 \u201cSimulation/Emulation System and Method,\u201d Dec. 28, 1999 (24 citations)"}),(0,a.jsx)("li",{children:"US Patent 6134516 \u201cSimulation Server System and Method,\u201d Oct. 17, 2000 (13 citations)"}),(0,a.jsx)("li",{children:"US Patent, Fong-Yuan Chang, Sheng-Hsiung Chen, Ren-Song Tsay, Wai-Kei Mak, \u201cSeparation and minimum wire length constrained maze routing method and system.\u201d U.S. Patent Application No. 14/496,420."}),(0,a.jsx)("li",{children:"US Patent 20120233410, Cheng-Yang Fu, Meng-Huan Wu, and Ren-Song Tsay, \u201cShared-Variable-Based (SVB) Synchronization Approach for Multi-Core Simulation,\u201d 9/13/2012."}),(0,a.jsx)("li",{children:"US Patent, Peng-Chih Wang, Meng-Huan Wu, and Ren-Song Tsay, \u201cData-dependency-Oriented Modeling  Approach for Efficient Simulation of OS Preemptive Scheduling,\u201d 2011. (pending)"}),(0,a.jsx)("li",{children:"US Patent, Chien-Min Lee, Chen-Kang Lo, Meng-Huan Wu, and Ren-Song Tsay, \u201cSystem for Simulating Processor Power Consumption and Method of the Same,\u201d 2010. (pending)"}),(0,a.jsx)("li",{children:"US Patent 20100269103, Trent Lo, and Ren-Song Tsay, \u201cMethod, System and Computer Readable Medium for Generating Software Transaction-Level Modeling (TLM) Model,\u201d 10/21/2010."})]}),(0,a.jsx)("p",{children:(0,a.jsx)("strong",{children:"Publications before 2005:"})}),(0,a.jsxs)("ol",{children:[(0,a.jsxs)("li",{children:["Tsay, Ren-Song, \u201cExact Zero Skew\u201d, in ",(0,a.jsx)("em",{children:"The Best of ICCAD \u2013 20 Years of Excellence in Computer-Aided Design"}),", Kluwer Academic Publishers, 2003."]}),(0,a.jsx)("li",{children:"Tsay, Ren-Song, \u201cTUTORIAL: Interconnect-Driven Performance Optimization for Deep Submicron Layout Systems\u201d DAC, 1997."}),(0,a.jsx)("li",{children:"Kenneth D. Boese, Andrew B. Kahng, Ren-Song Tsay, \u201cScan Chain Optimization: Heuristic and Optimal Solutions\u201d, Research Report UCLA (1994) (7 citations)"}),(0,a.jsxs)("li",{children:["Ho, J.-M., M. T. Ko and Ren-Song Tsay, \u201cAssignment of Clock Driver\u201d, ",(0,a.jsx)("em",{children:"Schloss Dagstuhl Seminar on Combinatorial Methods for VLSI/CAD"}),", Oct. 1993 Germany."]}),(0,a.jsxs)("li",{children:["Chang, C.-C., J. Lee, M. Stabenfeldt and Ren-Song Tsay, \u201cA Practical All-Path Timing-Driven Place and Route Design System\u201d, ",(0,a.jsx)("em",{children:"Proc. Asia-Pacific Conf. on"})," ",(0,a.jsx)("em",{children:"Circuits and Systems"}),", 1994, pp. 560-563. (8 citations)"]}),(0,a.jsxs)("li",{children:["Tsay, Ren-Song. ",(0,a.jsx)("a",{href:"http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00205004",children:"An      exact zero-skew clock routing algorithm"}),". IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 12(2):2.42-249, 1993. (Best Paper Award) (274 citations)"]}),(0,a.jsxs)("li",{children:["Shih, M., E.S. Kuh, and Ren-Song Tsay, \u201cTiming-Driven System Partitioning by Constraints Decoupling Method,\u201d ",(0,a.jsx)("em",{children:"Proc. 1993 IEEE Multichip Module Conf."}),", pp. 164-169, March 1993. (5 citations)"]}),(0,a.jsxs)("li",{children:["Shih, M., E.S. Kuh, and Ren-Song Tsay, \u201cInteger Programming Techniques for Multiway System Partitioning Under Timing and Capacity Constraints,\u201d ",(0,a.jsx)("em",{children:"Proc. EDAC-Euroasic Conf.,"})," February 1993. (4 citations)"]}),(0,a.jsxs)("li",{children:["Tsay, Ren-Song and I. Lin, \u201cRobin Hood: A System Timing Verifier for Multi-Phase Level-Sensitive Clock Designs,\u201d ",(0,a.jsx)("em",{children:"Proceedings of IEEE"})," ",(0,a.jsx)("em",{children:"International Conference on ASICs"}),", pp. 516-519, September 1992."]}),(0,a.jsxs)("li",{children:["Ho, J.-M. and Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=218345&isnumber=5731",children:"Clock      Tree Regeneration"}),", \u201d ",(0,a.jsx)("em",{children:"Prof. IEEE GLS-VLSI\u201992"}),", Feb. 1992."]}),(0,a.jsxs)("li",{children:["Tsay, Ren-Song and S. C. Chang, \u201cEarly Wirability Checking and 2-D Congestion-Driven Circuit Placement.\u201d In ",(0,a.jsx)("em",{children:"International Conference on ASIC"}),", pp. 50\u201353, 1992. (14 citations)"]}),(0,a.jsxs)("li",{children:["Shih, M., E.S. Kuh, and Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://portal.acm.org/ft_gateway.cfm?id=110432&type=pdf&coll=GUIDE&dl=GUIDE&CFID=68222606&CFTOKEN=54821527",children:"Performance-Driven      Partitioning on Multi-Chip Modules"}),",\u201d ",(0,a.jsx)("em",{children:"Proc. Design Automation      Conference,"})," pp. 53-56, June 1992. (37 citations)"]}),(0,a.jsxs)("li",{children:["Shih, M., E.S. Kuh, and Ren-Song Tsay, \u201cSystem Partitioning for Multi-Chip Modules Under Timing and Capacity Constraints,\u201d ",(0,a.jsx)("em",{children:"Proc. IEEE Multi-Chip Module Conference,"})," pp. 123-126, March 1992. (2 citations)"]}),(0,a.jsxs)("li",{children:["Vijayan, G. and Ren-Song Tsay. \u201c",(0,a.jsx)("a",{href:"http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00103499",children:"A      new method for floorplanning using topological constraint reduction"}),",\u201d      IEEE. Trans. on CAD, 10(12):1494-1501, December 1991. (28 citations)"]}),(0,a.jsxs)("li",{children:["Tsay, Ren-Song and J Koehl, \u201c",(0,a.jsx)("a",{href:"http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=979788&isnumber=21105",children:"An      analytic net weighting approach for performance optimization in circuit      placement"}),"\u201d, In Proc. ACM/IEEE Design Automation Conf., 1991, pp.      620-625. (53 citations)"]}),(0,a.jsx)("li",{children:"Tsay, Ren-Song, \u201cExact Zero Skew\u201d, Proc. of International Conference on Computer Aided Design, pp. 336\u2013339(1991). (159 citations)"}),(0,a.jsx)("li",{children:"Tsay, Ren-Song and Ichiang Lin, \u201cA system timing verifier for multiple-phase level-sensitive clock design,\u201d Research Report RC 17272, IBM Yorktown, 1991."}),(0,a.jsx)("li",{children:"Shih, M., E.S. Kuh, and Ren-Song Tsay, \u201cPerformance-Driven System Partitioning on Multi-Chip Modules,\u201d IBM Research Division Research Report RC 17315 (#76556), October 1991."}),(0,a.jsxs)("li",{children:["Tsay, Ren-Song and Ernest Kuh, \u201c",(0,a.jsx)("a",{href:"http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00076488",children:"A      Unified Approach to Partitioning and Placement"}),",\u201d ",(0,a.jsx)("em",{children:"IEEE Trans. on Circuits and Systems,"})," Vol. CAS-38, No. 5, pp. 521-533, May 1991. (58 citations)"]}),(0,a.jsx)("li",{children:"Tsay, Ren-Song, and E.S. Kuh, \u201cA Unified Approach to Partitioning and Placement,\u201d IBM Research Report RC-15482 (#68859), February 9, 1990."}),(0,a.jsxs)("li",{children:["Vijayan, G. and Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00129853",children:"Floorplanning      by Topological Constraint Reduction"}),"\u201d, ICCAD 1990: 106-109. 1989. (28      citations)"]}),(0,a.jsxs)("li",{children:["Parng, T. and Ren-Song Tsay, \u201c",(0,a.jsx)("a",{href:"http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00076903",children:"A New      Approach to Sea-of-gates Global Routing"}),",\u201d ",(0,a.jsx)("em",{children:"Proc. IEEE  International Conference on Computer-Aided Design"}),", Nov. 1989, pp. 52-55. (18 citations)"]}),(0,a.jsx)("li",{children:"Daijavad, S., E. Polak, and S. Tsay, \u201cA Combined Deterministic And Random Optimization Algorithm For The Placement Of Macro-Cells,\u201d in International Workshop on Placement and Routing, Research Triangle Park, North Carolina, 1988."}),(0,a.jsxs)("li",{children:["Tsay, Ren-Song, E.S. Kuh, and C-P. Hsu, \u201c",(0,a.jsx)("a",{href:"http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9271&isnumber=476",children:"PROUD:      A Sea-Of-Gates Placement Algorithm"}),",\u201d ",(0,a.jsx)("em",{children:"IEEE Design and Test of  Computers,"})," pp. 44-56, December 1988. (141 citations)"]}),(0,a.jsxs)("li",{children:["Tsay, Ren-Song, E.S. Kuh, and C-P. Hsu, \u201c",(0,a.jsx)("a",{href:"http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00103499",children:"Module      Placement for Large Chips Based on Sparse Linear Equations"}),",\u201d ",(0,a.jsx)("em",{children:"International Journal of Circuit Theory and Applications,"})," vol. 16, pp. 411-423, October 1988. (19 citations)"]}),(0,a.jsxs)("li",{children:["Tsay, Ren-Song, E.S. Kuh, and C-P. Hsu, \u201cPROUD: A Fast Sea-of-Gates Placement Algorithm,\u201d ",(0,a.jsx)("em",{children:"Proceedings of 25th Design Automation Conference,"})," pp. 318-323, June 1988. (135 citations)"]}),(0,a.jsx)("li",{children:"Daijavad, S., E Polak, and Ren-Song Tsay,\u201d A combined deterministic and random optimization algorithm for the placement of macro-cells\u201d, Technical Report No. UCB/ERL M87/86, 1987."}),(0,a.jsx)("li",{children:"Tsay, Ren-Song, E.S. Kuh, and C-P. Hsu, \u201cPROUD: A Fast Sea-of-Gates Placement Algorithm,\u201d UCB/ERL Memorandum M87/79, November 1987."}),(0,a.jsxs)("li",{children:["Tsay, Ren-Song and E.S. Kuh, \u201cA Unified Approach to Circuit Partitioning and Placement,\u201d ",(0,a.jsx)("em",{children:"Proc. Princeton Conference on Information Sciences & Systems,"})," pp. 155-160, March 1986. (6 citations)"]})]})]})]})}}}]);