// Seed: 2514380204
`define pp_1 0
module module_0 (
    output id_1,
    input id_2
    , id_3,
    output id_4,
    input id_5,
    output logic id_6,
    inout reg id_7,
    output id_8
);
  logic id_9;
  logic id_10 = 1;
  assign id_3 = id_5 == id_7[1];
  logic id_11;
  always id_7 <= #1 id_11 + (id_5) * 1;
  assign id_8 = 1;
  logic id_12;
endmodule
`define pp_2 0
