{"top":"global.mini_conv_halide_fixed",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2.out","add_all__U4.in0"],
          ["mul_d1__U3.out","add_all__U4.in1"],
          ["add_all__U5.in0","add_all__U4.out"],
          ["const_term.out","add_all__U5.in1"],
          ["self.out","add_all__U5.out"],
          ["mul_d0__U2.in0","coeff_0.out"],
          ["mul_d1__U3.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U2.in1"],
          ["self.d.1","mul_d1__U3.in1"]
        ]
      },
      "aff__U13":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U16":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U17":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mul_d0__U14":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U15":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U14.out","add_all__U16.in0"],
          ["mul_d1__U15.out","add_all__U16.in1"],
          ["add_all__U17.in0","add_all__U16.out"],
          ["const_term.out","add_all__U17.in1"],
          ["self.out","add_all__U17.out"],
          ["mul_d0__U14.in0","coeff_0.out"],
          ["mul_d1__U15.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U14.in1"],
          ["self.d.1","mul_d1__U15.in1"]
        ]
      },
      "aff__U26":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U29":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U30":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0041"]}
          },
          "mul_d0__U27":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U28":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U27.out","add_all__U29.in0"],
          ["mul_d1__U28.out","add_all__U29.in1"],
          ["add_all__U30.in0","add_all__U29.out"],
          ["const_term.out","add_all__U30.in1"],
          ["self.out","add_all__U30.out"],
          ["mul_d0__U27.in0","coeff_0.out"],
          ["mul_d1__U28.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U27.in1"],
          ["self.d.1","mul_d1__U28.in1"]
        ]
      },
      "aff__U39":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U42":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U43":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0043"]}
          },
          "mul_d0__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U41":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U40.out","add_all__U42.in0"],
          ["mul_d1__U41.out","add_all__U42.in1"],
          ["add_all__U43.in0","add_all__U42.out"],
          ["const_term.out","add_all__U43.in1"],
          ["self.out","add_all__U43.out"],
          ["mul_d0__U40.in0","coeff_0.out"],
          ["mul_d1__U41.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U40.in1"],
          ["self.d.1","mul_d1__U41.in1"]
        ]
      },
      "aff__U51":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U54":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U55":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U52":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U53":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U52.out","add_all__U54.in0"],
          ["mul_d1__U53.out","add_all__U54.in1"],
          ["add_all__U55.in0","add_all__U54.out"],
          ["const_term.out","add_all__U55.in1"],
          ["self.out","add_all__U55.out"],
          ["mul_d0__U52.in0","coeff_0.out"],
          ["mul_d1__U53.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U52.in1"],
          ["self.d.1","mul_d1__U53.in1"]
        ]
      },
      "aff__U56":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U59":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U60":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U58":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U57.out","add_all__U59.in0"],
          ["mul_d1__U58.out","add_all__U59.in1"],
          ["add_all__U60.in0","add_all__U59.out"],
          ["const_term.out","add_all__U60.in1"],
          ["self.out","add_all__U60.out"],
          ["mul_d0__U57.in0","coeff_0.out"],
          ["mul_d1__U58.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U57.in1"],
          ["self.d.1","mul_d1__U58.in1"]
        ]
      },
      "aff__U62":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U65":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U66":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U64":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U63.out","add_all__U65.in0"],
          ["mul_d1__U64.out","add_all__U65.in1"],
          ["add_all__U66.in0","add_all__U65.out"],
          ["const_term.out","add_all__U66.in1"],
          ["self.out","add_all__U66.out"],
          ["mul_d0__U63.in0","coeff_0.out"],
          ["mul_d1__U64.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U63.in1"],
          ["self.d.1","mul_d1__U64.in1"]
        ]
      },
      "aff__U67":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U70":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U71":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U68":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U69":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U68.out","add_all__U70.in0"],
          ["mul_d1__U69.out","add_all__U70.in1"],
          ["add_all__U71.in0","add_all__U70.out"],
          ["const_term.out","add_all__U71.in1"],
          ["self.out","add_all__U71.out"],
          ["mul_d0__U68.in0","coeff_0.out"],
          ["mul_d1__U69.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U68.in1"],
          ["self.d.1","mul_d1__U69.in1"]
        ]
      },
      "aff__U73":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U76":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U77":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U74":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U75":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U74.out","add_all__U76.in0"],
          ["mul_d1__U75.out","add_all__U76.in1"],
          ["add_all__U77.in0","add_all__U76.out"],
          ["const_term.out","add_all__U77.in1"],
          ["self.out","add_all__U77.out"],
          ["mul_d0__U74.in0","coeff_0.out"],
          ["mul_d1__U75.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U74.in1"],
          ["self.d.1","mul_d1__U75.in1"]
        ]
      },
      "aff__U78":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U81":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U79":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U79.out","add_all__U81.in0"],
          ["mul_d1__U80.out","add_all__U81.in1"],
          ["add_all__U82.in0","add_all__U81.out"],
          ["const_term.out","add_all__U82.in1"],
          ["self.out","add_all__U82.out"],
          ["mul_d0__U79.in0","coeff_0.out"],
          ["mul_d1__U80.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U79.in1"],
          ["self.d.1","mul_d1__U80.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U8":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U6.out"],
          ["d_1_inc.in1","_U6.out"],
          ["inc_time.in1","_U6.out"],
          ["cmp_time.in1","_U7.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U8.in0"],
          ["d_1_at_max.out","d_0_am__U8.in1"],
          ["d_0_next_value.sel","d_0_am__U8.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U13"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U20":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U18.out"],
          ["d_1_inc.in1","_U18.out"],
          ["inc_time.in1","_U18.out"],
          ["cmp_time.in1","_U19.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U20.in0"],
          ["d_1_at_max.out","d_0_am__U20.in1"],
          ["d_0_next_value.sel","d_0_am__U20.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U25":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U31":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U26"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U33":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U31.out"],
          ["d_1_inc.in1","_U31.out"],
          ["inc_time.in1","_U31.out"],
          ["cmp_time.in1","_U32.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U33.in0"],
          ["d_1_at_max.out","d_0_am__U33.in1"],
          ["d_0_next_value.sel","d_0_am__U33.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U38":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U44":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U39"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U46":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U44.out"],
          ["d_1_inc.in1","_U44.out"],
          ["inc_time.in1","_U44.out"],
          ["cmp_time.in1","_U45.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U46.in0"],
          ["d_1_at_max.out","d_0_am__U46.in1"],
          ["d_0_next_value.sel","d_0_am__U46.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "array_delay_U21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",2,["Array",16,"BitIn"]]],
          ["out",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U22.clk"],
          ["self.in.0","_U22.in"],
          ["self.out.0","_U22.out"],
          ["self.clk","_U23.clk"],
          ["self.in.1","_U23.in"],
          ["self.out.1","_U23.out"]
        ]
      },
      "array_delay_U34":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",2,["Array",16,"BitIn"]]],
          ["out",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U35":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U36":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U35.clk"],
          ["self.in.0","_U35.in"],
          ["self.out.0","_U35.out"],
          ["self.clk","_U36.clk"],
          ["self.in.1","_U36.in"],
          ["self.out.1","_U36.out"]
        ]
      },
      "array_delay_U47":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",2,["Array",16,"BitIn"]]],
          ["out",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U48.clk"],
          ["self.in.0","_U48.in"],
          ["self.out.0","_U48.out"],
          ["self.clk","_U49.clk"],
          ["self.in.1","_U49.in"],
          ["self.out.1","_U49.out"]
        ]
      },
      "array_delay_U9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",2,["Array",16,"BitIn"]]],
          ["out",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U10.clk"],
          ["self.in.0","_U10.in"],
          ["self.out.0","_U10.out"],
          ["self.clk","_U11.clk"],
          ["self.in.1","_U11.in"],
          ["self.out.1","_U11.out"]
        ]
      },
      "conv_stencil_hcompute_conv_stencil_1_3_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7"],
          ["self.valid","self.en"]
        ]
      },
      "conv_stencil_hcompute_hw_output_stencil_7_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7",["Array",16,"BitIn"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7"]
        ]
      },
      "conv_stencil_init_hcompute_conv_stencil_1_4_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4",["Array",16,"BitIn"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4"]
        ]
      },
      "conv_stencil_init_hcompute_conv_stencil_2_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4"],
          ["self.valid","self.en"]
        ]
      },
      "conv_stencil_init_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hcompute_conv_stencil_1_read_ren","BitIn"],
          ["hcompute_conv_stencil_1_read_ctrl_vars",["Array",2,["Array",16,"BitIn"]]],
          ["hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["hcompute_conv_stencil_write_wen","BitIn"],
          ["hcompute_conv_stencil_write_ctrl_vars",["Array",2,["Array",16,"BitIn"]]],
          ["hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "conv_stencil_init_hcompute_conv_stencil_1_4_select":{
            "modref":"global.conv_stencil_init_hcompute_conv_stencil_1_4_select"
          },
          "conv_stencil_init_hcompute_conv_stencil_2_broadcast":{
            "modref":"global.conv_stencil_init_hcompute_conv_stencil_2_broadcast"
          },
          "conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4":{
            "modref":"global.ram__U61"
          },
          "conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4_read_addrgen":{
            "modref":"global.aff__U62"
          },
          "conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4_write_addrgen":{
            "modref":"global.aff__U67"
          }
        },
        "connections":[
          ["self.clk","conv_stencil_init_hcompute_conv_stencil_1_4_select.clk"],
          ["conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4.rdata","conv_stencil_init_hcompute_conv_stencil_1_4_select.conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4"],
          ["self.hcompute_conv_stencil_1_read_ctrl_vars","conv_stencil_init_hcompute_conv_stencil_1_4_select.d"],
          ["self.hcompute_conv_stencil_1_read.0","conv_stencil_init_hcompute_conv_stencil_1_4_select.out"],
          ["conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4.wdata","conv_stencil_init_hcompute_conv_stencil_2_broadcast.conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4"],
          ["self.hcompute_conv_stencil_write_wen","conv_stencil_init_hcompute_conv_stencil_2_broadcast.en"],
          ["self.hcompute_conv_stencil_write.0","conv_stencil_init_hcompute_conv_stencil_2_broadcast.in"],
          ["conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4.wen","conv_stencil_init_hcompute_conv_stencil_2_broadcast.valid"],
          ["self.clk","conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4.clk"],
          ["conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4_read_addrgen.out","conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4.raddr"],
          ["self.hcompute_conv_stencil_1_read_ren","conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4.ren"],
          ["conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4_write_addrgen.out","conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4.waddr"],
          ["self.hcompute_conv_stencil_1_read_ctrl_vars","conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4_read_addrgen.d"],
          ["self.hcompute_conv_stencil_write_ctrl_vars","conv_stencil_init_hcompute_conv_stencil_2_to_conv_stencil_init_hcompute_conv_stencil_1_4_write_addrgen.d"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hcompute_conv_stencil_1_write_wen","BitIn"],
          ["hcompute_conv_stencil_1_write_ctrl_vars",["Array",2,["Array",16,"BitIn"]]],
          ["hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["hcompute_hw_output_stencil_read_ren","BitIn"],
          ["hcompute_hw_output_stencil_read_ctrl_vars",["Array",2,["Array",16,"BitIn"]]],
          ["hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "conv_stencil_hcompute_conv_stencil_1_3_broadcast":{
            "modref":"global.conv_stencil_hcompute_conv_stencil_1_3_broadcast"
          },
          "conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7":{
            "modref":"global.ram__U50"
          },
          "conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7_read_addrgen":{
            "modref":"global.aff__U51"
          },
          "conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7_write_addrgen":{
            "modref":"global.aff__U56"
          },
          "conv_stencil_hcompute_hw_output_stencil_7_select":{
            "modref":"global.conv_stencil_hcompute_hw_output_stencil_7_select"
          }
        },
        "connections":[
          ["conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7.wdata","conv_stencil_hcompute_conv_stencil_1_3_broadcast.conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7"],
          ["self.hcompute_conv_stencil_1_write_wen","conv_stencil_hcompute_conv_stencil_1_3_broadcast.en"],
          ["self.hcompute_conv_stencil_1_write.0","conv_stencil_hcompute_conv_stencil_1_3_broadcast.in"],
          ["conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7.wen","conv_stencil_hcompute_conv_stencil_1_3_broadcast.valid"],
          ["self.clk","conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7.clk"],
          ["conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7_read_addrgen.out","conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7.raddr"],
          ["conv_stencil_hcompute_hw_output_stencil_7_select.conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7","conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7.rdata"],
          ["self.hcompute_hw_output_stencil_read_ren","conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7.ren"],
          ["conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7_write_addrgen.out","conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7.waddr"],
          ["self.hcompute_hw_output_stencil_read_ctrl_vars","conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7_read_addrgen.d"],
          ["self.hcompute_conv_stencil_1_write_ctrl_vars","conv_stencil_hcompute_conv_stencil_1_3_to_conv_stencil_hcompute_hw_output_stencil_7_write_addrgen.d"],
          ["self.clk","conv_stencil_hcompute_hw_output_stencil_7_select.clk"],
          ["self.hcompute_hw_output_stencil_read_ctrl_vars","conv_stencil_hcompute_hw_output_stencil_7_select.d"],
          ["self.hcompute_hw_output_stencil_read.0","conv_stencil_hcompute_hw_output_stencil_7_select.out"]
        ]
      },
      "cu_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_init_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_init_hcompute_conv_stencil_write.0","_U24.out"]
        ]
      },
      "cu_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_init_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_copy_stencil_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U37":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.conv_stencil_init_hcompute_conv_stencil_1_read.0","add_all__U37.in0"],
          ["self.hw_input_copy_stencil_hcompute_conv_stencil_1_read.0","add_all__U37.in1"],
          ["self.conv_stencil_hcompute_conv_stencil_1_write.0","add_all__U37.out"]
        ]
      },
      "cu_hcompute_hw_input_copy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_hcompute_hw_input_copy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_copy_stencil_hcompute_hw_input_copy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_hcompute_hw_input_copy_stencil_read.0","self.hw_input_copy_stencil_hcompute_hw_input_copy_stencil_write.0"]
        ]
      },
      "cu_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_hcompute_hw_output_stencil_write.0","self.conv_stencil_hcompute_hw_output_stencil_read.0"]
        ]
      },
      "hw_input_copy_stencil_hcompute_conv_stencil_1_5_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5",["Array",16,"BitIn"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5"]
        ]
      },
      "hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5"]
        ]
      },
      "hw_input_copy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hcompute_conv_stencil_1_read_ren","BitIn"],
          ["hcompute_conv_stencil_1_read_ctrl_vars",["Array",2,["Array",16,"BitIn"]]],
          ["hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["hcompute_hw_input_copy_stencil_write_wen","BitIn"],
          ["hcompute_hw_input_copy_stencil_write_ctrl_vars",["Array",2,["Array",16,"BitIn"]]],
          ["hcompute_hw_input_copy_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "hw_input_copy_stencil_hcompute_conv_stencil_1_5_select":{
            "modref":"global.hw_input_copy_stencil_hcompute_conv_stencil_1_5_select"
          },
          "hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_broadcast":{
            "modref":"global.hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_broadcast"
          },
          "hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5":{
            "modref":"global.ram__U72"
          },
          "hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5_read_addrgen":{
            "modref":"global.aff__U73"
          },
          "hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5_write_addrgen":{
            "modref":"global.aff__U78"
          }
        },
        "connections":[
          ["self.clk","hw_input_copy_stencil_hcompute_conv_stencil_1_5_select.clk"],
          ["self.hcompute_conv_stencil_1_read_ctrl_vars","hw_input_copy_stencil_hcompute_conv_stencil_1_5_select.d"],
          ["hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5.rdata","hw_input_copy_stencil_hcompute_conv_stencil_1_5_select.hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5"],
          ["self.hcompute_conv_stencil_1_read.0","hw_input_copy_stencil_hcompute_conv_stencil_1_5_select.out"],
          ["self.hcompute_hw_input_copy_stencil_write_wen","hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_broadcast.en"],
          ["hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5.wdata","hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5"],
          ["self.hcompute_hw_input_copy_stencil_write.0","hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_broadcast.in"],
          ["hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5.wen","hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["self.clk","hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5.clk"],
          ["hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5_read_addrgen.out","hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5.raddr"],
          ["self.hcompute_conv_stencil_1_read_ren","hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5.ren"],
          ["hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5_write_addrgen.out","hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5.waddr"],
          ["self.hcompute_conv_stencil_1_read_ctrl_vars","hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5_read_addrgen.d"],
          ["self.hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_hcompute_conv_stencil_1_5_write_addrgen.d"]
        ]
      },
      "mini_conv_halide_fixed":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_hcompute_hw_input_copy_stencil_read_valid","Bit"],
          ["hw_input_stencil_hcompute_hw_input_copy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U83":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "conv_stencil_init":{
            "modref":"global.conv_stencil_init_ub"
          },
          "hcompute_conv_stencil":{
            "modref":"global.cu_hcompute_conv_stencil"
          },
          "hcompute_conv_stencil_1":{
            "modref":"global.cu_hcompute_conv_stencil_1"
          },
          "hcompute_conv_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U25"
          },
          "hcompute_conv_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "hcompute_conv_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U34"
          },
          "hcompute_conv_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U12"
          },
          "hcompute_conv_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "hcompute_conv_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U21"
          },
          "hcompute_hw_input_copy_stencil":{
            "modref":"global.cu_hcompute_hw_input_copy_stencil"
          },
          "hcompute_hw_input_copy_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hcompute_hw_input_copy_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "hcompute_hw_input_copy_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "hcompute_hw_input_copy_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "hcompute_hw_input_copy_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U9"
          },
          "hcompute_hw_output_stencil":{
            "modref":"global.cu_hcompute_hw_output_stencil"
          },
          "hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U38"
          },
          "hcompute_hw_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "hcompute_hw_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U47"
          },
          "hw_input_copy_stencil":{
            "modref":"global.hw_input_copy_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U83.clk"],
          ["self.hw_input_stencil_hcompute_hw_input_copy_stencil_read.0","_U83.in"],
          ["hcompute_hw_input_copy_stencil.hw_input_stencil_hcompute_hw_input_copy_stencil_read.0","_U83.out"],
          ["self.clk","conv_stencil.clk"],
          ["hcompute_conv_stencil_1.conv_stencil_hcompute_conv_stencil_1_write","conv_stencil.hcompute_conv_stencil_1_write"],
          ["hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.hcompute_conv_stencil_1_write_ctrl_vars"],
          ["hcompute_conv_stencil_1_write_start.out","conv_stencil.hcompute_conv_stencil_1_write_wen"],
          ["hcompute_hw_output_stencil.conv_stencil_hcompute_hw_output_stencil_read","conv_stencil.hcompute_hw_output_stencil_read"],
          ["hcompute_hw_output_stencil_port_controller.d","conv_stencil.hcompute_hw_output_stencil_read_ctrl_vars"],
          ["hcompute_hw_output_stencil_read_start.out","conv_stencil.hcompute_hw_output_stencil_read_ren"],
          ["self.clk","conv_stencil_init.clk"],
          ["hcompute_conv_stencil_1.conv_stencil_init_hcompute_conv_stencil_1_read","conv_stencil_init.hcompute_conv_stencil_1_read"],
          ["hcompute_conv_stencil_1_port_controller.d","conv_stencil_init.hcompute_conv_stencil_1_read_ctrl_vars"],
          ["hcompute_conv_stencil_1_read_start.out","conv_stencil_init.hcompute_conv_stencil_1_read_ren"],
          ["hcompute_conv_stencil.conv_stencil_init_hcompute_conv_stencil_write","conv_stencil_init.hcompute_conv_stencil_write"],
          ["hcompute_conv_stencil_write_start_control_vars.out","conv_stencil_init.hcompute_conv_stencil_write_ctrl_vars"],
          ["hcompute_conv_stencil_write_start.out","conv_stencil_init.hcompute_conv_stencil_write_wen"],
          ["self.clk","hcompute_conv_stencil.clk"],
          ["self.clk","hcompute_conv_stencil_1.clk"],
          ["hw_input_copy_stencil.hcompute_conv_stencil_1_read","hcompute_conv_stencil_1.hw_input_copy_stencil_hcompute_conv_stencil_1_read"],
          ["self.clk","hcompute_conv_stencil_1_exe_start.clk"],
          ["hcompute_conv_stencil_1_port_controller.valid","hcompute_conv_stencil_1_exe_start.in"],
          ["hcompute_conv_stencil_1_write_start.in","hcompute_conv_stencil_1_exe_start.out"],
          ["self.clk","hcompute_conv_stencil_1_port_controller.clk"],
          ["hcompute_conv_stencil_1_write_start_control_vars.in","hcompute_conv_stencil_1_port_controller.d"],
          ["hw_input_copy_stencil.hcompute_conv_stencil_1_read_ctrl_vars","hcompute_conv_stencil_1_port_controller.d"],
          ["hcompute_conv_stencil_1_read_start.in","hcompute_conv_stencil_1_port_controller.valid"],
          ["hw_input_copy_stencil.hcompute_conv_stencil_1_read_ren","hcompute_conv_stencil_1_read_start.out"],
          ["self.clk","hcompute_conv_stencil_1_write_start_control_vars.clk"],
          ["self.clk","hcompute_conv_stencil_exe_start.clk"],
          ["hcompute_conv_stencil_port_controller.valid","hcompute_conv_stencil_exe_start.in"],
          ["hcompute_conv_stencil_write_start.in","hcompute_conv_stencil_exe_start.out"],
          ["self.clk","hcompute_conv_stencil_port_controller.clk"],
          ["hcompute_conv_stencil_write_start_control_vars.in","hcompute_conv_stencil_port_controller.d"],
          ["hcompute_conv_stencil_read_start.in","hcompute_conv_stencil_port_controller.valid"],
          ["self.clk","hcompute_conv_stencil_write_start_control_vars.clk"],
          ["self.clk","hcompute_hw_input_copy_stencil.clk"],
          ["hw_input_copy_stencil.hcompute_hw_input_copy_stencil_write","hcompute_hw_input_copy_stencil.hw_input_copy_stencil_hcompute_hw_input_copy_stencil_write"],
          ["self.clk","hcompute_hw_input_copy_stencil_exe_start.clk"],
          ["hcompute_hw_input_copy_stencil_port_controller.valid","hcompute_hw_input_copy_stencil_exe_start.in"],
          ["hcompute_hw_input_copy_stencil_write_start.in","hcompute_hw_input_copy_stencil_exe_start.out"],
          ["self.clk","hcompute_hw_input_copy_stencil_port_controller.clk"],
          ["hcompute_hw_input_copy_stencil_write_start_control_vars.in","hcompute_hw_input_copy_stencil_port_controller.d"],
          ["hcompute_hw_input_copy_stencil_read_start.in","hcompute_hw_input_copy_stencil_port_controller.valid"],
          ["self.hw_input_stencil_hcompute_hw_input_copy_stencil_read_valid","hcompute_hw_input_copy_stencil_read_start.out"],
          ["hw_input_copy_stencil.hcompute_hw_input_copy_stencil_write_wen","hcompute_hw_input_copy_stencil_write_start.out"],
          ["self.clk","hcompute_hw_input_copy_stencil_write_start_control_vars.clk"],
          ["hw_input_copy_stencil.hcompute_hw_input_copy_stencil_write_ctrl_vars","hcompute_hw_input_copy_stencil_write_start_control_vars.out"],
          ["self.clk","hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_hcompute_hw_output_stencil_write","hcompute_hw_output_stencil.hw_output_stencil_hcompute_hw_output_stencil_write"],
          ["self.clk","hcompute_hw_output_stencil_exe_start.clk"],
          ["hcompute_hw_output_stencil_port_controller.valid","hcompute_hw_output_stencil_exe_start.in"],
          ["hcompute_hw_output_stencil_write_start.in","hcompute_hw_output_stencil_exe_start.out"],
          ["self.clk","hcompute_hw_output_stencil_port_controller.clk"],
          ["hcompute_hw_output_stencil_write_start_control_vars.in","hcompute_hw_output_stencil_port_controller.d"],
          ["hcompute_hw_output_stencil_read_start.in","hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_hcompute_hw_output_stencil_write_en","hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","hcompute_hw_output_stencil_write_start_control_vars.clk"],
          ["self.clk","hw_input_copy_stencil.clk"]
        ]
      },
      "ram__U50":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",62], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",6], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",6], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U61":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",62], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",6], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",6], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U72":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",64], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",6], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",6], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      }
    }
  }
}
}
