/* SPDX-License-Identifier: GPL-2.0+
 *
 *  Copyright 2022 Broadcom Ltd.
 */

#ifndef _68880_DDR_H
#define _68880_DDR_H

#define MEMC_BASE        0x80040000
#define PHY_BASE         0x80060000


#define mc2_glb_acc                              0x00000000 
#define mc2_glb_vers                             0x00000004 
#define mc2_glb_gcfg                             0x00000008 
#define mc2_glb_auto_self_refresh                0x0000000c 
#define mc2_glb_pwr_mgr                          0x00000010 
#define mc2_glb_pwr_mgr_status                   0x00000014 
#define mc2_glb_clk_ctrl                         0x00000018 



#define mc2_axi_acc                              0x00000040 
#define mc2_axi_ver                              0x00000044 
#define mc2_axi_CFG                              0x00000048 
#define mc2_axi_REP_ARB_MODE                     0x0000004c 
#define mc2_axi_queue_cfg                        0x00000050 
#define mc2_axi_queue_size0                      0x00000054 
#define mc2_axi_queue_size1                      0x00000058 
#define mc2_axi_queue_map0                       0x0000005c 
#define mc2_axi_SCRATCH                          0x00000060 
#define mc2_axi_AXI_DEBUG_0_0                    0x00000064 
#define mc2_axi_AXI_DEBUG_1_0                    0x00000068 
#define mc2_axi_AXI_DEBUG_MISC                   0x0000006c 
#define mc2_axi_AXI_DEBUG_WBF_ID                 0x00000070 



#define mc2_misc_acc                             0x00000200 
#define mc2_misc_ver                             0x00000204 
#define mc2_misc_cfg                             0x00000208 
#define mc2_misc_vq_cfg                          0x0000020c 
#define mc2_misc_edis_addr_rand                  0x00000210 
#define mc2_misc_misc_dbg                        0x00000214 
#define mc2_misc_wbfid_bkdr_cmd                  0x00000218 
#define mc2_misc_misc_indir_cmd                  0x0000021c 
#define mc2_misc_misc_indir_addr_hi              0x00000220 
#define mc2_misc_misc_indir_addr_lo              0x00000224 
#define mc2_misc_misc_indir_data                 0x00000228 
#define mc2_misc_misc_indir_status               0x0000022c 



#define mc2_afx_acc                              0x00000300 
#define mc2_afx_ver                              0x00000304 
#define mc2_afx_sram_match_cfg_sram_start_addr_hi 0x00000310 
#define mc2_afx_sram_match_cfg_sram_start_addr_lo 0x00000314 
#define mc2_afx_sram_match_cfg_sram_end_addr_hi  0x00000318 
#define mc2_afx_sram_match_cfg_sram_end_addr_lo  0x0000031c 
#define mc2_afx_addr_fltr_cfg0_start_addr_hi     0x00000320 
#define mc2_afx_addr_fltr_cfg0_start_addr_lo     0x00000324 
#define mc2_afx_addr_fltr_cfg0_end_addr_hi       0x00000328 
#define mc2_afx_addr_fltr_cfg0_end_addr_lo       0x0000032c 
#define mc2_afx_addr_fltr_cfg1_start_addr_hi     0x00000330 
#define mc2_afx_addr_fltr_cfg1_start_addr_lo     0x00000334 
#define mc2_afx_addr_fltr_cfg1_end_addr_hi       0x00000338 
#define mc2_afx_addr_fltr_cfg1_end_addr_lo       0x0000033c 
#define mc2_afx_addr_fltr_cfg2_start_addr_hi     0x00000340 
#define mc2_afx_addr_fltr_cfg2_start_addr_lo     0x00000344 
#define mc2_afx_addr_fltr_cfg2_end_addr_hi       0x00000348 
#define mc2_afx_addr_fltr_cfg2_end_addr_lo       0x0000034c 
#define mc2_afx_addr_fltr_cfg3_start_addr_hi     0x00000350 
#define mc2_afx_addr_fltr_cfg3_start_addr_lo     0x00000354 
#define mc2_afx_addr_fltr_cfg3_end_addr_hi       0x00000358 
#define mc2_afx_addr_fltr_cfg3_end_addr_lo       0x0000035c 
#define mc2_afx_srcid_fltr_cfg0_srcid            0x00000360 
#define mc2_afx_srcid_fltr_cfg1_srcid            0x00000364 
#define mc2_afx_srcid_fltr_cfg2_srcid            0x00000368 
#define mc2_afx_srcid_fltr_cfg3_srcid            0x0000036c 
#define mc2_afx_row_xtr_cfg_row_19_16            0x00000380 
#define mc2_afx_row_xtr_cfg_row_15_12            0x00000384 
#define mc2_afx_row_xtr_cfg_row_11_8             0x00000388 
#define mc2_afx_row_xtr_cfg_row_7_4              0x0000038c 
#define mc2_afx_row_xtr_cfg_row_3_0              0x00000390 
#define mc2_afx_bg_xtr_cfg_bg_3_0                0x000003a0 
#define mc2_afx_bk_xtr_cfg_bk_3_0                0x000003a4 
#define mc2_afx_col_xtr_cfg_col_cfg              0x000003a8 
#define mc2_afx_cs_xtr_cfg_cs_3_0                0x000003b4 
#define mc2_afx_chn_xtr_cfg_chn_bit              0x000003b8 
#define mc2_afx_ddr_sz_chk                       0x000003bc 



#define mc2_rlt_acc                              0x00000600 
#define mc2_rlt_vers                             0x00000604 
#define mc2_rlt_rlt_cfg                          0x00000608 
#define mc2_rlt_rate_limiter0_cfg_0              0x00000610 
#define mc2_rlt_rate_limiter0_cfg_1              0x00000614 
#define mc2_rlt_rate_limiter1_cfg_0              0x00000618 
#define mc2_rlt_rate_limiter1_cfg_1              0x0000061c 
#define mc2_rlt_rate_limiter2_cfg_0              0x00000620 
#define mc2_rlt_rate_limiter2_cfg_1              0x00000624 
#define mc2_rlt_rate_limiter3_cfg_0              0x00000628 
#define mc2_rlt_rate_limiter3_cfg_1              0x0000062c 
#define mc2_rlt_rate_limiter4_cfg_0              0x00000630 
#define mc2_rlt_rate_limiter4_cfg_1              0x00000634 
#define mc2_rlt_rate_limiter5_cfg_0              0x00000638 
#define mc2_rlt_rate_limiter5_cfg_1              0x0000063c 
#define mc2_rlt_monitor0_mon_0                   0x00000690 
#define mc2_rlt_monitor0_mon_1                   0x00000694 
#define mc2_rlt_monitor1_mon_0                   0x00000698 
#define mc2_rlt_monitor1_mon_1                   0x0000069c 
#define mc2_rlt_monitor2_mon_0                   0x000006a0 
#define mc2_rlt_monitor2_mon_1                   0x000006a4 
#define mc2_rlt_monitor3_mon_0                   0x000006a8 
#define mc2_rlt_monitor3_mon_1                   0x000006ac 
#define mc2_rlt_monitor4_mon_0                   0x000006b0 
#define mc2_rlt_monitor4_mon_1                   0x000006b4 
#define mc2_rlt_monitor5_mon_0                   0x000006b8 
#define mc2_rlt_monitor5_mon_1                   0x000006bc 



#define mc2_chn_ddr_acc                          0x00000900 
#define mc2_chn_ddr_ver                          0x00000904 
#define mc2_chn_ddr_chn_arb_cfg                  0x00000908 
#define mc2_chn_ddr_chn_arb_param                0x0000090c 
#define mc2_chn_ddr_chn_arb_param1               0x00000910 
#define mc2_chn_ddr_chn_arb_param2               0x00000914 
#define mc2_chn_ddr_chn_arb_param4               0x0000091c 
#define mc2_chn_ddr_chn_arb_dbg                  0x00000920 
#define mc2_chn_ddr_chn_sch_cfg                  0x00000928 
#define mc2_chn_ddr_phy_st                       0x0000093c 
#define mc2_chn_ddr_dram_cfg                     0x00000940 
#define mc2_chn_ddr_dcmd                         0x00000944 
#define mc2_chn_ddr_dmode_0                      0x00000948 
#define mc2_chn_ddr_dmode_2                      0x0000094c 
#define mc2_chn_ddr_odt                          0x00000950 
#define mc2_chn_ddr_ddr_param_cmd0               0x00000954 
#define mc2_chn_ddr_ddr_param_cmd1               0x00000958 
#define mc2_chn_ddr_ddr_param_cmd2               0x0000095c 
#define mc2_chn_ddr_ddr_param_cmd3               0x00000960 
#define mc2_chn_ddr_ddr_param_dat0               0x00000964 
#define mc2_chn_ddr_ddr_param_dat1               0x00000968 
#define mc2_chn_ddr_ddr_param_dat2               0x0000096c 
#define mc2_chn_ddr_ddr_param_pre0               0x00000970 
#define mc2_chn_ddr_ddr_param_pwr0               0x00000974 
#define mc2_chn_ddr_ddr_param_zqc0               0x00000978 
#define mc2_chn_ddr_refresh_aref0                0x0000097c 
#define mc2_chn_ddr_refresh_aref1                0x00000980 
#define mc2_chn_ddr_refresh_aref2                0x00000984 
#define mc2_chn_ddr_refresh_rfm                  0x00000988 
#define mc2_chn_ddr_auto_self_refresh            0x0000098c 
#define mc2_chn_ddr_auto_zqcs                    0x00000998 
#define mc2_chn_ddr_dfi_error                    0x000009a4 



#define mc2_chn_sram_acc                         0x00000a00 
#define mc2_chn_sram_ver                         0x00000a04 
#define mc2_chn_sram_ind_ctrl                    0x00000a08 
#define mc2_chn_sram_init                        0x00000a0c 
#define mc2_chn_sram_ind_data0                   0x00000a10 
#define mc2_chn_sram_ind_data1                   0x00000a14 
#define mc2_chn_sram_ind_data2                   0x00000a18 
#define mc2_chn_sram_ind_data3                   0x00000a1c 
#define mc2_chn_sram_wr_cmd_cnt                  0x00000a20 
#define mc2_chn_sram_rd_cmd_cnt                  0x00000a24 
#define mc2_chn_sram_cap_0_cnt                   0x00000a28 
#define mc2_chn_sram_cap_1_cnt                   0x00000a2c 



#define mc2_sta_acc                              0x00000c00 
#define mc2_sta_ver                              0x00000c04 
#define mc2_sta_ctrl                             0x00000c08 
#define mc2_sta_timer_cfg                        0x00000c0c 
#define mc2_sta_timer_count                      0x00000c10 
#define mc2_sta_vq_filter                        0x00000c20 
#define mc2_sta_vq_count                         0x00000c24 
#define mc2_sta_green_gnt                        0x00000c28 
#define mc2_sta_yellow_gnt                       0x00000c2c 
#define mc2_sta_red_block                        0x00000c30 
#define mc2_sta_reuse_gnt                        0x00000c34 
#define mc2_sta_total_packet                     0x00000c40 
#define mc2_sta_total_bytes                      0x00000c44 
#define mc2_sta_total_read_packet                0x00000c48 
#define mc2_sta_total_read_bytes                 0x00000c4c 
#define mc2_sta_total_latency                    0x00000c50 
#define mc2_sta_max_latency                      0x00000c54 
#define mc2_sta_filter_cfg_0                     0x00000c60 
#define mc2_sta_prog0_packet                     0x00000c64 
#define mc2_sta_prog0_bytes                      0x00000c68 
#define mc2_sta_prog0_read_packet                0x00000c6c 
#define mc2_sta_prog0_read_bytes                 0x00000c70 
#define mc2_sta_prog0_latency                    0x00000c74 
#define mc2_sta_prog0_max_latency                0x00000c78 
#define mc2_sta_filter_cfg_1                     0x00000c80 
#define mc2_sta_prog1_packet                     0x00000c84 
#define mc2_sta_prog1_bytes                      0x00000c88 
#define mc2_sta_prog1_read_packet                0x00000c8c 
#define mc2_sta_prog1_read_bytes                 0x00000c90 
#define mc2_sta_prog1_latency                    0x00000c94 
#define mc2_sta_prog1_max_latency                0x00000c98 
#define mc2_sta_filter_cfg_2                     0x00000c9c 
#define mc2_sta_prog2_packet                     0x00000ca0 
#define mc2_sta_prog2_bytes                      0x00000ca4 
#define mc2_sta_prog2_read_packet                0x00000ca8 
#define mc2_sta_prog2_read_bytes                 0x00000cac 
#define mc2_sta_prog2_latency                    0x00000cb0 
#define mc2_sta_filter_cfg_3                     0x00000cb4 
#define mc2_sta_prog3_packet                     0x00000cb8 
#define mc2_sta_prog3_bytes                      0x00000cbc 
#define mc2_sta_prog3_read_packet                0x00000cc0 
#define mc2_sta_prog3_read_bytes                 0x00000cc4 
#define mc2_sta_prog3_latency                    0x00000cc8 
#define mc2_sta_chn0_total_ddr_cmd               0x00000cd0 
#define mc2_sta_chn0_total_ddr_mwr               0x00000cd4 
#define mc2_sta_chn0_total_ddr_act               0x00000cd8 
#define mc2_sta_chn0_total_ddr_pre               0x00000cdc 
#define mc2_sta_chn0_total_ddr_switch            0x00000ce0 
#define mc2_sta_chn0_total_self_ref              0x00000ce4 
#define mc2_sta_chn0_total_act_ref               0x00000ce8 
#define mc2_sta_chn1_total_ddr_cmd               0x00000cf0 
#define mc2_sta_chn1_total_ddr_mwr               0x00000cf4 
#define mc2_sta_chn1_total_ddr_act               0x00000cf8 
#define mc2_sta_chn1_total_ddr_pre               0x00000cfc 
#define mc2_sta_chn1_total_ddr_switch            0x00000d00 
#define mc2_sta_chn1_total_self_ref              0x00000d04 
#define mc2_sta_chn1_total_act_ref               0x00000d08 
#define mc2_sta_evt_counter_sel                  0x00000d0c 
#define mc2_sta_evt_counter                      0x00000d10 



#define mc2_intr_CPU_STATUS                      0x00000e00 
#define mc2_intr_CPU_SET                         0x00000e04 
#define mc2_intr_CPU_CLEAR                       0x00000e08 
#define mc2_intr_CPU_MASK_STATUS                 0x00000e0c 
#define mc2_intr_CPU_MASK_SET                    0x00000e10 
#define mc2_intr_CPU_MASK_CLEAR                  0x00000e14 



#define mc2_sec_intr_CPU_STATUS                  0x00000e20 
#define mc2_sec_intr_CPU_SET                     0x00000e24 
#define mc2_sec_intr_CPU_CLEAR                   0x00000e28 
#define mc2_sec_intr_CPU_MASK_STATUS             0x00000e2c 
#define mc2_sec_intr_CPU_MASK_SET                0x00000e30 
#define mc2_sec_intr_CPU_MASK_CLEAR              0x00000e34 



#define mc2_wbf_acc                              0x00000e80 
#define mc2_wbf_ver                              0x00000e84 
#define mc2_wbf_pri_cfg                          0x00000e88 
#define mc2_wbf_sta                              0x00000e8c 
#define mc2_wbf_bkdr_bkdr_cmd                    0x00000e90 
#define mc2_wbf_bkdr_bkdr_data0                  0x00000e94 
#define mc2_wbf_bkdr_bkdr_data1                  0x00000e98 
#define mc2_wbf_bkdr_bkdr_data2                  0x00000e9c 
#define mc2_wbf_bkdr_bkdr_data3                  0x00000ea0 
#define mc2_wbf_bkdr_bkdr_data4                  0x00000ea4 
#define mc2_wbf_bkdr_bkdr_data5                  0x00000ea8 
#define mc2_wbf_bkdr_bkdr_data6                  0x00000eac 
#define mc2_wbf_bkdr_bkdr_data7                  0x00000eb0 
#define mc2_wbf_id_bkdr_id_cmd                   0x00000ec0 
#define mc2_wbf_id_bkdr_id_data                  0x00000ec4 
#define mc2_wbf_id_bkdr_id_data2                 0x00000ec8 



#define mc2_rmx_acc                              0x00000ed0 
#define mc2_rmx_ver                              0x00000ed4 
#define mc2_rmx_pri_cfg                          0x00000ed8 



#define mc2_cap_acc                              0x00000f00 
#define mc2_cap_ver                              0x00000f04 
#define mc2_cap_timers0_tmr_cfg                  0x00000f08 
#define mc2_cap_timers0_tmr_state                0x00000f0c 
#define mc2_cap_timers1_tmr_cfg                  0x00000f10 
#define mc2_cap_timers1_tmr_state                0x00000f14 
#define mc2_cap_ifm_fltr                         0x00000f18 
#define mc2_cap_chn_fltr                         0x00000f1c 
#define mc2_cap_vq_fltr_vq_fltr_0                0x00000f20 
#define mc2_cap_vq_fltr_vq_fltr_1                0x00000f24 
#define mc2_cap_cmd_fltr                         0x00000f2c 
#define mc2_cap_triggers0_trig_op                0x00000f30 
#define mc2_cap_triggers0_trig_l                 0x00000f34 
#define mc2_cap_triggers0_trig_r                 0x00000f38 
#define mc2_cap_triggers1_trig_op                0x00000f3c 
#define mc2_cap_triggers1_trig_l                 0x00000f40 
#define mc2_cap_triggers1_trig_r                 0x00000f44 
#define mc2_cap_triggers2_trig_op                0x00000f48 
#define mc2_cap_triggers2_trig_l                 0x00000f4c 
#define mc2_cap_triggers2_trig_r                 0x00000f50 
#define mc2_cap_triggers3_trig_op                0x00000f54 
#define mc2_cap_triggers3_trig_l                 0x00000f58 
#define mc2_cap_triggers3_trig_r                 0x00000f5c 
#define mc2_cap_sequences0_cfg                   0x00000f80 
#define mc2_cap_sequences0_state                 0x00000f84 
#define mc2_cap_sequences1_cfg                   0x00000f88 
#define mc2_cap_sequences1_state                 0x00000f8c 
#define mc2_cap_sequences2_cfg                   0x00000f90 
#define mc2_cap_sequences2_state                 0x00000f94 
#define mc2_cap_sequences3_cfg                   0x00000f98 
#define mc2_cap_sequences3_state                 0x00000f9c 
#define mc2_cap_cfg_cfg_mode                     0x00000fa0 
#define mc2_cap_cfg_start_addr_hi                0x00000fa4 
#define mc2_cap_cfg_start_addr_lo                0x00000fa8 
#define mc2_cap_cfg_end_addr_hi                  0x00000fac 
#define mc2_cap_cfg_end_addr_lo                  0x00000fb0 
#define mc2_cap_cap_int                          0x00000fb4 
#define mc2_cap_cap_fltr                         0x00000fb8 
#define mc2_cap_cap_last_addr                    0x00000fbc 
#define mc2_cap_cap_cfg_mode                     0x00000fc0 
#define mc2_cap_cap_trig_tstmp                   0x00000fc4 



#define mc2_edis_REV_ID                          0x00001000 
#define mc2_edis_CTRL_TRIG                       0x00001004 
#define mc2_edis_CTRL_MODE                       0x00001008 
#define mc2_edis_CTRL_SIZE                       0x0000100c 
#define mc2_edis_CTRL_ADDR_START                 0x00001010 
#define mc2_edis_CTRL_ADDR_START_EXT             0x00001014 
#define mc2_edis_CTRL_ADDR_END                   0x00001018 
#define mc2_edis_CTRL_ADDR_END_EXT               0x0000101c 
#define mc2_edis_CTRL_WRITE_MASKS                0x00001020 
#define mc2_edis_CTRL_WRITE_MASKS_HI             0x00001024 
#define mc2_edis_CTRL_WRITE_MASKS_EX             0x00001028 
#define mc2_edis_CTRL_THROTTLE                   0x0000102c 
#define mc2_edis_STAT_MAIN                       0x00001040 
#define mc2_edis_STAT_WORDS_WRITTEN              0x00001044 
#define mc2_edis_STAT_WORDS_READ                 0x00001048 
#define mc2_edis_STAT_ERROR_COUNT                0x0000104c 
#define mc2_edis_STAT_ERROR_BITS                 0x00001050 
#define mc2_edis_STAT_ERROR_BITS_HI              0x00001054 
#define mc2_edis_STAT_ERROR_BITS_EX              0x00001058 
#define mc2_edis_STAT_ADDR_LAST                  0x0000105c 
#define mc2_edis_STAT_ADDR_LAST_EXT              0x00001060 
#define mc2_edis_STAT_CLOCK_CYCLES               0x00001064 
#define mc2_edis_STAT_DATA_PORT                  0x00001068 
#define mc2_edis_STAT_DEBUG                      0x0000106c 
#define mc2_edis_GEN_LFSR_STATE_0                0x000010c0 
#define mc2_edis_GEN_LFSR_STATE_1                0x000010c4 
#define mc2_edis_GEN_LFSR_STATE_2                0x000010c8 
#define mc2_edis_GEN_LFSR_STATE_3                0x000010cc 
#define mc2_edis_GEN_CLOCK                       0x000010d0 
#define mc2_edis_GEN_PATTERN                     0x000010d4 
#define mc2_edis_BYTELANE_0_CTRL_LO              0x00001100 
#define mc2_edis_BYTELANE_0_CTRL_HI              0x00001104 
#define mc2_edis_BYTELANE_1_CTRL_LO              0x00001108 
#define mc2_edis_BYTELANE_1_CTRL_HI              0x0000110c 
#define mc2_edis_BYTELANE_2_CTRL_LO              0x00001110 
#define mc2_edis_BYTELANE_2_CTRL_HI              0x00001114 
#define mc2_edis_BYTELANE_3_CTRL_LO              0x00001118 
#define mc2_edis_BYTELANE_3_CTRL_HI              0x0000111c 
#define mc2_edis_BYTELANE_4_CTRL_LO              0x00001120 
#define mc2_edis_BYTELANE_4_CTRL_HI              0x00001124 
#define mc2_edis_BYTELANE_5_CTRL_LO              0x00001128 
#define mc2_edis_BYTELANE_5_CTRL_HI              0x0000112c 
#define mc2_edis_BYTELANE_6_CTRL_LO              0x00001130 
#define mc2_edis_BYTELANE_6_CTRL_HI              0x00001134 
#define mc2_edis_BYTELANE_7_CTRL_LO              0x00001138 
#define mc2_edis_BYTELANE_7_CTRL_HI              0x0000113c 
#define mc2_edis_BYTELANE_8_CTRL_LO              0x00001140 
#define mc2_edis_BYTELANE_8_CTRL_HI              0x00001144 
#define mc2_edis_BYTELANE_0_STAT_LO              0x00001180 
#define mc2_edis_BYTELANE_0_STAT_HI              0x00001184 
#define mc2_edis_BYTELANE_1_STAT_LO              0x00001188 
#define mc2_edis_BYTELANE_1_STAT_HI              0x0000118c 
#define mc2_edis_BYTELANE_2_STAT_LO              0x00001190 
#define mc2_edis_BYTELANE_2_STAT_HI              0x00001194 
#define mc2_edis_BYTELANE_3_STAT_LO              0x00001198 
#define mc2_edis_BYTELANE_3_STAT_HI              0x0000119c 
#define mc2_edis_BYTELANE_4_STAT_LO              0x000011a0 
#define mc2_edis_BYTELANE_4_STAT_HI              0x000011a4 
#define mc2_edis_BYTELANE_5_STAT_LO              0x000011a8 
#define mc2_edis_BYTELANE_5_STAT_HI              0x000011ac 
#define mc2_edis_BYTELANE_6_STAT_LO              0x000011b0 
#define mc2_edis_BYTELANE_6_STAT_HI              0x000011b4 
#define mc2_edis_BYTELANE_7_STAT_LO              0x000011b8 
#define mc2_edis_BYTELANE_7_STAT_HI              0x000011bc 
#define mc2_edis_BYTELANE_8_STAT_LO              0x000011c0 
#define mc2_edis_BYTELANE_8_STAT_HI              0x000011c4 



#define mc2_scrm_acc                             0x00001800 
#define mc2_scrm_ver                             0x00001804 
#define mc2_scrm_scrm_cfg                        0x00001808 
#define mc2_scrm_scrm_region_0_start_addr_lo     0x00001810 
#define mc2_scrm_scrm_region_0_start_addr_hi     0x00001814 
#define mc2_scrm_scrm_region_0_end_addr_lo       0x00001818 
#define mc2_scrm_scrm_region_0_end_addr_hi       0x0000181c 
#define mc2_scrm_scrm_region_1_start_addr_lo     0x00001820 
#define mc2_scrm_scrm_region_1_start_addr_hi     0x00001824 
#define mc2_scrm_scrm_region_1_end_addr_lo       0x00001828 
#define mc2_scrm_scrm_region_1_end_addr_hi       0x0000182c 
#define mc2_scrm_scrm_region_2_start_addr_lo     0x00001830 
#define mc2_scrm_scrm_region_2_start_addr_hi     0x00001834 
#define mc2_scrm_scrm_region_2_end_addr_lo       0x00001838 
#define mc2_scrm_scrm_region_2_end_addr_hi       0x0000183c 
#define mc2_scrm_scrm_region_3_start_addr_lo     0x00001840 
#define mc2_scrm_scrm_region_3_start_addr_hi     0x00001844 
#define mc2_scrm_scrm_region_3_end_addr_lo       0x00001848 
#define mc2_scrm_scrm_region_3_end_addr_hi       0x0000184c 
#define mc2_scrm_scrm_region_4_start_addr_lo     0x00001850 
#define mc2_scrm_scrm_region_4_start_addr_hi     0x00001854 
#define mc2_scrm_scrm_region_4_end_addr_lo       0x00001858 
#define mc2_scrm_scrm_region_4_end_addr_hi       0x0000185c 
#define mc2_scrm_scrm_region_5_start_addr_lo     0x00001860 
#define mc2_scrm_scrm_region_5_start_addr_hi     0x00001864 
#define mc2_scrm_scrm_region_5_end_addr_lo       0x00001868 
#define mc2_scrm_scrm_region_5_end_addr_hi       0x0000186c 
#define mc2_scrm_scrm_region_6_start_addr_lo     0x00001870 
#define mc2_scrm_scrm_region_6_start_addr_hi     0x00001874 
#define mc2_scrm_scrm_region_6_end_addr_lo       0x00001878 
#define mc2_scrm_scrm_region_6_end_addr_hi       0x0000187c 
#define mc2_scrm_scrm_region_7_start_addr_lo     0x00001880 
#define mc2_scrm_scrm_region_7_start_addr_hi     0x00001884 
#define mc2_scrm_scrm_region_7_end_addr_lo       0x00001888 
#define mc2_scrm_scrm_region_7_end_addr_hi       0x0000188c 
#define mc2_scrm_scrm_region_8_start_addr_lo     0x00001890 
#define mc2_scrm_scrm_region_8_start_addr_hi     0x00001894 
#define mc2_scrm_scrm_region_8_end_addr_lo       0x00001898 
#define mc2_scrm_scrm_region_8_end_addr_hi       0x0000189c 
#define mc2_scrm_scrm_region_9_start_addr_lo     0x000018a0 
#define mc2_scrm_scrm_region_9_start_addr_hi     0x000018a4 
#define mc2_scrm_scrm_region_9_end_addr_lo       0x000018a8 
#define mc2_scrm_scrm_region_9_end_addr_hi       0x000018ac 
#define mc2_scrm_scrm_region_10_start_addr_lo    0x000018b0 
#define mc2_scrm_scrm_region_10_start_addr_hi    0x000018b4 
#define mc2_scrm_scrm_region_10_end_addr_lo      0x000018b8 
#define mc2_scrm_scrm_region_10_end_addr_hi      0x000018bc 
#define mc2_scrm_scrm_region_11_start_addr_lo    0x000018c0 
#define mc2_scrm_scrm_region_11_start_addr_hi    0x000018c4 
#define mc2_scrm_scrm_region_11_end_addr_lo      0x000018c8 
#define mc2_scrm_scrm_region_11_end_addr_hi      0x000018cc 
#define mc2_scrm_scrm_region_12_start_addr_lo    0x000018d0 
#define mc2_scrm_scrm_region_12_start_addr_hi    0x000018d4 
#define mc2_scrm_scrm_region_12_end_addr_lo      0x000018d8 
#define mc2_scrm_scrm_region_12_end_addr_hi      0x000018dc 
#define mc2_scrm_scrm_region_13_start_addr_lo    0x000018e0 
#define mc2_scrm_scrm_region_13_start_addr_hi    0x000018e4 
#define mc2_scrm_scrm_region_13_end_addr_lo      0x000018e8 
#define mc2_scrm_scrm_region_13_end_addr_hi      0x000018ec 
#define mc2_scrm_scrm_region_14_start_addr_lo    0x000018f0 
#define mc2_scrm_scrm_region_14_start_addr_hi    0x000018f4 
#define mc2_scrm_scrm_region_14_end_addr_lo      0x000018f8 
#define mc2_scrm_scrm_region_14_end_addr_hi      0x000018fc 
#define mc2_scrm_scrm_region_15_start_addr_lo    0x00001900 
#define mc2_scrm_scrm_region_15_start_addr_hi    0x00001904 
#define mc2_scrm_scrm_region_15_end_addr_lo      0x00001908 
#define mc2_scrm_scrm_region_15_end_addr_hi      0x0000190c 
#define mc2_scrm_keys_status                     0x00001910 
#define mc2_scrm_manual_keys_repopulation_trigger 0x00001914 
#define mc2_scrm_scrm_key_seed_0_0               0x00001918 
#define mc2_scrm_scrm_key_seed_0_1               0x0000191c 
#define mc2_scrm_scrm_key_seed_1_0               0x00001920 
#define mc2_scrm_scrm_key_seed_1_1               0x00001924 



#define mc2_rchk2_acc                            0x00002000 
#define mc2_rchk2_ver                            0x00002004 
#define mc2_rchk2_eng_cfg0_control               0x00002010 
#define mc2_rchk2_eng_cfg0_start_addr            0x00002014 
#define mc2_rchk2_eng_cfg0_end_addr              0x00002018 
#define mc2_rchk2_eng_cfg0_seclev_en             0x0000201c 
#define mc2_rchk2_eng_cfg0_secprot               0x00002020 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg1_control               0x00002050 
#define mc2_rchk2_eng_cfg1_start_addr            0x00002054 
#define mc2_rchk2_eng_cfg1_end_addr              0x00002058 
#define mc2_rchk2_eng_cfg1_seclev_en             0x0000205c 
#define mc2_rchk2_eng_cfg1_secprot               0x00002060 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg2_control               0x00002090 
#define mc2_rchk2_eng_cfg2_start_addr            0x00002094 
#define mc2_rchk2_eng_cfg2_end_addr              0x00002098 
#define mc2_rchk2_eng_cfg2_seclev_en             0x0000209c 
#define mc2_rchk2_eng_cfg2_secprot               0x000020a0 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg3_control               0x000020d0 
#define mc2_rchk2_eng_cfg3_start_addr            0x000020d4 
#define mc2_rchk2_eng_cfg3_end_addr              0x000020d8 
#define mc2_rchk2_eng_cfg3_seclev_en             0x000020dc 
#define mc2_rchk2_eng_cfg3_secprot               0x000020e0 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg4_control               0x00002110 
#define mc2_rchk2_eng_cfg4_start_addr            0x00002114 
#define mc2_rchk2_eng_cfg4_end_addr              0x00002118 
#define mc2_rchk2_eng_cfg4_seclev_en             0x0000211c 
#define mc2_rchk2_eng_cfg4_secprot               0x00002120 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg5_control               0x00002150 
#define mc2_rchk2_eng_cfg5_start_addr            0x00002154 
#define mc2_rchk2_eng_cfg5_end_addr              0x00002158 
#define mc2_rchk2_eng_cfg5_seclev_en             0x0000215c 
#define mc2_rchk2_eng_cfg5_secprot               0x00002160 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg6_control               0x00002190 
#define mc2_rchk2_eng_cfg6_start_addr            0x00002194 
#define mc2_rchk2_eng_cfg6_end_addr              0x00002198 
#define mc2_rchk2_eng_cfg6_seclev_en             0x0000219c 
#define mc2_rchk2_eng_cfg6_secprot               0x000021a0 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg7_control               0x000021d0 
#define mc2_rchk2_eng_cfg7_start_addr            0x000021d4 
#define mc2_rchk2_eng_cfg7_end_addr              0x000021d8 
#define mc2_rchk2_eng_cfg7_seclev_en             0x000021dc 
#define mc2_rchk2_eng_cfg7_secprot               0x000021e0 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg8_control               0x00002210 
#define mc2_rchk2_eng_cfg8_start_addr            0x00002214 
#define mc2_rchk2_eng_cfg8_end_addr              0x00002218 
#define mc2_rchk2_eng_cfg8_seclev_en             0x0000221c 
#define mc2_rchk2_eng_cfg8_secprot               0x00002220 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg9_control               0x00002250 
#define mc2_rchk2_eng_cfg9_start_addr            0x00002254 
#define mc2_rchk2_eng_cfg9_end_addr              0x00002258 
#define mc2_rchk2_eng_cfg9_seclev_en             0x0000225c 
#define mc2_rchk2_eng_cfg9_secprot               0x00002260 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg10_control              0x00002290 
#define mc2_rchk2_eng_cfg10_start_addr           0x00002294 
#define mc2_rchk2_eng_cfg10_end_addr             0x00002298 
#define mc2_rchk2_eng_cfg10_seclev_en            0x0000229c 
#define mc2_rchk2_eng_cfg10_secprot              0x000022a0 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg11_control              0x000022d0 
#define mc2_rchk2_eng_cfg11_start_addr           0x000022d4 
#define mc2_rchk2_eng_cfg11_end_addr             0x000022d8 
#define mc2_rchk2_eng_cfg11_seclev_en            0x000022dc 
#define mc2_rchk2_eng_cfg11_secprot              0x000022e0 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg12_control              0x00002310 
#define mc2_rchk2_eng_cfg12_start_addr           0x00002314 
#define mc2_rchk2_eng_cfg12_end_addr             0x00002318 
#define mc2_rchk2_eng_cfg12_seclev_en            0x0000231c 
#define mc2_rchk2_eng_cfg12_secprot              0x00002320 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg13_control              0x00002350 
#define mc2_rchk2_eng_cfg13_start_addr           0x00002354 
#define mc2_rchk2_eng_cfg13_end_addr             0x00002358 
#define mc2_rchk2_eng_cfg13_seclev_en            0x0000235c 
#define mc2_rchk2_eng_cfg13_secprot              0x00002360 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg14_control              0x00002390 
#define mc2_rchk2_eng_cfg14_start_addr           0x00002394 
#define mc2_rchk2_eng_cfg14_end_addr             0x00002398 
#define mc2_rchk2_eng_cfg14_seclev_en            0x0000239c 
#define mc2_rchk2_eng_cfg14_secprot              0x000023a0 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_eng_cfg15_control              0x000023d0 
#define mc2_rchk2_eng_cfg15_start_addr           0x000023d4 
#define mc2_rchk2_eng_cfg15_end_addr             0x000023d8 
#define mc2_rchk2_eng_cfg15_seclev_en            0x000023dc 
#define mc2_rchk2_eng_cfg15_secprot              0x000023e0 
#define mc2_rchk2_eng_cfg0_srcid_en0             0x00002030 
#define mc2_rchk2_eng_cfg0_srcid_en1             0x00002034 
#define mc2_rchk2_eng_cfg0_srcid_en2             0x00002038 
#define mc2_rchk2_eng_cfg0_srcid_en3             0x0000203c 
#define mc2_rchk2_eng_cfg0_srcid_en4             0x00002040 
#define mc2_rchk2_eng_cfg0_srcid_en5             0x00002044 
#define mc2_rchk2_eng_cfg0_srcid_en6             0x00002048 
#define mc2_rchk2_eng_cfg0_srcid_en7             0x0000204c 
#define mc2_rchk2_eng_cfg1_srcid_en0             0x00002070 
#define mc2_rchk2_eng_cfg1_srcid_en1             0x00002074 
#define mc2_rchk2_eng_cfg1_srcid_en2             0x00002078 
#define mc2_rchk2_eng_cfg1_srcid_en3             0x0000207c 
#define mc2_rchk2_eng_cfg1_srcid_en4             0x00002080 
#define mc2_rchk2_eng_cfg1_srcid_en5             0x00002084 
#define mc2_rchk2_eng_cfg1_srcid_en6             0x00002088 
#define mc2_rchk2_eng_cfg1_srcid_en7             0x0000208c 
#define mc2_rchk2_eng_cfg2_srcid_en0             0x000020b0 
#define mc2_rchk2_eng_cfg2_srcid_en1             0x000020b4 
#define mc2_rchk2_eng_cfg2_srcid_en2             0x000020b8 
#define mc2_rchk2_eng_cfg2_srcid_en3             0x000020bc 
#define mc2_rchk2_eng_cfg2_srcid_en4             0x000020c0 
#define mc2_rchk2_eng_cfg2_srcid_en5             0x000020c4 
#define mc2_rchk2_eng_cfg2_srcid_en6             0x000020c8 
#define mc2_rchk2_eng_cfg2_srcid_en7             0x000020cc 
#define mc2_rchk2_eng_cfg3_srcid_en0             0x000020f0 
#define mc2_rchk2_eng_cfg3_srcid_en1             0x000020f4 
#define mc2_rchk2_eng_cfg3_srcid_en2             0x000020f8 
#define mc2_rchk2_eng_cfg3_srcid_en3             0x000020fc 
#define mc2_rchk2_eng_cfg3_srcid_en4             0x00002100 
#define mc2_rchk2_eng_cfg3_srcid_en5             0x00002104 
#define mc2_rchk2_eng_cfg3_srcid_en6             0x00002108 
#define mc2_rchk2_eng_cfg3_srcid_en7             0x0000210c 
#define mc2_rchk2_eng_cfg4_srcid_en0             0x00002130 
#define mc2_rchk2_eng_cfg4_srcid_en1             0x00002134 
#define mc2_rchk2_eng_cfg4_srcid_en2             0x00002138 
#define mc2_rchk2_eng_cfg4_srcid_en3             0x0000213c 
#define mc2_rchk2_eng_cfg4_srcid_en4             0x00002140 
#define mc2_rchk2_eng_cfg4_srcid_en5             0x00002144 
#define mc2_rchk2_eng_cfg4_srcid_en6             0x00002148 
#define mc2_rchk2_eng_cfg4_srcid_en7             0x0000214c 
#define mc2_rchk2_eng_cfg5_srcid_en0             0x00002170 
#define mc2_rchk2_eng_cfg5_srcid_en1             0x00002174 
#define mc2_rchk2_eng_cfg5_srcid_en2             0x00002178 
#define mc2_rchk2_eng_cfg5_srcid_en3             0x0000217c 
#define mc2_rchk2_eng_cfg5_srcid_en4             0x00002180 
#define mc2_rchk2_eng_cfg5_srcid_en5             0x00002184 
#define mc2_rchk2_eng_cfg5_srcid_en6             0x00002188 
#define mc2_rchk2_eng_cfg5_srcid_en7             0x0000218c 
#define mc2_rchk2_eng_cfg6_srcid_en0             0x000021b0 
#define mc2_rchk2_eng_cfg6_srcid_en1             0x000021b4 
#define mc2_rchk2_eng_cfg6_srcid_en2             0x000021b8 
#define mc2_rchk2_eng_cfg6_srcid_en3             0x000021bc 
#define mc2_rchk2_eng_cfg6_srcid_en4             0x000021c0 
#define mc2_rchk2_eng_cfg6_srcid_en5             0x000021c4 
#define mc2_rchk2_eng_cfg6_srcid_en6             0x000021c8 
#define mc2_rchk2_eng_cfg6_srcid_en7             0x000021cc 
#define mc2_rchk2_eng_cfg7_srcid_en0             0x000021f0 
#define mc2_rchk2_eng_cfg7_srcid_en1             0x000021f4 
#define mc2_rchk2_eng_cfg7_srcid_en2             0x000021f8 
#define mc2_rchk2_eng_cfg7_srcid_en3             0x000021fc 
#define mc2_rchk2_eng_cfg7_srcid_en4             0x00002200 
#define mc2_rchk2_eng_cfg7_srcid_en5             0x00002204 
#define mc2_rchk2_eng_cfg7_srcid_en6             0x00002208 
#define mc2_rchk2_eng_cfg7_srcid_en7             0x0000220c 
#define mc2_rchk2_eng_cfg8_srcid_en0             0x00002230 
#define mc2_rchk2_eng_cfg8_srcid_en1             0x00002234 
#define mc2_rchk2_eng_cfg8_srcid_en2             0x00002238 
#define mc2_rchk2_eng_cfg8_srcid_en3             0x0000223c 
#define mc2_rchk2_eng_cfg8_srcid_en4             0x00002240 
#define mc2_rchk2_eng_cfg8_srcid_en5             0x00002244 
#define mc2_rchk2_eng_cfg8_srcid_en6             0x00002248 
#define mc2_rchk2_eng_cfg8_srcid_en7             0x0000224c 
#define mc2_rchk2_eng_cfg9_srcid_en0             0x00002270 
#define mc2_rchk2_eng_cfg9_srcid_en1             0x00002274 
#define mc2_rchk2_eng_cfg9_srcid_en2             0x00002278 
#define mc2_rchk2_eng_cfg9_srcid_en3             0x0000227c 
#define mc2_rchk2_eng_cfg9_srcid_en4             0x00002280 
#define mc2_rchk2_eng_cfg9_srcid_en5             0x00002284 
#define mc2_rchk2_eng_cfg9_srcid_en6             0x00002288 
#define mc2_rchk2_eng_cfg9_srcid_en7             0x0000228c 
#define mc2_rchk2_eng_cfg10_srcid_en0            0x000022b0 
#define mc2_rchk2_eng_cfg10_srcid_en1            0x000022b4 
#define mc2_rchk2_eng_cfg10_srcid_en2            0x000022b8 
#define mc2_rchk2_eng_cfg10_srcid_en3            0x000022bc 
#define mc2_rchk2_eng_cfg10_srcid_en4            0x000022c0 
#define mc2_rchk2_eng_cfg10_srcid_en5            0x000022c4 
#define mc2_rchk2_eng_cfg10_srcid_en6            0x000022c8 
#define mc2_rchk2_eng_cfg10_srcid_en7            0x000022cc 
#define mc2_rchk2_eng_cfg11_srcid_en0            0x000022f0 
#define mc2_rchk2_eng_cfg11_srcid_en1            0x000022f4 
#define mc2_rchk2_eng_cfg11_srcid_en2            0x000022f8 
#define mc2_rchk2_eng_cfg11_srcid_en3            0x000022fc 
#define mc2_rchk2_eng_cfg11_srcid_en4            0x00002300 
#define mc2_rchk2_eng_cfg11_srcid_en5            0x00002304 
#define mc2_rchk2_eng_cfg11_srcid_en6            0x00002308 
#define mc2_rchk2_eng_cfg11_srcid_en7            0x0000230c 
#define mc2_rchk2_eng_cfg12_srcid_en0            0x00002330 
#define mc2_rchk2_eng_cfg12_srcid_en1            0x00002334 
#define mc2_rchk2_eng_cfg12_srcid_en2            0x00002338 
#define mc2_rchk2_eng_cfg12_srcid_en3            0x0000233c 
#define mc2_rchk2_eng_cfg12_srcid_en4            0x00002340 
#define mc2_rchk2_eng_cfg12_srcid_en5            0x00002344 
#define mc2_rchk2_eng_cfg12_srcid_en6            0x00002348 
#define mc2_rchk2_eng_cfg12_srcid_en7            0x0000234c 
#define mc2_rchk2_eng_cfg13_srcid_en0            0x00002370 
#define mc2_rchk2_eng_cfg13_srcid_en1            0x00002374 
#define mc2_rchk2_eng_cfg13_srcid_en2            0x00002378 
#define mc2_rchk2_eng_cfg13_srcid_en3            0x0000237c 
#define mc2_rchk2_eng_cfg13_srcid_en4            0x00002380 
#define mc2_rchk2_eng_cfg13_srcid_en5            0x00002384 
#define mc2_rchk2_eng_cfg13_srcid_en6            0x00002388 
#define mc2_rchk2_eng_cfg13_srcid_en7            0x0000238c 
#define mc2_rchk2_eng_cfg14_srcid_en0            0x000023b0 
#define mc2_rchk2_eng_cfg14_srcid_en1            0x000023b4 
#define mc2_rchk2_eng_cfg14_srcid_en2            0x000023b8 
#define mc2_rchk2_eng_cfg14_srcid_en3            0x000023bc 
#define mc2_rchk2_eng_cfg14_srcid_en4            0x000023c0 
#define mc2_rchk2_eng_cfg14_srcid_en5            0x000023c4 
#define mc2_rchk2_eng_cfg14_srcid_en6            0x000023c8 
#define mc2_rchk2_eng_cfg14_srcid_en7            0x000023cc 
#define mc2_rchk2_eng_cfg15_srcid_en0            0x000023f0 
#define mc2_rchk2_eng_cfg15_srcid_en1            0x000023f4 
#define mc2_rchk2_eng_cfg15_srcid_en2            0x000023f8 
#define mc2_rchk2_eng_cfg15_srcid_en3            0x000023fc 
#define mc2_rchk2_eng_cfg15_srcid_en4            0x00002400 
#define mc2_rchk2_eng_cfg15_srcid_en5            0x00002404 
#define mc2_rchk2_eng_cfg15_srcid_en6            0x00002408 
#define mc2_rchk2_eng_cfg15_srcid_en7            0x0000240c 
#define mc2_rchk2_log_info_0                     0x00002490 
#define mc2_rchk2_log_info_1                     0x00002494 
#define mc2_rchk2_log_info_2                     0x00002498 



#define DDR34_CORE_PHY_COMMON_REGS_PRIMARY_REVISION   0x00020000 
#define DDR34_CORE_PHY_COMMON_REGS_SECONDARY_REVISION 0x00020004 
#define DDR34_CORE_PHY_COMMON_REGS_FEATURE            0x00020008 
#define DDR34_CORE_PHY_COMMON_REGS_DRAM_CONFIG        0x0002000c 
#define DDR34_CORE_PHY_COMMON_REGS_FIRMWARE_DEBUG     0x00020010 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_STATUS         0x00020014 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_POWER_CONTROL  0x00020018 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_RESET_CONTROL  0x0002001c 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_LDO_CONTROL    0x00020020 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_REFERENCE      0x00020024 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_NDIV           0x00020028 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_NUDGE          0x0002002c 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_SSC_CONTROL    0x00020030 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_SSC_LIMIT      0x00020034 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_CONTROLS       0x00020038 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_MANUAL_CONFIG  0x0002003c 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_SPARES         0x00020040 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_DEBUG          0x00020044 
#define DDR34_CORE_PHY_COMMON_REGS_PLL_POST_CHANNEL   0x00020048 
#define DDR34_CORE_PHY_COMMON_REGS_LDO_CONFIG         0x0002004c 
#define DDR34_CORE_PHY_COMMON_REGS_FREQUENCY_CHANGE   0x00020050 
#define DDR34_CORE_PHY_COMMON_REGS_FREQUENCY_CHANGE_STATUS 0x00020054 
#define DDR34_CORE_PHY_COMMON_REGS_RX_TRIM            0x00020058 
#define DDR34_CORE_PHY_COMMON_REGS_LDO_CNTRL          0x0002005c 
#define DDR34_CORE_PHY_COMMON_REGS_RESET_CONTROL      0x00020060 
#define DDR34_CORE_PHY_COMMON_REGS_VDL_CALIBRATE      0x00020064 
#define DDR34_CORE_PHY_COMMON_REGS_VDL_CALIB_STATUS1  0x00020068 
#define DDR34_CORE_PHY_COMMON_REGS_VDL_CALIB_STATUS2  0x0002006c 
#define DDR34_CORE_PHY_COMMON_REGS_VREF_DAC_CONTROL_CMN 0x00020070 
#define DDR34_CORE_PHY_COMMON_REGS_ZQ_CAL             0x00020074 
#define DDR34_CORE_PHY_COMMON_REGS_RO_PROC_MON_CTL    0x00020078 
#define DDR34_CORE_PHY_COMMON_REGS_RO_PROC_MON_STATUS 0x0002007c 
#define DDR34_CORE_PHY_COMMON_REGS_CKE_DRIVE_PAD_CTL  0x00020080 
#define DDR34_CORE_PHY_COMMON_REGS_RST_DRIVE_PAD_CTL  0x00020084 
#define DDR34_CORE_PHY_COMMON_REGS_STATIC_PAD_CTL     0x00020088 
#define DDR34_CORE_PHY_COMMON_REGS_CMN_READBACK       0x0002008c 
#define DDR34_CORE_PHY_COMMON_REGS_DFI_ERROR_CTRL     0x000200b4 



#define DDR34_CORE_PHY_CONTROL_REGS_A_DIB_MODE_CONTROL 0x00020400 
#define DDR34_CORE_PHY_CONTROL_REGS_A_DRIVE_PAD_CTL   0x00020404 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CS_DRIVE_PAD_CTL 0x00020408 
#define DDR34_CORE_PHY_CONTROL_REGS_A_STATIC_PAD_CTL  0x00020418 
#define DDR34_CORE_PHY_CONTROL_REGS_A_RX_TRIM         0x0002041c 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CK_CTLE_CTRL    0x00020420 
#define DDR34_CORE_PHY_CONTROL_REGS_A_WCK0_CTLE_CTRL  0x00020424 
#define DDR34_CORE_PHY_CONTROL_REGS_A_WCK1_CTLE_CTRL  0x00020428 
#define DDR34_CORE_PHY_CONTROL_REGS_A_DRAM_TIMING     0x0002042c 
#define DDR34_CORE_PHY_CONTROL_REGS_A_DRAM_TIMING2    0x00020430 
#define DDR34_CORE_PHY_CONTROL_REGS_A_BUSY_ERROR_STATUS 0x00020434 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_AD00 0x00020438 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_AD01 0x0002043c 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_AD02 0x00020440 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_AD03 0x00020444 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_AD04 0x00020448 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_AD05 0x0002044c 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_AD06 0x00020450 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_CS0 0x00020454 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_CS1 0x00020458 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_DDR_CK 0x0002045c 
#define DDR34_CORE_PHY_CONTROL_REGS_A_COMMAND_REG1    0x00020484 
#define DDR34_CORE_PHY_CONTROL_REGS_A_COMMAND_REG2    0x00020488 
#define DDR34_CORE_PHY_CONTROL_REGS_A_COMMAND_REG3    0x0002048c 
#define DDR34_CORE_PHY_CONTROL_REGS_A_COMMAND_REG4    0x00020490 
#define DDR34_CORE_PHY_CONTROL_REGS_A_AUTO_OEB_CONTROL 0x000204e8 
#define DDR34_CORE_PHY_CONTROL_REGS_A_STANDBY_CONTROL 0x000204ec 
#define DDR34_CORE_PHY_CONTROL_REGS_A_DEBUG_FREEZE_ENABLE 0x000204f0 
#define DDR34_CORE_PHY_CONTROL_REGS_A_DFI_CNTRL       0x000204f4 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CLOCK_IDLE      0x000204f8 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CA_BIT_CELL_DDR_CLK_CONTROL 0x000204fc 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CA_DEFAULT      0x00020500 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CA_READBACK     0x00020504 
#define DDR34_CORE_PHY_CONTROL_REGS_A_UPDATE_VDL      0x00020508 
#define DDR34_CORE_PHY_CONTROL_REGS_A_SNOOP_CTL       0x0002050c 
#define DDR34_CORE_PHY_CONTROL_REGS_A_SNOOP_STATUS    0x00020510 
#define DDR34_CORE_PHY_CONTROL_REGS_A_SNOOP_TRIGGER   0x00020514 
#define DDR34_CORE_PHY_CONTROL_REGS_A_RTZ_MASK        0x00020518 
#define DDR34_CORE_PHY_CONTROL_REGS_A_UI_DELAY        0x0002051c 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CBT_CTL         0x00020520 
#define DDR34_CORE_PHY_CONTROL_REGS_A_LEAKAGE_TEST    0x00020524 
#define DDR34_CORE_PHY_CONTROL_REGS_A_WCK_CNTRL       0x0002053c 
#define DDR34_CORE_PHY_CONTROL_REGS_A_WCK_CNTRL_STATUS 0x00020540 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CK_CNTRL        0x00020550 
#define DDR34_CORE_PHY_CONTROL_REGS_A_BYTE_LANE_CLK_CONTROL 0x00020554 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CK_CNTRL_STATUS 0x00020560 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CA_SPARE_REG    0x00020564 
#define DDR34_CORE_PHY_CONTROL_REGS_A_MRW_SNOOP_CTL   0x00020588 
#define DDR34_CORE_PHY_CONTROL_REGS_A_MRW_SNOOP_STATUS 0x0002058c 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CK_P_DRIVE_PAD_CTL 0x00020590 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CK_N_DRIVE_PAD_CTL 0x00020594 
#define DDR34_CORE_PHY_CONTROL_REGS_A_WCK0_P_DRIVE_PAD_CTL 0x00020598 
#define DDR34_CORE_PHY_CONTROL_REGS_A_WCK0_N_DRIVE_PAD_CTL 0x0002059c 
#define DDR34_CORE_PHY_CONTROL_REGS_A_WCK1_P_DRIVE_PAD_CTL 0x000205a0 
#define DDR34_CORE_PHY_CONTROL_REGS_A_WCK1_N_DRIVE_PAD_CTL 0x000205a4 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_CS2 0x000205a8 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_CS3 0x000205ac 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_DDR_WCK0_PKG0 0x000205b0 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_DDR_WCK0_PKG1 0x000205b4 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_DDR_WCK1_PKG0 0x000205b8 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CONTROL_DDR_WCK1_PKG1 0x000205bc 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CA_READBACK1    0x000205c0 
#define DDR34_CORE_PHY_CONTROL_REGS_A_RTZ_MASK1       0x000205c4 
#define DDR34_CORE_PHY_CONTROL_REGS_A_UI_DELAY1       0x000205c8 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CA_NOISE_GEN_CTL 0x000205cc 
#define DDR34_CORE_PHY_CONTROL_REGS_A_CA_NOISE_CTL_MASK 0x000205d0 
#define DDR34_CORE_PHY_CONTROL_REGS_A_COMMAND_REG_MASK 0x000205d4 
#define DDR34_CORE_PHY_CONTROL_REGS_A_SE_CTLE_CTRL    0x000205d8 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_CONTROL 0x000205dc 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_FSM_STATUS 0x000205e0 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_AD0 0x000205e4 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_AD1 0x000205e8 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_AD2 0x000205ec 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_AD3 0x000205f0 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_AD4 0x000205f4 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_AD5 0x000205f8 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_AD6 0x000205fc 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_CS0 0x00020600 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_CS1 0x00020604 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_CS2 0x00020608 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_CS3 0x0002060c 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_WCK0 0x00020610 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_WCK1 0x00020614 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_RESULTS_CK 0x00020618 
#define DDR34_CORE_PHY_CONTROL_REGS_A_VDL_CALIB_SAMPLE_STATUS 0x0002061c 



#define DDR34_CORE_PHY_BYTE_LANE_0_A_BL_SCRATCH_REG   0x00020800 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ0_CS0 0x00020804 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ1_CS0 0x00020808 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ2_CS0 0x0002080c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ3_CS0 0x00020810 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ4_CS0 0x00020814 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ5_CS0 0x00020818 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ6_CS0 0x0002081c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ7_CS0 0x00020820 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DMI_CS0 0x00020824 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ0_CS1 0x00020828 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ1_CS1 0x0002082c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ2_CS1 0x00020830 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ3_CS1 0x00020834 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ4_CS1 0x00020838 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ5_CS1 0x0002083c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ6_CS1 0x00020840 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ7_CS1 0x00020844 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DMI_CS1 0x00020848 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_ADJUST_WR_DQ_DMI_CS0 0x00020858 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_ADJUST_WR_DQ_DMI_CS1 0x0002085c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQSP_CS0 0x00020864 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQSN_CS0 0x00020868 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQSP_CS1 0x000208b4 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQSN_CS1 0x000208b8 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_CHAN_DLY_CYC_DQ0 0x00020908 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_CHAN_DLY_CYC_DQ1 0x0002090c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_CHAN_DLY_CYC_DQ2 0x00020910 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_CHAN_DLY_CYC_DQ3 0x00020914 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_CHAN_DLY_CYC_DQ4 0x00020918 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_CHAN_DLY_CYC_DQ5 0x0002091c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_CHAN_DLY_CYC_DQ6 0x00020920 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_CHAN_DLY_CYC_DQ7 0x00020924 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_CHAN_DLY_CYC_DMI 0x00020928 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_READ_CONTROL     0x0002092c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_READ_FIFO_ADDR   0x00020930 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_READ_FIFO_DATA   0x00020934 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_READ_FIFO_DMI    0x00020938 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_READ_FIFO_STATUS 0x0002093c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_READ_FIFO_CLEAR  0x00020940 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_RANK_ERROR_STATUS 0x00020944 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_RANK_CLEAR    0x00020948 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DYNAMIC_CLOCK_CONTROL 0x0002094c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_IDLE_PAD_CONTROL 0x00020950 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DRIVE_PAD_CTL    0x00020954 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_STATIC_PAD_CTL   0x0002095c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQ_RX_TRIM       0x00020960 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQS_RX_TRIM      0x00020964 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQ0_CTLE_CTRL    0x00020968 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQ1_CTLE_CTRL    0x0002096c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQ2_CTLE_CTRL    0x00020970 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQ3_CTLE_CTRL    0x00020974 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQ4_CTLE_CTRL    0x00020978 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQ5_CTLE_CTRL    0x0002097c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQ6_CTLE_CTRL    0x00020980 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQ7_CTLE_CTRL    0x00020984 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DMI_CTLE_CTRL    0x00020988 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQS_CTLE_CTRL    0x0002098c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_PREAMBLE_MODE 0x00020990 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_READ_CHAN_FIFO_CLEAR 0x00020994 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_MRR_READ_DATA    0x00020998 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_MRR_READ_STATUS  0x0002099c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_MRR_READ_STATUS_CLEAR 0x000209a0 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQ_DMI_DQS_READBACK 0x000209a4 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_LEAKAGE_TEST     0x000209a8 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_CBT_STATUS       0x000209ac 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_CBT_STATUS_CLEAR 0x000209b0 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VREF_DAC_CONTROL 0x000209b4 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VREF_DAC_CONTROL1 0x000209b8 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_READ_EN_DLY_STAGES 0x000209fc 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_BUSY_ERROR_STATUS 0x00020a00 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_BL_SPARE_REG     0x00020a04 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQS 0x00020a28 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_ECC_CS0 0x00020a2c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_ECC_CS1 0x00020a30 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_CHAN_DLY_CYC_DQS 0x00020a34 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_WR_CHAN_DLY_CYC_ECC 0x00020a38 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ0_CS2 0x00020a3c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ1_CS2 0x00020a40 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ2_CS2 0x00020a44 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ3_CS2 0x00020a48 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ4_CS2 0x00020a4c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ5_CS2 0x00020a50 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ6_CS2 0x00020a54 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ7_CS2 0x00020a58 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DMI_CS2 0x00020a5c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ0_CS3 0x00020a60 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ1_CS3 0x00020a64 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ2_CS3 0x00020a68 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ3_CS3 0x00020a6c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ4_CS3 0x00020a70 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ5_CS3 0x00020a74 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ6_CS3 0x00020a78 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DQ7_CS3 0x00020a7c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_WR_DMI_CS3 0x00020a80 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_ADJUST_WR_DQ_DMI_CS2 0x00020a84 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_ADJUST_WR_DQ_DMI_CS3 0x00020a88 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQSP_CS2 0x00020a8c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQSN_CS2 0x00020a90 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQSP_CS3 0x00020a94 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQSN_CS3 0x00020a98 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ0_CS0 0x00020a9c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ1_CS0 0x00020aa0 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ2_CS0 0x00020aa4 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ3_CS0 0x00020aa8 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ4_CS0 0x00020aac 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ5_CS0 0x00020ab0 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ6_CS0 0x00020ab4 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ7_CS0 0x00020ab8 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DM_CS0 0x00020abc 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ0_CS1 0x00020ac0 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ1_CS1 0x00020ac4 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ2_CS1 0x00020ac8 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ3_CS1 0x00020acc 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ4_CS1 0x00020ad0 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ5_CS1 0x00020ad4 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ6_CS1 0x00020ad8 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ7_CS1 0x00020adc 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DM_CS1 0x00020ae0 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ0_CS2 0x00020ae4 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ1_CS2 0x00020ae8 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ2_CS2 0x00020aec 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ3_CS2 0x00020af0 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ4_CS2 0x00020af4 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ5_CS2 0x00020af8 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ6_CS2 0x00020afc 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ7_CS2 0x00020b00 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DM_CS2 0x00020b04 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ0_CS3 0x00020b08 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ1_CS3 0x00020b0c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ2_CS3 0x00020b10 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ3_CS3 0x00020b14 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ4_CS3 0x00020b18 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ5_CS3 0x00020b1c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ6_CS3 0x00020b20 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DQ7_CS3 0x00020b24 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CONTROL_RD_DM_CS3 0x00020b28 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQS_P_DRIVE_PAD_CTL 0x00020b2c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DQS_N_DRIVE_PAD_CTL 0x00020b30 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_LINK_ECC_ERR_INJ_CTRL 0x00020b34 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_READ_LINK_ECC_SBE_STAT 0x00020b38 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_READ_LINK_ECC_MBE_STAT 0x00020b3c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_DFI_ERROR_MASK   0x00020b40 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CALIB_CONTROL 0x00020b44 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CALIB_FSM_STATUS 0x00020b48 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CALIB_RESULTS_DQ0 0x00020b4c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CALIB_RESULTS_DQ1 0x00020b50 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CALIB_RESULTS_DQ2 0x00020b54 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CALIB_RESULTS_DQ3 0x00020b58 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CALIB_RESULTS_DQ4 0x00020b5c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CALIB_RESULTS_DQ5 0x00020b60 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CALIB_RESULTS_DQ6 0x00020b64 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CALIB_RESULTS_DQ7 0x00020b68 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CALIB_RESULTS_DM 0x00020b6c 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CALIB_RESULTS_DQS 0x00020b70 
#define DDR34_CORE_PHY_BYTE_LANE_0_A_VDL_CALIB_SAMPLE_STATUS 0x00020b74 



#define DDR34_CORE_PHY_BYTE_LANE_1_A_BL_SCRATCH_REG   0x00020c00 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ0_CS0 0x00020c04 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ1_CS0 0x00020c08 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ2_CS0 0x00020c0c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ3_CS0 0x00020c10 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ4_CS0 0x00020c14 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ5_CS0 0x00020c18 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ6_CS0 0x00020c1c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ7_CS0 0x00020c20 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DMI_CS0 0x00020c24 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ0_CS1 0x00020c28 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ1_CS1 0x00020c2c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ2_CS1 0x00020c30 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ3_CS1 0x00020c34 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ4_CS1 0x00020c38 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ5_CS1 0x00020c3c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ6_CS1 0x00020c40 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ7_CS1 0x00020c44 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DMI_CS1 0x00020c48 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_ADJUST_WR_DQ_DMI_CS0 0x00020c58 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_ADJUST_WR_DQ_DMI_CS1 0x00020c5c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQSP_CS0 0x00020c64 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQSN_CS0 0x00020c68 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQSP_CS1 0x00020cb4 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQSN_CS1 0x00020cb8 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_CHAN_DLY_CYC_DQ0 0x00020d08 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_CHAN_DLY_CYC_DQ1 0x00020d0c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_CHAN_DLY_CYC_DQ2 0x00020d10 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_CHAN_DLY_CYC_DQ3 0x00020d14 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_CHAN_DLY_CYC_DQ4 0x00020d18 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_CHAN_DLY_CYC_DQ5 0x00020d1c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_CHAN_DLY_CYC_DQ6 0x00020d20 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_CHAN_DLY_CYC_DQ7 0x00020d24 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_CHAN_DLY_CYC_DMI 0x00020d28 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_READ_CONTROL     0x00020d2c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_READ_FIFO_ADDR   0x00020d30 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_READ_FIFO_DATA   0x00020d34 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_READ_FIFO_DMI    0x00020d38 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_READ_FIFO_STATUS 0x00020d3c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_READ_FIFO_CLEAR  0x00020d40 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_RANK_ERROR_STATUS 0x00020d44 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_RANK_CLEAR    0x00020d48 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DYNAMIC_CLOCK_CONTROL 0x00020d4c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_IDLE_PAD_CONTROL 0x00020d50 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DRIVE_PAD_CTL    0x00020d54 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_STATIC_PAD_CTL   0x00020d5c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQ_RX_TRIM       0x00020d60 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQS_RX_TRIM      0x00020d64 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQ0_CTLE_CTRL    0x00020d68 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQ1_CTLE_CTRL    0x00020d6c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQ2_CTLE_CTRL    0x00020d70 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQ3_CTLE_CTRL    0x00020d74 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQ4_CTLE_CTRL    0x00020d78 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQ5_CTLE_CTRL    0x00020d7c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQ6_CTLE_CTRL    0x00020d80 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQ7_CTLE_CTRL    0x00020d84 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DMI_CTLE_CTRL    0x00020d88 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQS_CTLE_CTRL    0x00020d8c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_PREAMBLE_MODE 0x00020d90 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_READ_CHAN_FIFO_CLEAR 0x00020d94 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_MRR_READ_DATA    0x00020d98 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_MRR_READ_STATUS  0x00020d9c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_MRR_READ_STATUS_CLEAR 0x00020da0 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQ_DMI_DQS_READBACK 0x00020da4 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_LEAKAGE_TEST     0x00020da8 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_CBT_STATUS       0x00020dac 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_CBT_STATUS_CLEAR 0x00020db0 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VREF_DAC_CONTROL 0x00020db4 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VREF_DAC_CONTROL1 0x00020db8 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_READ_EN_DLY_STAGES 0x00020dfc 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_BUSY_ERROR_STATUS 0x00020e00 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_BL_SPARE_REG     0x00020e04 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQS 0x00020e28 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_ECC_CS0 0x00020e2c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_ECC_CS1 0x00020e30 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_CHAN_DLY_CYC_DQS 0x00020e34 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_WR_CHAN_DLY_CYC_ECC 0x00020e38 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ0_CS2 0x00020e3c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ1_CS2 0x00020e40 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ2_CS2 0x00020e44 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ3_CS2 0x00020e48 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ4_CS2 0x00020e4c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ5_CS2 0x00020e50 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ6_CS2 0x00020e54 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ7_CS2 0x00020e58 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DMI_CS2 0x00020e5c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ0_CS3 0x00020e60 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ1_CS3 0x00020e64 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ2_CS3 0x00020e68 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ3_CS3 0x00020e6c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ4_CS3 0x00020e70 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ5_CS3 0x00020e74 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ6_CS3 0x00020e78 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DQ7_CS3 0x00020e7c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_WR_DMI_CS3 0x00020e80 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_ADJUST_WR_DQ_DMI_CS2 0x00020e84 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_ADJUST_WR_DQ_DMI_CS3 0x00020e88 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQSP_CS2 0x00020e8c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQSN_CS2 0x00020e90 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQSP_CS3 0x00020e94 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQSN_CS3 0x00020e98 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ0_CS0 0x00020e9c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ1_CS0 0x00020ea0 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ2_CS0 0x00020ea4 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ3_CS0 0x00020ea8 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ4_CS0 0x00020eac 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ5_CS0 0x00020eb0 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ6_CS0 0x00020eb4 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ7_CS0 0x00020eb8 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DM_CS0 0x00020ebc 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ0_CS1 0x00020ec0 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ1_CS1 0x00020ec4 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ2_CS1 0x00020ec8 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ3_CS1 0x00020ecc 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ4_CS1 0x00020ed0 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ5_CS1 0x00020ed4 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ6_CS1 0x00020ed8 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ7_CS1 0x00020edc 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DM_CS1 0x00020ee0 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ0_CS2 0x00020ee4 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ1_CS2 0x00020ee8 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ2_CS2 0x00020eec 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ3_CS2 0x00020ef0 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ4_CS2 0x00020ef4 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ5_CS2 0x00020ef8 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ6_CS2 0x00020efc 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ7_CS2 0x00020f00 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DM_CS2 0x00020f04 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ0_CS3 0x00020f08 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ1_CS3 0x00020f0c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ2_CS3 0x00020f10 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ3_CS3 0x00020f14 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ4_CS3 0x00020f18 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ5_CS3 0x00020f1c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ6_CS3 0x00020f20 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DQ7_CS3 0x00020f24 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CONTROL_RD_DM_CS3 0x00020f28 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQS_P_DRIVE_PAD_CTL 0x00020f2c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DQS_N_DRIVE_PAD_CTL 0x00020f30 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_LINK_ECC_ERR_INJ_CTRL 0x00020f34 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_READ_LINK_ECC_SBE_STAT 0x00020f38 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_READ_LINK_ECC_MBE_STAT 0x00020f3c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_DFI_ERROR_MASK   0x00020f40 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CALIB_CONTROL 0x00020f44 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CALIB_FSM_STATUS 0x00020f48 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CALIB_RESULTS_DQ0 0x00020f4c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CALIB_RESULTS_DQ1 0x00020f50 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CALIB_RESULTS_DQ2 0x00020f54 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CALIB_RESULTS_DQ3 0x00020f58 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CALIB_RESULTS_DQ4 0x00020f5c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CALIB_RESULTS_DQ5 0x00020f60 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CALIB_RESULTS_DQ6 0x00020f64 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CALIB_RESULTS_DQ7 0x00020f68 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CALIB_RESULTS_DM 0x00020f6c 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CALIB_RESULTS_DQS 0x00020f70 
#define DDR34_CORE_PHY_BYTE_LANE_1_A_VDL_CALIB_SAMPLE_STATUS 0x00020f74 



#define DDR34_CORE_PHY_CONTROL_REGS_B_DIB_MODE_CONTROL 0x00021000 
#define DDR34_CORE_PHY_CONTROL_REGS_B_DRIVE_PAD_CTL   0x00021004 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CS_DRIVE_PAD_CTL 0x00021008 
#define DDR34_CORE_PHY_CONTROL_REGS_B_STATIC_PAD_CTL  0x00021018 
#define DDR34_CORE_PHY_CONTROL_REGS_B_RX_TRIM         0x0002101c 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CK_CTLE_CTRL    0x00021020 
#define DDR34_CORE_PHY_CONTROL_REGS_B_WCK0_CTLE_CTRL  0x00021024 
#define DDR34_CORE_PHY_CONTROL_REGS_B_WCK1_CTLE_CTRL  0x00021028 
#define DDR34_CORE_PHY_CONTROL_REGS_B_DRAM_TIMING     0x0002102c 
#define DDR34_CORE_PHY_CONTROL_REGS_B_DRAM_TIMING2    0x00021030 
#define DDR34_CORE_PHY_CONTROL_REGS_B_BUSY_ERROR_STATUS 0x00021034 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_AD00 0x00021038 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_AD01 0x0002103c 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_AD02 0x00021040 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_AD03 0x00021044 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_AD04 0x00021048 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_AD05 0x0002104c 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_AD06 0x00021050 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_CS0 0x00021054 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_CS1 0x00021058 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_DDR_CK 0x0002105c 
#define DDR34_CORE_PHY_CONTROL_REGS_B_COMMAND_REG1    0x00021084 
#define DDR34_CORE_PHY_CONTROL_REGS_B_COMMAND_REG2    0x00021088 
#define DDR34_CORE_PHY_CONTROL_REGS_B_COMMAND_REG3    0x0002108c 
#define DDR34_CORE_PHY_CONTROL_REGS_B_COMMAND_REG4    0x00021090 
#define DDR34_CORE_PHY_CONTROL_REGS_B_AUTO_OEB_CONTROL 0x000210e8 
#define DDR34_CORE_PHY_CONTROL_REGS_B_STANDBY_CONTROL 0x000210ec 
#define DDR34_CORE_PHY_CONTROL_REGS_B_DEBUG_FREEZE_ENABLE 0x000210f0 
#define DDR34_CORE_PHY_CONTROL_REGS_B_DFI_CNTRL       0x000210f4 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CLOCK_IDLE      0x000210f8 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CA_BIT_CELL_DDR_CLK_CONTROL 0x000210fc 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CA_DEFAULT      0x00021100 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CA_READBACK     0x00021104 
#define DDR34_CORE_PHY_CONTROL_REGS_B_UPDATE_VDL      0x00021108 
#define DDR34_CORE_PHY_CONTROL_REGS_B_SNOOP_CTL       0x0002110c 
#define DDR34_CORE_PHY_CONTROL_REGS_B_SNOOP_STATUS    0x00021110 
#define DDR34_CORE_PHY_CONTROL_REGS_B_SNOOP_TRIGGER   0x00021114 
#define DDR34_CORE_PHY_CONTROL_REGS_B_RTZ_MASK        0x00021118 
#define DDR34_CORE_PHY_CONTROL_REGS_B_UI_DELAY        0x0002111c 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CBT_CTL         0x00021120 
#define DDR34_CORE_PHY_CONTROL_REGS_B_LEAKAGE_TEST    0x00021124 
#define DDR34_CORE_PHY_CONTROL_REGS_B_WCK_CNTRL       0x0002113c 
#define DDR34_CORE_PHY_CONTROL_REGS_B_WCK_CNTRL_STATUS 0x00021140 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CK_CNTRL        0x00021150 
#define DDR34_CORE_PHY_CONTROL_REGS_B_BYTE_LANE_CLK_CONTROL 0x00021154 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CK_CNTRL_STATUS 0x00021160 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CA_SPARE_REG    0x00021164 
#define DDR34_CORE_PHY_CONTROL_REGS_B_MRW_SNOOP_CTL   0x00021188 
#define DDR34_CORE_PHY_CONTROL_REGS_B_MRW_SNOOP_STATUS 0x0002118c 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CK_P_DRIVE_PAD_CTL 0x00021190 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CK_N_DRIVE_PAD_CTL 0x00021194 
#define DDR34_CORE_PHY_CONTROL_REGS_B_WCK0_P_DRIVE_PAD_CTL 0x00021198 
#define DDR34_CORE_PHY_CONTROL_REGS_B_WCK0_N_DRIVE_PAD_CTL 0x0002119c 
#define DDR34_CORE_PHY_CONTROL_REGS_B_WCK1_P_DRIVE_PAD_CTL 0x000211a0 
#define DDR34_CORE_PHY_CONTROL_REGS_B_WCK1_N_DRIVE_PAD_CTL 0x000211a4 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_CS2 0x000211a8 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_CS3 0x000211ac 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_DDR_WCK0_PKG0 0x000211b0 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_DDR_WCK0_PKG1 0x000211b4 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_DDR_WCK1_PKG0 0x000211b8 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CONTROL_DDR_WCK1_PKG1 0x000211bc 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CA_READBACK1    0x000211c0 
#define DDR34_CORE_PHY_CONTROL_REGS_B_RTZ_MASK1       0x000211c4 
#define DDR34_CORE_PHY_CONTROL_REGS_B_UI_DELAY1       0x000211c8 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CA_NOISE_GEN_CTL 0x000211cc 
#define DDR34_CORE_PHY_CONTROL_REGS_B_CA_NOISE_CTL_MASK 0x000211d0 
#define DDR34_CORE_PHY_CONTROL_REGS_B_COMMAND_REG_MASK 0x000211d4 
#define DDR34_CORE_PHY_CONTROL_REGS_B_SE_CTLE_CTRL    0x000211d8 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_CONTROL 0x000211dc 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_FSM_STATUS 0x000211e0 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_AD0 0x000211e4 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_AD1 0x000211e8 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_AD2 0x000211ec 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_AD3 0x000211f0 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_AD4 0x000211f4 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_AD5 0x000211f8 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_AD6 0x000211fc 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_CS0 0x00021200 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_CS1 0x00021204 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_CS2 0x00021208 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_CS3 0x0002120c 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_WCK0 0x00021210 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_WCK1 0x00021214 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_RESULTS_CK 0x00021218 
#define DDR34_CORE_PHY_CONTROL_REGS_B_VDL_CALIB_SAMPLE_STATUS 0x0002121c 



#define DDR34_CORE_PHY_BYTE_LANE_0_B_BL_SCRATCH_REG   0x00021400 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ0_CS0 0x00021404 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ1_CS0 0x00021408 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ2_CS0 0x0002140c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ3_CS0 0x00021410 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ4_CS0 0x00021414 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ5_CS0 0x00021418 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ6_CS0 0x0002141c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ7_CS0 0x00021420 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DMI_CS0 0x00021424 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ0_CS1 0x00021428 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ1_CS1 0x0002142c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ2_CS1 0x00021430 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ3_CS1 0x00021434 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ4_CS1 0x00021438 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ5_CS1 0x0002143c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ6_CS1 0x00021440 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ7_CS1 0x00021444 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DMI_CS1 0x00021448 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_ADJUST_WR_DQ_DMI_CS0 0x00021458 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_ADJUST_WR_DQ_DMI_CS1 0x0002145c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQSP_CS0 0x00021464 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQSN_CS0 0x00021468 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQSP_CS1 0x000214b4 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQSN_CS1 0x000214b8 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_CHAN_DLY_CYC_DQ0 0x00021508 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_CHAN_DLY_CYC_DQ1 0x0002150c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_CHAN_DLY_CYC_DQ2 0x00021510 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_CHAN_DLY_CYC_DQ3 0x00021514 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_CHAN_DLY_CYC_DQ4 0x00021518 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_CHAN_DLY_CYC_DQ5 0x0002151c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_CHAN_DLY_CYC_DQ6 0x00021520 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_CHAN_DLY_CYC_DQ7 0x00021524 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_CHAN_DLY_CYC_DMI 0x00021528 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_READ_CONTROL     0x0002152c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_READ_FIFO_ADDR   0x00021530 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_READ_FIFO_DATA   0x00021534 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_READ_FIFO_DMI    0x00021538 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_READ_FIFO_STATUS 0x0002153c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_READ_FIFO_CLEAR  0x00021540 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_RANK_ERROR_STATUS 0x00021544 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_RANK_CLEAR    0x00021548 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DYNAMIC_CLOCK_CONTROL 0x0002154c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_IDLE_PAD_CONTROL 0x00021550 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DRIVE_PAD_CTL    0x00021554 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_STATIC_PAD_CTL   0x0002155c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQ_RX_TRIM       0x00021560 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQS_RX_TRIM      0x00021564 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQ0_CTLE_CTRL    0x00021568 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQ1_CTLE_CTRL    0x0002156c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQ2_CTLE_CTRL    0x00021570 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQ3_CTLE_CTRL    0x00021574 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQ4_CTLE_CTRL    0x00021578 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQ5_CTLE_CTRL    0x0002157c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQ6_CTLE_CTRL    0x00021580 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQ7_CTLE_CTRL    0x00021584 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DMI_CTLE_CTRL    0x00021588 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQS_CTLE_CTRL    0x0002158c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_PREAMBLE_MODE 0x00021590 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_READ_CHAN_FIFO_CLEAR 0x00021594 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_MRR_READ_DATA    0x00021598 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_MRR_READ_STATUS  0x0002159c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_MRR_READ_STATUS_CLEAR 0x000215a0 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQ_DMI_DQS_READBACK 0x000215a4 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_LEAKAGE_TEST     0x000215a8 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_CBT_STATUS       0x000215ac 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_CBT_STATUS_CLEAR 0x000215b0 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VREF_DAC_CONTROL 0x000215b4 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VREF_DAC_CONTROL1 0x000215b8 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_READ_EN_DLY_STAGES 0x000215fc 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_BUSY_ERROR_STATUS 0x00021600 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_BL_SPARE_REG     0x00021604 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQS 0x00021628 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_ECC_CS0 0x0002162c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_ECC_CS1 0x00021630 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_CHAN_DLY_CYC_DQS 0x00021634 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_WR_CHAN_DLY_CYC_ECC 0x00021638 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ0_CS2 0x0002163c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ1_CS2 0x00021640 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ2_CS2 0x00021644 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ3_CS2 0x00021648 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ4_CS2 0x0002164c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ5_CS2 0x00021650 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ6_CS2 0x00021654 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ7_CS2 0x00021658 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DMI_CS2 0x0002165c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ0_CS3 0x00021660 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ1_CS3 0x00021664 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ2_CS3 0x00021668 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ3_CS3 0x0002166c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ4_CS3 0x00021670 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ5_CS3 0x00021674 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ6_CS3 0x00021678 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DQ7_CS3 0x0002167c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_WR_DMI_CS3 0x00021680 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_ADJUST_WR_DQ_DMI_CS2 0x00021684 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_ADJUST_WR_DQ_DMI_CS3 0x00021688 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQSP_CS2 0x0002168c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQSN_CS2 0x00021690 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQSP_CS3 0x00021694 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQSN_CS3 0x00021698 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ0_CS0 0x0002169c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ1_CS0 0x000216a0 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ2_CS0 0x000216a4 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ3_CS0 0x000216a8 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ4_CS0 0x000216ac 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ5_CS0 0x000216b0 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ6_CS0 0x000216b4 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ7_CS0 0x000216b8 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DM_CS0 0x000216bc 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ0_CS1 0x000216c0 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ1_CS1 0x000216c4 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ2_CS1 0x000216c8 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ3_CS1 0x000216cc 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ4_CS1 0x000216d0 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ5_CS1 0x000216d4 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ6_CS1 0x000216d8 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ7_CS1 0x000216dc 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DM_CS1 0x000216e0 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ0_CS2 0x000216e4 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ1_CS2 0x000216e8 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ2_CS2 0x000216ec 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ3_CS2 0x000216f0 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ4_CS2 0x000216f4 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ5_CS2 0x000216f8 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ6_CS2 0x000216fc 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ7_CS2 0x00021700 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DM_CS2 0x00021704 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ0_CS3 0x00021708 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ1_CS3 0x0002170c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ2_CS3 0x00021710 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ3_CS3 0x00021714 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ4_CS3 0x00021718 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ5_CS3 0x0002171c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ6_CS3 0x00021720 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DQ7_CS3 0x00021724 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CONTROL_RD_DM_CS3 0x00021728 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQS_P_DRIVE_PAD_CTL 0x0002172c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DQS_N_DRIVE_PAD_CTL 0x00021730 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_LINK_ECC_ERR_INJ_CTRL 0x00021734 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_READ_LINK_ECC_SBE_STAT 0x00021738 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_READ_LINK_ECC_MBE_STAT 0x0002173c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_DFI_ERROR_MASK   0x00021740 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CALIB_CONTROL 0x00021744 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CALIB_FSM_STATUS 0x00021748 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CALIB_RESULTS_DQ0 0x0002174c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CALIB_RESULTS_DQ1 0x00021750 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CALIB_RESULTS_DQ2 0x00021754 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CALIB_RESULTS_DQ3 0x00021758 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CALIB_RESULTS_DQ4 0x0002175c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CALIB_RESULTS_DQ5 0x00021760 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CALIB_RESULTS_DQ6 0x00021764 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CALIB_RESULTS_DQ7 0x00021768 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CALIB_RESULTS_DM 0x0002176c 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CALIB_RESULTS_DQS 0x00021770 
#define DDR34_CORE_PHY_BYTE_LANE_0_B_VDL_CALIB_SAMPLE_STATUS 0x00021774 



#define DDR34_CORE_PHY_BYTE_LANE_1_B_BL_SCRATCH_REG   0x00021800 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ0_CS0 0x00021804 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ1_CS0 0x00021808 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ2_CS0 0x0002180c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ3_CS0 0x00021810 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ4_CS0 0x00021814 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ5_CS0 0x00021818 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ6_CS0 0x0002181c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ7_CS0 0x00021820 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DMI_CS0 0x00021824 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ0_CS1 0x00021828 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ1_CS1 0x0002182c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ2_CS1 0x00021830 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ3_CS1 0x00021834 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ4_CS1 0x00021838 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ5_CS1 0x0002183c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ6_CS1 0x00021840 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ7_CS1 0x00021844 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DMI_CS1 0x00021848 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_ADJUST_WR_DQ_DMI_CS0 0x00021858 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_ADJUST_WR_DQ_DMI_CS1 0x0002185c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQSP_CS0 0x00021864 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQSN_CS0 0x00021868 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQSP_CS1 0x000218b4 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQSN_CS1 0x000218b8 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_CHAN_DLY_CYC_DQ0 0x00021908 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_CHAN_DLY_CYC_DQ1 0x0002190c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_CHAN_DLY_CYC_DQ2 0x00021910 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_CHAN_DLY_CYC_DQ3 0x00021914 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_CHAN_DLY_CYC_DQ4 0x00021918 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_CHAN_DLY_CYC_DQ5 0x0002191c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_CHAN_DLY_CYC_DQ6 0x00021920 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_CHAN_DLY_CYC_DQ7 0x00021924 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_CHAN_DLY_CYC_DMI 0x00021928 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_READ_CONTROL     0x0002192c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_READ_FIFO_ADDR   0x00021930 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_READ_FIFO_DATA   0x00021934 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_READ_FIFO_DMI    0x00021938 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_READ_FIFO_STATUS 0x0002193c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_READ_FIFO_CLEAR  0x00021940 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_RANK_ERROR_STATUS 0x00021944 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_RANK_CLEAR    0x00021948 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DYNAMIC_CLOCK_CONTROL 0x0002194c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_IDLE_PAD_CONTROL 0x00021950 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DRIVE_PAD_CTL    0x00021954 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_STATIC_PAD_CTL   0x0002195c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQ_RX_TRIM       0x00021960 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQS_RX_TRIM      0x00021964 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQ0_CTLE_CTRL    0x00021968 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQ1_CTLE_CTRL    0x0002196c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQ2_CTLE_CTRL    0x00021970 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQ3_CTLE_CTRL    0x00021974 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQ4_CTLE_CTRL    0x00021978 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQ5_CTLE_CTRL    0x0002197c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQ6_CTLE_CTRL    0x00021980 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQ7_CTLE_CTRL    0x00021984 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DMI_CTLE_CTRL    0x00021988 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQS_CTLE_CTRL    0x0002198c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_PREAMBLE_MODE 0x00021990 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_READ_CHAN_FIFO_CLEAR 0x00021994 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_MRR_READ_DATA    0x00021998 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_MRR_READ_STATUS  0x0002199c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_MRR_READ_STATUS_CLEAR 0x000219a0 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQ_DMI_DQS_READBACK 0x000219a4 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_LEAKAGE_TEST     0x000219a8 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_CBT_STATUS       0x000219ac 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_CBT_STATUS_CLEAR 0x000219b0 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VREF_DAC_CONTROL 0x000219b4 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VREF_DAC_CONTROL1 0x000219b8 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_READ_EN_DLY_STAGES 0x000219fc 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_BUSY_ERROR_STATUS 0x00021a00 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_BL_SPARE_REG     0x00021a04 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQS 0x00021a28 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_ECC_CS0 0x00021a2c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_ECC_CS1 0x00021a30 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_CHAN_DLY_CYC_DQS 0x00021a34 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_WR_CHAN_DLY_CYC_ECC 0x00021a38 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ0_CS2 0x00021a3c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ1_CS2 0x00021a40 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ2_CS2 0x00021a44 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ3_CS2 0x00021a48 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ4_CS2 0x00021a4c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ5_CS2 0x00021a50 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ6_CS2 0x00021a54 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ7_CS2 0x00021a58 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DMI_CS2 0x00021a5c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ0_CS3 0x00021a60 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ1_CS3 0x00021a64 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ2_CS3 0x00021a68 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ3_CS3 0x00021a6c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ4_CS3 0x00021a70 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ5_CS3 0x00021a74 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ6_CS3 0x00021a78 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DQ7_CS3 0x00021a7c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_WR_DMI_CS3 0x00021a80 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_ADJUST_WR_DQ_DMI_CS2 0x00021a84 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_ADJUST_WR_DQ_DMI_CS3 0x00021a88 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQSP_CS2 0x00021a8c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQSN_CS2 0x00021a90 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQSP_CS3 0x00021a94 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQSN_CS3 0x00021a98 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ0_CS0 0x00021a9c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ1_CS0 0x00021aa0 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ2_CS0 0x00021aa4 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ3_CS0 0x00021aa8 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ4_CS0 0x00021aac 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ5_CS0 0x00021ab0 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ6_CS0 0x00021ab4 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ7_CS0 0x00021ab8 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DM_CS0 0x00021abc 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ0_CS1 0x00021ac0 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ1_CS1 0x00021ac4 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ2_CS1 0x00021ac8 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ3_CS1 0x00021acc 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ4_CS1 0x00021ad0 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ5_CS1 0x00021ad4 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ6_CS1 0x00021ad8 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ7_CS1 0x00021adc 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DM_CS1 0x00021ae0 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ0_CS2 0x00021ae4 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ1_CS2 0x00021ae8 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ2_CS2 0x00021aec 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ3_CS2 0x00021af0 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ4_CS2 0x00021af4 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ5_CS2 0x00021af8 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ6_CS2 0x00021afc 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ7_CS2 0x00021b00 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DM_CS2 0x00021b04 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ0_CS3 0x00021b08 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ1_CS3 0x00021b0c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ2_CS3 0x00021b10 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ3_CS3 0x00021b14 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ4_CS3 0x00021b18 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ5_CS3 0x00021b1c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ6_CS3 0x00021b20 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DQ7_CS3 0x00021b24 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CONTROL_RD_DM_CS3 0x00021b28 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQS_P_DRIVE_PAD_CTL 0x00021b2c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DQS_N_DRIVE_PAD_CTL 0x00021b30 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_LINK_ECC_ERR_INJ_CTRL 0x00021b34 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_READ_LINK_ECC_SBE_STAT 0x00021b38 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_READ_LINK_ECC_MBE_STAT 0x00021b3c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_DFI_ERROR_MASK   0x00021b40 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CALIB_CONTROL 0x00021b44 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CALIB_FSM_STATUS 0x00021b48 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CALIB_RESULTS_DQ0 0x00021b4c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CALIB_RESULTS_DQ1 0x00021b50 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CALIB_RESULTS_DQ2 0x00021b54 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CALIB_RESULTS_DQ3 0x00021b58 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CALIB_RESULTS_DQ4 0x00021b5c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CALIB_RESULTS_DQ5 0x00021b60 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CALIB_RESULTS_DQ6 0x00021b64 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CALIB_RESULTS_DQ7 0x00021b68 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CALIB_RESULTS_DM 0x00021b6c 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CALIB_RESULTS_DQS 0x00021b70 
#define DDR34_CORE_PHY_BYTE_LANE_1_B_VDL_CALIB_SAMPLE_STATUS 0x00021b74 



#define DDR34_CORE_PHY_PHYBIST_CONTROL                0x00022000 
#define DDR34_CORE_PHY_PHYBIST_SEED                   0x00022004 
#define DDR34_CORE_PHY_PHYBIST_CA_MASK                0x00022008 
#define DDR34_CORE_PHY_PHYBIST_DQ_MASK0               0x0002200c 
#define DDR34_CORE_PHY_PHYBIST_DQ_MASK1               0x00022010 
#define DDR34_CORE_PHY_PHYBIST_DQ_MASK2               0x00022014 
#define DDR34_CORE_PHY_PHYBIST_DQ_MASK3               0x00022018 
#define DDR34_CORE_PHY_PHYBIST_STATUS                 0x0002201c 
#define DDR34_CORE_PHY_PHYBIST_CTL_STATUS             0x00022020 
#define DDR34_CORE_PHY_PHYBIST_BL0_STATUS             0x00022024 
#define DDR34_CORE_PHY_PHYBIST_BL1_STATUS             0x00022028 
#define DDR34_CORE_PHY_PHYBIST_BL2_STATUS             0x0002202c 
#define DDR34_CORE_PHY_PHYBIST_BL3_STATUS             0x00022030 
#define DDR34_CORE_PHY_PHYBIST_WCK_MASK               0x00022034 
#define DDR34_CORE_PHY_PHYBIST_WCK_STATUS             0x00022038 
#define DDR34_CORE_PHY_PHYBIST_CONTROL2               0x0002203c 
#define DDR34_CORE_PHY_PHYBIST_FREQ_COUNTER           0x00022040 



#define DPFE_CONTROLLER_CORE_REV_ID              0x00030000 
#define DPFE_CONTROLLER_CONFIG                   0x00030004 
#define DPFE_CONTROLLER_CORE_OPTIONS             0x00030008 
#define DPFE_CONTROLLER_SPARE_1                  0x0003000c 
#define DPFE_CONTROLLER_SPARE_2                  0x00030010 
#define DPFE_CONTROLLER_ARB_REQ_MASK             0x00030014 
#define DPFE_CONTROLLER_REFRESH_CONTROL          0x00030018 
#define DPFE_CONTROLLER_REFRESH_ADDR             0x0003001c 
#define DPFE_CONTROLLER_REFRESH_PERIOD           0x00030020 
#define DPFE_CONTROLLER_REFRESH_PAIR_CONTROL     0x00030024 
#define DPFE_CONTROLLER_REFRESH_PAIR_DELAY       0x00030028 
#define DPFE_CONTROLLER_REFRESH_STATUS           0x0003002c 
#define DPFE_CONTROLLER_ZQCS_CONTROL             0x00030030 
#define DPFE_CONTROLLER_ZQCS_ADDR                0x00030034 
#define DPFE_CONTROLLER_ZQCS_PERIOD              0x00030038 
#define DPFE_CONTROLLER_ZQCS_PAIR_CONTROL        0x0003003c 
#define DPFE_CONTROLLER_ZQCS_PAIR_DELAY          0x00030040 
#define DPFE_CONTROLLER_ZQCS_STATUS              0x00030044 
#define DPFE_CONTROLLER_SEQ_TIMING_0             0x00030048 
#define DPFE_CONTROLLER_SEQ_TIMING_1             0x0003004c 
#define DPFE_CONTROLLER_SEQ_TIMING_2             0x00030050 
#define DPFE_CONTROLLER_SEQ_TIMING_3             0x00030054 
#define DPFE_CONTROLLER_SEQ_TIMING_4             0x00030058 
#define DPFE_CONTROLLER_DUAL_RANK_TIMING         0x0003005c 
#define DPFE_CONTROLLER_DFI_PHASE_ENABLE         0x00030060 
#define DPFE_CONTROLLER_DFI_IDLE_CMD             0x00030064 
#define DPFE_CONTROLLER_DFI_CONTROL              0x00030068 
#define DPFE_CONTROLLER_DFI_STATUS               0x0003006c 
#define DPFE_CONTROLLER_CMD_INVERT_CONTROL       0x00030070 
#define DPFE_CONTROLLER_MIN_DQ_IDLE_CONTROL      0x00030074 
#define DPFE_CONTROLLER_WCK_CTRL                 0x00030078 
#define DPFE_CONTROLLER_WCK_STATUS               0x0003007c 
#define DPFE_CONTROLLER_SEQ_TIMING_5             0x00030080 



#define DPFE_EDIS_0_REV_ID                       0x00030400 
#define DPFE_EDIS_0_CTRL_TRIG                    0x00030404 
#define DPFE_EDIS_0_CTRL_MODE                    0x00030408 
#define DPFE_EDIS_0_CTRL_SIZE                    0x0003040c 
#define DPFE_EDIS_0_CTRL_ADDR_START              0x00030410 
#define DPFE_EDIS_0_CTRL_ADDR_START_EXT          0x00030414 
#define DPFE_EDIS_0_CTRL_ADDR_END                0x00030418 
#define DPFE_EDIS_0_CTRL_ADDR_END_EXT            0x0003041c 
#define DPFE_EDIS_0_CTRL_WRITE_MASKS             0x00030420 
#define DPFE_EDIS_0_CTRL_WRITE_MASKS_HI          0x00030424 
#define DPFE_EDIS_0_CTRL_WRITE_MASKS_EX          0x00030428 
#define DPFE_EDIS_0_CTRL_SIZE_EXT                0x00030430 
#define DPFE_EDIS_0_STAT_MAIN                    0x00030440 
#define DPFE_EDIS_0_STAT_WORDS_WRITTEN           0x00030444 
#define DPFE_EDIS_0_STAT_WORDS_READ              0x00030448 
#define DPFE_EDIS_0_STAT_ERROR_COUNT             0x0003044c 
#define DPFE_EDIS_0_STAT_ERROR_BITS              0x00030450 
#define DPFE_EDIS_0_STAT_ERROR_BITS_HI           0x00030454 
#define DPFE_EDIS_0_STAT_ERROR_BITS_EX           0x00030458 
#define DPFE_EDIS_0_STAT_ADDR_LAST               0x0003045c 
#define DPFE_EDIS_0_STAT_ADDR_LAST_EXT           0x00030460 
#define DPFE_EDIS_0_STAT_CLOCK_CYCLES            0x00030464 
#define DPFE_EDIS_0_STAT_DATA_PORT               0x00030468 
#define DPFE_EDIS_0_STAT_DEBUG                   0x0003046c 
#define DPFE_EDIS_0_GEN_LFSR_STATE_0             0x000304c0 
#define DPFE_EDIS_0_GEN_LFSR_STATE_1             0x000304c4 
#define DPFE_EDIS_0_GEN_LFSR_STATE_2             0x000304c8 
#define DPFE_EDIS_0_GEN_LFSR_STATE_3             0x000304cc 
#define DPFE_EDIS_0_GEN_CLOCK                    0x000304d0 
#define DPFE_EDIS_0_GEN_PATTERN                  0x000304d4 
#define DPFE_EDIS_0_BYTELANE_0_CTRL_LO           0x00030500 
#define DPFE_EDIS_0_BYTELANE_0_CTRL_HI           0x00030504 
#define DPFE_EDIS_0_BYTELANE_1_CTRL_LO           0x00030508 
#define DPFE_EDIS_0_BYTELANE_1_CTRL_HI           0x0003050c 
#define DPFE_EDIS_0_BYTELANE_2_CTRL_LO           0x00030510 
#define DPFE_EDIS_0_BYTELANE_2_CTRL_HI           0x00030514 
#define DPFE_EDIS_0_BYTELANE_3_CTRL_LO           0x00030518 
#define DPFE_EDIS_0_BYTELANE_3_CTRL_HI           0x0003051c 
#define DPFE_EDIS_0_BYTELANE_0_STAT_LO           0x00030580 
#define DPFE_EDIS_0_BYTELANE_0_STAT_HI           0x00030584 
#define DPFE_EDIS_0_BYTELANE_1_STAT_LO           0x00030588 
#define DPFE_EDIS_0_BYTELANE_1_STAT_HI           0x0003058c 
#define DPFE_EDIS_0_BYTELANE_2_STAT_LO           0x00030590 
#define DPFE_EDIS_0_BYTELANE_2_STAT_HI           0x00030594 
#define DPFE_EDIS_0_BYTELANE_3_STAT_LO           0x00030598 
#define DPFE_EDIS_0_BYTELANE_3_STAT_HI           0x0003059c 
#define DPFE_EDIS_0_BYTELANE_0_DMI_CTRL          0x000305a0 
#define DPFE_EDIS_0_BYTELANE_1_DMI_CTRL          0x000305a4 
#define DPFE_EDIS_0_BYTELANE_2_DMI_CTRL          0x000305a8 
#define DPFE_EDIS_0_BYTELANE_3_DMI_CTRL          0x000305ac 
#define DPFE_EDIS_0_BYTELANE_0_DMI_STAT          0x000305b0 
#define DPFE_EDIS_0_BYTELANE_1_DMI_STAT          0x000305b4 
#define DPFE_EDIS_0_BYTELANE_2_DMI_STAT          0x000305b8 
#define DPFE_EDIS_0_BYTELANE_3_DMI_STAT          0x000305bc 
#define DPFE_EDIS_0_DMI_STAT_ERROR_BITS          0x000305c0 
#define DPFE_EDIS_0_STAT_DMI_PORT                0x000305c4 



#define DPFE_EDIS_1_REV_ID                       0x00030800 
#define DPFE_EDIS_1_CTRL_TRIG                    0x00030804 
#define DPFE_EDIS_1_CTRL_MODE                    0x00030808 
#define DPFE_EDIS_1_CTRL_SIZE                    0x0003080c 
#define DPFE_EDIS_1_CTRL_ADDR_START              0x00030810 
#define DPFE_EDIS_1_CTRL_ADDR_START_EXT          0x00030814 
#define DPFE_EDIS_1_CTRL_ADDR_END                0x00030818 
#define DPFE_EDIS_1_CTRL_ADDR_END_EXT            0x0003081c 
#define DPFE_EDIS_1_CTRL_WRITE_MASKS             0x00030820 
#define DPFE_EDIS_1_CTRL_WRITE_MASKS_HI          0x00030824 
#define DPFE_EDIS_1_CTRL_WRITE_MASKS_EX          0x00030828 
#define DPFE_EDIS_1_CTRL_SIZE_EXT                0x00030830 
#define DPFE_EDIS_1_STAT_MAIN                    0x00030840 
#define DPFE_EDIS_1_STAT_WORDS_WRITTEN           0x00030844 
#define DPFE_EDIS_1_STAT_WORDS_READ              0x00030848 
#define DPFE_EDIS_1_STAT_ERROR_COUNT             0x0003084c 
#define DPFE_EDIS_1_STAT_ERROR_BITS              0x00030850 
#define DPFE_EDIS_1_STAT_ERROR_BITS_HI           0x00030854 
#define DPFE_EDIS_1_STAT_ERROR_BITS_EX           0x00030858 
#define DPFE_EDIS_1_STAT_ADDR_LAST               0x0003085c 
#define DPFE_EDIS_1_STAT_ADDR_LAST_EXT           0x00030860 
#define DPFE_EDIS_1_STAT_CLOCK_CYCLES            0x00030864 
#define DPFE_EDIS_1_STAT_DATA_PORT               0x00030868 
#define DPFE_EDIS_1_STAT_DEBUG                   0x0003086c 
#define DPFE_EDIS_1_GEN_LFSR_STATE_0             0x000308c0 
#define DPFE_EDIS_1_GEN_LFSR_STATE_1             0x000308c4 
#define DPFE_EDIS_1_GEN_LFSR_STATE_2             0x000308c8 
#define DPFE_EDIS_1_GEN_LFSR_STATE_3             0x000308cc 
#define DPFE_EDIS_1_GEN_CLOCK                    0x000308d0 
#define DPFE_EDIS_1_GEN_PATTERN                  0x000308d4 
#define DPFE_EDIS_1_BYTELANE_0_CTRL_LO           0x00030900 
#define DPFE_EDIS_1_BYTELANE_0_CTRL_HI           0x00030904 
#define DPFE_EDIS_1_BYTELANE_1_CTRL_LO           0x00030908 
#define DPFE_EDIS_1_BYTELANE_1_CTRL_HI           0x0003090c 
#define DPFE_EDIS_1_BYTELANE_2_CTRL_LO           0x00030910 
#define DPFE_EDIS_1_BYTELANE_2_CTRL_HI           0x00030914 
#define DPFE_EDIS_1_BYTELANE_3_CTRL_LO           0x00030918 
#define DPFE_EDIS_1_BYTELANE_3_CTRL_HI           0x0003091c 
#define DPFE_EDIS_1_BYTELANE_0_STAT_LO           0x00030980 
#define DPFE_EDIS_1_BYTELANE_0_STAT_HI           0x00030984 
#define DPFE_EDIS_1_BYTELANE_1_STAT_LO           0x00030988 
#define DPFE_EDIS_1_BYTELANE_1_STAT_HI           0x0003098c 
#define DPFE_EDIS_1_BYTELANE_2_STAT_LO           0x00030990 
#define DPFE_EDIS_1_BYTELANE_2_STAT_HI           0x00030994 
#define DPFE_EDIS_1_BYTELANE_3_STAT_LO           0x00030998 
#define DPFE_EDIS_1_BYTELANE_3_STAT_HI           0x0003099c 
#define DPFE_EDIS_1_BYTELANE_0_DMI_CTRL          0x000309a0 
#define DPFE_EDIS_1_BYTELANE_1_DMI_CTRL          0x000309a4 
#define DPFE_EDIS_1_BYTELANE_2_DMI_CTRL          0x000309a8 
#define DPFE_EDIS_1_BYTELANE_3_DMI_CTRL          0x000309ac 
#define DPFE_EDIS_1_BYTELANE_0_DMI_STAT          0x000309b0 
#define DPFE_EDIS_1_BYTELANE_1_DMI_STAT          0x000309b4 
#define DPFE_EDIS_1_BYTELANE_2_DMI_STAT          0x000309b8 
#define DPFE_EDIS_1_BYTELANE_3_DMI_STAT          0x000309bc 
#define DPFE_EDIS_1_DMI_STAT_ERROR_BITS          0x000309c0 
#define DPFE_EDIS_1_STAT_DMI_PORT                0x000309c4 



#define DPFE_CPU_RESET                           0x00032000 
#define DPFE_CPU_HST2CPU_MBX                     0x00032010 
#define DPFE_CPU_CPU2HST_MBX                     0x00032014 
#define DPFE_CPU_MBX_STAT                        0x00032018 
#define DPFE_CPU_WATCHDOG                        0x00032020 
#define DPFE_CPU_CPU_PC                          0x00032024 
#define DPFE_CPU_SIGNAL_CTRL                     0x00032028 
#define DPFE_CPU_SIGNAL_STAT                     0x0003202c 
#define DPFE_CPU_SIGNAL_STAT_INT_MASK            0x00032030 
#define DPFE_CPU_TIMER_0_FREQ_DIVIDE             0x00032040 
#define DPFE_CPU_TIMER_0_TERMINAL_COUNT          0x00032044 
#define DPFE_CPU_TIMER_0_DIVIDE_VALUE            0x00032048 
#define DPFE_CPU_TIMER_0_TIMER_VALUE             0x0003204c 
#define DPFE_CPU_TIMER_0_CTRL_STATUS             0x00032050 
#define DPFE_CPU_TIMER_1_FREQ_DIVIDE             0x00032060 
#define DPFE_CPU_TIMER_1_TERMINAL_COUNT          0x00032064 
#define DPFE_CPU_TIMER_1_DIVIDE_VALUE            0x00032068 
#define DPFE_CPU_TIMER_1_TIMER_VALUE             0x0003206c 
#define DPFE_CPU_TIMER_1_CTRL_STATUS             0x00032070 
#define DPFE_CPU_TIMER_2_FREQ_DIVIDE             0x00032080 
#define DPFE_CPU_TIMER_2_TERMINAL_COUNT          0x00032084 
#define DPFE_CPU_TIMER_2_DIVIDE_VALUE            0x00032088 
#define DPFE_CPU_TIMER_2_TIMER_VALUE             0x0003208c 
#define DPFE_CPU_TIMER_2_CTRL_STATUS             0x00032090 
#define DPFE_CPU_TIMER_3_FREQ_DIVIDE             0x000320a0 
#define DPFE_CPU_TIMER_3_TERMINAL_COUNT          0x000320a4 
#define DPFE_CPU_TIMER_3_DIVIDE_VALUE            0x000320a8 
#define DPFE_CPU_TIMER_3_TIMER_VALUE             0x000320ac 
#define DPFE_CPU_TIMER_3_CTRL_STATUS             0x000320b0 
#define DPFE_CPU_IMEM_CHECKSUM                   0x000320b4 
#define DPFE_CPU_DMEM_CHECKSUM                   0x000320b8 
#define DPFE_CPU_FWMEM0                          0x00032100 
#define DPFE_CPU_FWMEM1                          0x00032104 
#define DPFE_CPU_FWMEM2                          0x00032108 
#define DPFE_CPU_FWMEM3                          0x0003210c 
#define DPFE_CPU_FWMEM4                          0x00032110 
#define DPFE_CPU_FWMEM5                          0x00032114 
#define DPFE_CPU_FWMEM6                          0x00032118 
#define DPFE_CPU_FWMEM7                          0x0003211c 
#define DPFE_CPU_FWMEM8                          0x00032120 
#define DPFE_CPU_FWMEM9                          0x00032124 
#define DPFE_CPU_FWMEM10                         0x00032128 
#define DPFE_CPU_FWMEM11                         0x0003212c 
#define DPFE_CPU_FWMEM12                         0x00032130 
#define DPFE_CPU_FWMEM13                         0x00032134 
#define DPFE_CPU_FWMEM14                         0x00032138 
#define DPFE_CPU_FWMEM15                         0x0003213c 
#define DPFE_CPU_FWMEM16                         0x00032140 
#define DPFE_CPU_FWMEM17                         0x00032144 
#define DPFE_CPU_FWMEM18                         0x00032148 
#define DPFE_CPU_FWMEM19                         0x0003214c 
#define DPFE_CPU_FWMEM20                         0x00032150 
#define DPFE_CPU_FWMEM21                         0x00032154 
#define DPFE_CPU_FWMEM22                         0x00032158 
#define DPFE_CPU_FWMEM23                         0x0003215c 
#define DPFE_CPU_FWMEM24                         0x00032160 
#define DPFE_CPU_FWMEM25                         0x00032164 
#define DPFE_CPU_FWMEM26                         0x00032168 
#define DPFE_CPU_FWMEM27                         0x0003216c 
#define DPFE_CPU_FWMEM28                         0x00032170 
#define DPFE_CPU_FWMEM29                         0x00032174 
#define DPFE_CPU_FWMEM30                         0x00032178 
#define DPFE_CPU_FWMEM31                         0x0003217c 
#define DPFE_CPU_FWMEM32                         0x00032180 
#define DPFE_CPU_FWMEM33                         0x00032184 
#define DPFE_CPU_FWMEM34                         0x00032188 
#define DPFE_CPU_FWMEM35                         0x0003218c 
#define DPFE_CPU_FWMEM36                         0x00032190 
#define DPFE_CPU_FWMEM37                         0x00032194 
#define DPFE_CPU_FWMEM38                         0x00032198 
#define DPFE_CPU_FWMEM39                         0x0003219c 
#define DPFE_CPU_FWMEM40                         0x000321a0 
#define DPFE_CPU_FWMEM41                         0x000321a4 
#define DPFE_CPU_FWMEM42                         0x000321a8 
#define DPFE_CPU_FWMEM43                         0x000321ac 
#define DPFE_CPU_FWMEM44                         0x000321b0 
#define DPFE_CPU_FWMEM45                         0x000321b4 
#define DPFE_CPU_FWMEM46                         0x000321b8 
#define DPFE_CPU_FWMEM47                         0x000321bc 
#define DPFE_CPU_FWMEM48                         0x000321c0 
#define DPFE_CPU_FWMEM49                         0x000321c4 
#define DPFE_CPU_FWMEM50                         0x000321c8 
#define DPFE_CPU_FWMEM51                         0x000321cc 
#define DPFE_CPU_FWMEM52                         0x000321d0 
#define DPFE_CPU_FWMEM53                         0x000321d4 
#define DPFE_CPU_FWMEM54                         0x000321d8 
#define DPFE_CPU_FWMEM55                         0x000321dc 
#define DPFE_CPU_FWMEM56                         0x000321e0 
#define DPFE_CPU_FWMEM57                         0x000321e4 
#define DPFE_CPU_FWMEM58                         0x000321e8 
#define DPFE_CPU_FWMEM59                         0x000321ec 
#define DPFE_CPU_FWMEM60                         0x000321f0 
#define DPFE_CPU_FWMEM61                         0x000321f4 
#define DPFE_CPU_FWMEM62                         0x000321f8 
#define DPFE_CPU_FWMEM63                         0x000321fc 
#define DPFE_CPU_FWMEM64                         0x00032200 
#define DPFE_CPU_FWMEM65                         0x00032204 
#define DPFE_CPU_FWMEM66                         0x00032208 
#define DPFE_CPU_FWMEM67                         0x0003220c 
#define DPFE_CPU_FWMEM68                         0x00032210 
#define DPFE_CPU_FWMEM69                         0x00032214 
#define DPFE_CPU_FWMEM70                         0x00032218 
#define DPFE_CPU_FWMEM71                         0x0003221c 
#define DPFE_CPU_FWMEM72                         0x00032220 
#define DPFE_CPU_FWMEM73                         0x00032224 
#define DPFE_CPU_FWMEM74                         0x00032228 
#define DPFE_CPU_FWMEM75                         0x0003222c 
#define DPFE_CPU_FWMEM76                         0x00032230 
#define DPFE_CPU_FWMEM77                         0x00032234 
#define DPFE_CPU_FWMEM78                         0x00032238 
#define DPFE_CPU_FWMEM79                         0x0003223c 
#define DPFE_CPU_FWMEM80                         0x00032240 
#define DPFE_CPU_FWMEM81                         0x00032244 
#define DPFE_CPU_FWMEM82                         0x00032248 
#define DPFE_CPU_FWMEM83                         0x0003224c 
#define DPFE_CPU_FWMEM84                         0x00032250 
#define DPFE_CPU_FWMEM85                         0x00032254 
#define DPFE_CPU_FWMEM86                         0x00032258 
#define DPFE_CPU_FWMEM87                         0x0003225c 
#define DPFE_CPU_FWMEM88                         0x00032260 
#define DPFE_CPU_FWMEM89                         0x00032264 
#define DPFE_CPU_FWMEM90                         0x00032268 
#define DPFE_CPU_FWMEM91                         0x0003226c 
#define DPFE_CPU_FWMEM92                         0x00032270 
#define DPFE_CPU_FWMEM93                         0x00032274 
#define DPFE_CPU_FWMEM94                         0x00032278 
#define DPFE_CPU_FWMEM95                         0x0003227c 
#define DPFE_CPU_FWMEM96                         0x00032280 
#define DPFE_CPU_FWMEM97                         0x00032284 
#define DPFE_CPU_FWMEM98                         0x00032288 
#define DPFE_CPU_FWMEM99                         0x0003228c 
#define DPFE_CPU_FWMEM100                        0x00032290 
#define DPFE_CPU_FWMEM101                        0x00032294 
#define DPFE_CPU_FWMEM102                        0x00032298 
#define DPFE_CPU_FWMEM103                        0x0003229c 
#define DPFE_CPU_FWMEM104                        0x000322a0 
#define DPFE_CPU_FWMEM105                        0x000322a4 
#define DPFE_CPU_FWMEM106                        0x000322a8 
#define DPFE_CPU_FWMEM107                        0x000322ac 
#define DPFE_CPU_FWMEM108                        0x000322b0 
#define DPFE_CPU_FWMEM109                        0x000322b4 
#define DPFE_CPU_FWMEM110                        0x000322b8 
#define DPFE_CPU_FWMEM111                        0x000322bc 
#define DPFE_CPU_FWMEM112                        0x000322c0 
#define DPFE_CPU_FWMEM113                        0x000322c4 
#define DPFE_CPU_FWMEM114                        0x000322c8 
#define DPFE_CPU_FWMEM115                        0x000322cc 
#define DPFE_CPU_FWMEM116                        0x000322d0 
#define DPFE_CPU_FWMEM117                        0x000322d4 
#define DPFE_CPU_FWMEM118                        0x000322d8 
#define DPFE_CPU_FWMEM119                        0x000322dc 
#define DPFE_CPU_FWMEM120                        0x000322e0 
#define DPFE_CPU_FWMEM121                        0x000322e4 
#define DPFE_CPU_FWMEM122                        0x000322e8 
#define DPFE_CPU_FWMEM123                        0x000322ec 
#define DPFE_CPU_FWMEM124                        0x000322f0 
#define DPFE_CPU_FWMEM125                        0x000322f4 
#define DPFE_CPU_FWMEM126                        0x000322f8 
#define DPFE_CPU_FWMEM127                        0x000322fc 



#define DPFE_UART_DATA                           0x00033000 
#define DPFE_UART_CTL                            0x00033004 
#define DPFE_UART_STATUS                         0x00033008 


#define mc2_glb_acc_acc_eack_MASK                                  0x80000000
#define mc2_glb_acc_acc_eack_ALIGN                                 0
#define mc2_glb_acc_acc_eack_BITS                                  1
#define mc2_glb_acc_acc_eack_SHIFT                                 31
#define mc2_glb_acc_acc_eack_DEFAULT                               0x00000000


#define mc2_glb_acc_reserved0_MASK                                 0x7fffff00
#define mc2_glb_acc_reserved0_ALIGN                                0
#define mc2_glb_acc_reserved0_BITS                                 23
#define mc2_glb_acc_reserved0_SHIFT                                8


#define mc2_glb_acc_acc_sw_MASK                                    0x00000080
#define mc2_glb_acc_acc_sw_ALIGN                                   0
#define mc2_glb_acc_acc_sw_BITS                                    1
#define mc2_glb_acc_acc_sw_SHIFT                                   7
#define mc2_glb_acc_acc_sw_DEFAULT                                 0x00000001


#define mc2_glb_acc_acc_sr_MASK                                    0x00000040
#define mc2_glb_acc_acc_sr_ALIGN                                   0
#define mc2_glb_acc_acc_sr_BITS                                    1
#define mc2_glb_acc_acc_sr_SHIFT                                   6
#define mc2_glb_acc_acc_sr_DEFAULT                                 0x00000001


#define mc2_glb_acc_acc_nsw_MASK                                   0x00000020
#define mc2_glb_acc_acc_nsw_ALIGN                                  0
#define mc2_glb_acc_acc_nsw_BITS                                   1
#define mc2_glb_acc_acc_nsw_SHIFT                                  5
#define mc2_glb_acc_acc_nsw_DEFAULT                                0x00000001


#define mc2_glb_acc_acc_nsr_MASK                                   0x00000010
#define mc2_glb_acc_acc_nsr_ALIGN                                  0
#define mc2_glb_acc_acc_nsr_BITS                                   1
#define mc2_glb_acc_acc_nsr_SHIFT                                  4
#define mc2_glb_acc_acc_nsr_DEFAULT                                0x00000001


#define mc2_glb_acc_perm_sw_MASK                                   0x00000008
#define mc2_glb_acc_perm_sw_ALIGN                                  0
#define mc2_glb_acc_perm_sw_BITS                                   1
#define mc2_glb_acc_perm_sw_SHIFT                                  3
#define mc2_glb_acc_perm_sw_DEFAULT                                0x00000001


#define mc2_glb_acc_perm_sr_MASK                                   0x00000004
#define mc2_glb_acc_perm_sr_ALIGN                                  0
#define mc2_glb_acc_perm_sr_BITS                                   1
#define mc2_glb_acc_perm_sr_SHIFT                                  2
#define mc2_glb_acc_perm_sr_DEFAULT                                0x00000001


#define mc2_glb_acc_perm_nsw_MASK                                  0x00000002
#define mc2_glb_acc_perm_nsw_ALIGN                                 0
#define mc2_glb_acc_perm_nsw_BITS                                  1
#define mc2_glb_acc_perm_nsw_SHIFT                                 1
#define mc2_glb_acc_perm_nsw_DEFAULT                               0x00000001


#define mc2_glb_acc_perm_nsr_MASK                                  0x00000001
#define mc2_glb_acc_perm_nsr_ALIGN                                 0
#define mc2_glb_acc_perm_nsr_BITS                                  1
#define mc2_glb_acc_perm_nsr_SHIFT                                 0
#define mc2_glb_acc_perm_nsr_DEFAULT                               0x00000001




#define mc2_glb_vers_reserved0_MASK                                0xffff0000
#define mc2_glb_vers_reserved0_ALIGN                               0
#define mc2_glb_vers_reserved0_BITS                                16
#define mc2_glb_vers_reserved0_SHIFT                               16


#define mc2_glb_vers_VERSION_MAJOR_MASK                            0x0000ff00
#define mc2_glb_vers_VERSION_MAJOR_ALIGN                           0
#define mc2_glb_vers_VERSION_MAJOR_BITS                            8
#define mc2_glb_vers_VERSION_MAJOR_SHIFT                           8
#define mc2_glb_vers_VERSION_MAJOR_DEFAULT                         0x00000005


#define mc2_glb_vers_VERSION_MINOR_MASK                            0x000000ff
#define mc2_glb_vers_VERSION_MINOR_ALIGN                           0
#define mc2_glb_vers_VERSION_MINOR_BITS                            8
#define mc2_glb_vers_VERSION_MINOR_SHIFT                           0
#define mc2_glb_vers_VERSION_MINOR_DEFAULT                         0x00000005




#define mc2_glb_gcfg_dram_en_MASK                                  0x80000000
#define mc2_glb_gcfg_dram_en_ALIGN                                 0
#define mc2_glb_gcfg_dram_en_BITS                                  1
#define mc2_glb_gcfg_dram_en_SHIFT                                 31
#define mc2_glb_gcfg_dram_en_DEFAULT                               0x00000000


#define mc2_glb_gcfg_dfi_en_MASK                                   0x40000000
#define mc2_glb_gcfg_dfi_en_ALIGN                                  0
#define mc2_glb_gcfg_dfi_en_BITS                                   1
#define mc2_glb_gcfg_dfi_en_SHIFT                                  30
#define mc2_glb_gcfg_dfi_en_DEFAULT                                0x00000000


#define mc2_glb_gcfg_reserved0_MASK                                0x20000000
#define mc2_glb_gcfg_reserved0_ALIGN                               0
#define mc2_glb_gcfg_reserved0_BITS                                1
#define mc2_glb_gcfg_reserved0_SHIFT                               29


#define mc2_glb_gcfg_exe_notify_mode_MASK                          0x18000000
#define mc2_glb_gcfg_exe_notify_mode_ALIGN                         0
#define mc2_glb_gcfg_exe_notify_mode_BITS                          2
#define mc2_glb_gcfg_exe_notify_mode_SHIFT                         27
#define mc2_glb_gcfg_exe_notify_mode_DEFAULT                       0x00000000


#define mc2_glb_gcfg_sref_slow_clk_en_MASK                         0x04000000
#define mc2_glb_gcfg_sref_slow_clk_en_ALIGN                        0
#define mc2_glb_gcfg_sref_slow_clk_en_BITS                         1
#define mc2_glb_gcfg_sref_slow_clk_en_SHIFT                        26
#define mc2_glb_gcfg_sref_slow_clk_en_DEFAULT                      0x00000000


#define mc2_glb_gcfg_phy_dfi_mode_MASK                             0x03000000
#define mc2_glb_gcfg_phy_dfi_mode_ALIGN                            0
#define mc2_glb_gcfg_phy_dfi_mode_BITS                             2
#define mc2_glb_gcfg_phy_dfi_mode_SHIFT                            24
#define mc2_glb_gcfg_phy_dfi_mode_DEFAULT                          0x00000001


#define mc2_glb_gcfg_reserved1_MASK                                0x00e00000
#define mc2_glb_gcfg_reserved1_ALIGN                               0
#define mc2_glb_gcfg_reserved1_BITS                                3
#define mc2_glb_gcfg_reserved1_SHIFT                               21


#define mc2_glb_gcfg_dpfe_block_dam_rbus_MASK                      0x00100000
#define mc2_glb_gcfg_dpfe_block_dam_rbus_ALIGN                     0
#define mc2_glb_gcfg_dpfe_block_dam_rbus_BITS                      1
#define mc2_glb_gcfg_dpfe_block_dam_rbus_SHIFT                     20
#define mc2_glb_gcfg_dpfe_block_dam_rbus_DEFAULT                   0x00000000


#define mc2_glb_gcfg_dpfe_block_dmem_read_MASK                     0x00080000
#define mc2_glb_gcfg_dpfe_block_dmem_read_ALIGN                    0
#define mc2_glb_gcfg_dpfe_block_dmem_read_BITS                     1
#define mc2_glb_gcfg_dpfe_block_dmem_read_SHIFT                    19
#define mc2_glb_gcfg_dpfe_block_dmem_read_DEFAULT                  0x00000000


#define mc2_glb_gcfg_dpfe_block_dmem_write_MASK                    0x00040000
#define mc2_glb_gcfg_dpfe_block_dmem_write_ALIGN                   0
#define mc2_glb_gcfg_dpfe_block_dmem_write_BITS                    1
#define mc2_glb_gcfg_dpfe_block_dmem_write_SHIFT                   18
#define mc2_glb_gcfg_dpfe_block_dmem_write_DEFAULT                 0x00000000


#define mc2_glb_gcfg_dpfe_block_imem_read_MASK                     0x00020000
#define mc2_glb_gcfg_dpfe_block_imem_read_ALIGN                    0
#define mc2_glb_gcfg_dpfe_block_imem_read_BITS                     1
#define mc2_glb_gcfg_dpfe_block_imem_read_SHIFT                    17
#define mc2_glb_gcfg_dpfe_block_imem_read_DEFAULT                  0x00000000


#define mc2_glb_gcfg_dpfe_block_imem_write_MASK                    0x00010000
#define mc2_glb_gcfg_dpfe_block_imem_write_ALIGN                   0
#define mc2_glb_gcfg_dpfe_block_imem_write_BITS                    1
#define mc2_glb_gcfg_dpfe_block_imem_write_SHIFT                   16
#define mc2_glb_gcfg_dpfe_block_imem_write_DEFAULT                 0x00000000


#define mc2_glb_gcfg_dpfe_disable_cpu_MASK                         0x00008000
#define mc2_glb_gcfg_dpfe_disable_cpu_ALIGN                        0
#define mc2_glb_gcfg_dpfe_disable_cpu_BITS                         1
#define mc2_glb_gcfg_dpfe_disable_cpu_SHIFT                        15
#define mc2_glb_gcfg_dpfe_disable_cpu_DEFAULT                      0x00000000


#define mc2_glb_gcfg_reserved2_MASK                                0x00004000
#define mc2_glb_gcfg_reserved2_ALIGN                               0
#define mc2_glb_gcfg_reserved2_BITS                                1
#define mc2_glb_gcfg_reserved2_SHIFT                               14


#define mc2_glb_gcfg_wr_data_mode_MASK                             0x00002000
#define mc2_glb_gcfg_wr_data_mode_ALIGN                            0
#define mc2_glb_gcfg_wr_data_mode_BITS                             1
#define mc2_glb_gcfg_wr_data_mode_SHIFT                            13
#define mc2_glb_gcfg_wr_data_mode_DEFAULT                          0x00000000


#define mc2_glb_gcfg_reserved3_MASK                                0x00001000
#define mc2_glb_gcfg_reserved3_ALIGN                               0
#define mc2_glb_gcfg_reserved3_BITS                                1
#define mc2_glb_gcfg_reserved3_SHIFT                               12


#define mc2_glb_gcfg_shmoo_done_MASK                               0x00000800
#define mc2_glb_gcfg_shmoo_done_ALIGN                              0
#define mc2_glb_gcfg_shmoo_done_BITS                               1
#define mc2_glb_gcfg_shmoo_done_SHIFT                              11
#define mc2_glb_gcfg_shmoo_done_DEFAULT                            0x00000000


#define mc2_glb_gcfg_mclksrc_MASK                                  0x00000600
#define mc2_glb_gcfg_mclksrc_ALIGN                                 0
#define mc2_glb_gcfg_mclksrc_BITS                                  2
#define mc2_glb_gcfg_mclksrc_SHIFT                                 9
#define mc2_glb_gcfg_mclksrc_DEFAULT                               0x00000000


#define mc2_glb_gcfg_meminitdone_MASK                              0x00000100
#define mc2_glb_gcfg_meminitdone_ALIGN                             0
#define mc2_glb_gcfg_meminitdone_BITS                              1
#define mc2_glb_gcfg_meminitdone_SHIFT                             8
#define mc2_glb_gcfg_meminitdone_DEFAULT                           0x00000000


#define mc2_glb_gcfg_dpfe_uart_tx_share_en_MASK                    0x00000080
#define mc2_glb_gcfg_dpfe_uart_tx_share_en_ALIGN                   0
#define mc2_glb_gcfg_dpfe_uart_tx_share_en_BITS                    1
#define mc2_glb_gcfg_dpfe_uart_tx_share_en_SHIFT                   7
#define mc2_glb_gcfg_dpfe_uart_tx_share_en_DEFAULT                 0x00000000


#define mc2_glb_gcfg_dpfe_uart_tx_en_MASK                          0x00000040
#define mc2_glb_gcfg_dpfe_uart_tx_en_ALIGN                         0
#define mc2_glb_gcfg_dpfe_uart_tx_en_BITS                          1
#define mc2_glb_gcfg_dpfe_uart_tx_en_SHIFT                         6
#define mc2_glb_gcfg_dpfe_uart_tx_en_DEFAULT                       0x00000000


#define mc2_glb_gcfg_dpfe_uart_rx_mode_MASK                        0x00000030
#define mc2_glb_gcfg_dpfe_uart_rx_mode_ALIGN                       0
#define mc2_glb_gcfg_dpfe_uart_rx_mode_BITS                        2
#define mc2_glb_gcfg_dpfe_uart_rx_mode_SHIFT                       4
#define mc2_glb_gcfg_dpfe_uart_rx_mode_DEFAULT                     0x00000000


#define mc2_glb_gcfg_sec_intr_mask_lock_MASK                       0x00000008
#define mc2_glb_gcfg_sec_intr_mask_lock_ALIGN                      0
#define mc2_glb_gcfg_sec_intr_mask_lock_BITS                       1
#define mc2_glb_gcfg_sec_intr_mask_lock_SHIFT                      3
#define mc2_glb_gcfg_sec_intr_mask_lock_DEFAULT                    0x00000000


#define mc2_glb_gcfg_reserved4_MASK                                0x00000006
#define mc2_glb_gcfg_reserved4_ALIGN                               0
#define mc2_glb_gcfg_reserved4_BITS                                2
#define mc2_glb_gcfg_reserved4_SHIFT                               1


#define mc2_glb_gcfg_dpath_mode_MASK                               0x00000001
#define mc2_glb_gcfg_dpath_mode_ALIGN                              0
#define mc2_glb_gcfg_dpath_mode_BITS                               1
#define mc2_glb_gcfg_dpath_mode_SHIFT                              0
#define mc2_glb_gcfg_dpath_mode_DEFAULT                            0x00000000




#define mc2_glb_auto_self_refresh_enable_MASK                      0x80000000
#define mc2_glb_auto_self_refresh_enable_ALIGN                     0
#define mc2_glb_auto_self_refresh_enable_BITS                      1
#define mc2_glb_auto_self_refresh_enable_SHIFT                     31
#define mc2_glb_auto_self_refresh_enable_DEFAULT                   0x00000000


#define mc2_glb_auto_self_refresh_immediate_MASK                   0x40000000
#define mc2_glb_auto_self_refresh_immediate_ALIGN                  0
#define mc2_glb_auto_self_refresh_immediate_BITS                   1
#define mc2_glb_auto_self_refresh_immediate_SHIFT                  30
#define mc2_glb_auto_self_refresh_immediate_DEFAULT                0x00000000


#define mc2_glb_auto_self_refresh_idle_count_MASK                  0x3fffffff
#define mc2_glb_auto_self_refresh_idle_count_ALIGN                 0
#define mc2_glb_auto_self_refresh_idle_count_BITS                  30
#define mc2_glb_auto_self_refresh_idle_count_SHIFT                 0
#define mc2_glb_auto_self_refresh_idle_count_DEFAULT               0x00000000




#define mc2_glb_pwr_mgr_reserved0_MASK                             0xffff0000
#define mc2_glb_pwr_mgr_reserved0_ALIGN                            0
#define mc2_glb_pwr_mgr_reserved0_BITS                             16
#define mc2_glb_pwr_mgr_reserved0_SHIFT                            16


#define mc2_glb_pwr_mgr_idle_mask_MASK                             0x0000ffff
#define mc2_glb_pwr_mgr_idle_mask_ALIGN                            0
#define mc2_glb_pwr_mgr_idle_mask_BITS                             16
#define mc2_glb_pwr_mgr_idle_mask_SHIFT                            0
#define mc2_glb_pwr_mgr_idle_mask_DEFAULT                          0x00000000




#define mc2_glb_pwr_mgr_status_reserved0_MASK                      0xff000000
#define mc2_glb_pwr_mgr_status_reserved0_ALIGN                     0
#define mc2_glb_pwr_mgr_status_reserved0_BITS                      8
#define mc2_glb_pwr_mgr_status_reserved0_SHIFT                     24


#define mc2_glb_pwr_mgr_status_dbg_status_MASK                     0x00ffff00
#define mc2_glb_pwr_mgr_status_dbg_status_ALIGN                    0
#define mc2_glb_pwr_mgr_status_dbg_status_BITS                     16
#define mc2_glb_pwr_mgr_status_dbg_status_SHIFT                    8
#define mc2_glb_pwr_mgr_status_dbg_status_DEFAULT                  0x00000000


#define mc2_glb_pwr_mgr_status_state_MASK                          0x000000ff
#define mc2_glb_pwr_mgr_status_state_ALIGN                         0
#define mc2_glb_pwr_mgr_status_state_BITS                          8
#define mc2_glb_pwr_mgr_status_state_SHIFT                         0
#define mc2_glb_pwr_mgr_status_state_DEFAULT                       0x00000000




#define mc2_glb_clk_ctrl_reserved0_MASK                            0xffffffc0
#define mc2_glb_clk_ctrl_reserved0_ALIGN                           0
#define mc2_glb_clk_ctrl_reserved0_BITS                            26
#define mc2_glb_clk_ctrl_reserved0_SHIFT                           6


#define mc2_glb_clk_ctrl_clk_dis_lp5_sch_MASK                      0x00000020
#define mc2_glb_clk_ctrl_clk_dis_lp5_sch_ALIGN                     0
#define mc2_glb_clk_ctrl_clk_dis_lp5_sch_BITS                      1
#define mc2_glb_clk_ctrl_clk_dis_lp5_sch_SHIFT                     5
#define mc2_glb_clk_ctrl_clk_dis_lp5_sch_DEFAULT                   0x00000000


#define mc2_glb_clk_ctrl_clk_dis_lp4_sch_MASK                      0x00000010
#define mc2_glb_clk_ctrl_clk_dis_lp4_sch_ALIGN                     0
#define mc2_glb_clk_ctrl_clk_dis_lp4_sch_BITS                      1
#define mc2_glb_clk_ctrl_clk_dis_lp4_sch_SHIFT                     4
#define mc2_glb_clk_ctrl_clk_dis_lp4_sch_DEFAULT                   0x00000000


#define mc2_glb_clk_ctrl_reserved1_MASK                            0x00000008
#define mc2_glb_clk_ctrl_reserved1_ALIGN                           0
#define mc2_glb_clk_ctrl_reserved1_BITS                            1
#define mc2_glb_clk_ctrl_reserved1_SHIFT                           3


#define mc2_glb_clk_ctrl_clk_dis_cap_MASK                          0x00000004
#define mc2_glb_clk_ctrl_clk_dis_cap_ALIGN                         0
#define mc2_glb_clk_ctrl_clk_dis_cap_BITS                          1
#define mc2_glb_clk_ctrl_clk_dis_cap_SHIFT                         2
#define mc2_glb_clk_ctrl_clk_dis_cap_DEFAULT                       0x00000000


#define mc2_glb_clk_ctrl_clk_dis_ubus_1_MASK                       0x00000002
#define mc2_glb_clk_ctrl_clk_dis_ubus_1_ALIGN                      0
#define mc2_glb_clk_ctrl_clk_dis_ubus_1_BITS                       1
#define mc2_glb_clk_ctrl_clk_dis_ubus_1_SHIFT                      1
#define mc2_glb_clk_ctrl_clk_dis_ubus_1_DEFAULT                    0x00000000


#define mc2_glb_clk_ctrl_reserved2_MASK                            0x00000001
#define mc2_glb_clk_ctrl_reserved2_ALIGN                           0
#define mc2_glb_clk_ctrl_reserved2_BITS                            1
#define mc2_glb_clk_ctrl_reserved2_SHIFT                           0




#define mc2_axi_acc_acc_eack_MASK                                  0x80000000
#define mc2_axi_acc_acc_eack_ALIGN                                 0
#define mc2_axi_acc_acc_eack_BITS                                  1
#define mc2_axi_acc_acc_eack_SHIFT                                 31
#define mc2_axi_acc_acc_eack_DEFAULT                               0x00000000


#define mc2_axi_acc_reserved0_MASK                                 0x7fffff00
#define mc2_axi_acc_reserved0_ALIGN                                0
#define mc2_axi_acc_reserved0_BITS                                 23
#define mc2_axi_acc_reserved0_SHIFT                                8


#define mc2_axi_acc_acc_sw_MASK                                    0x00000080
#define mc2_axi_acc_acc_sw_ALIGN                                   0
#define mc2_axi_acc_acc_sw_BITS                                    1
#define mc2_axi_acc_acc_sw_SHIFT                                   7
#define mc2_axi_acc_acc_sw_DEFAULT                                 0x00000001


#define mc2_axi_acc_acc_sr_MASK                                    0x00000040
#define mc2_axi_acc_acc_sr_ALIGN                                   0
#define mc2_axi_acc_acc_sr_BITS                                    1
#define mc2_axi_acc_acc_sr_SHIFT                                   6
#define mc2_axi_acc_acc_sr_DEFAULT                                 0x00000001


#define mc2_axi_acc_acc_nsw_MASK                                   0x00000020
#define mc2_axi_acc_acc_nsw_ALIGN                                  0
#define mc2_axi_acc_acc_nsw_BITS                                   1
#define mc2_axi_acc_acc_nsw_SHIFT                                  5
#define mc2_axi_acc_acc_nsw_DEFAULT                                0x00000001


#define mc2_axi_acc_acc_nsr_MASK                                   0x00000010
#define mc2_axi_acc_acc_nsr_ALIGN                                  0
#define mc2_axi_acc_acc_nsr_BITS                                   1
#define mc2_axi_acc_acc_nsr_SHIFT                                  4
#define mc2_axi_acc_acc_nsr_DEFAULT                                0x00000001


#define mc2_axi_acc_perm_sw_MASK                                   0x00000008
#define mc2_axi_acc_perm_sw_ALIGN                                  0
#define mc2_axi_acc_perm_sw_BITS                                   1
#define mc2_axi_acc_perm_sw_SHIFT                                  3
#define mc2_axi_acc_perm_sw_DEFAULT                                0x00000001


#define mc2_axi_acc_perm_sr_MASK                                   0x00000004
#define mc2_axi_acc_perm_sr_ALIGN                                  0
#define mc2_axi_acc_perm_sr_BITS                                   1
#define mc2_axi_acc_perm_sr_SHIFT                                  2
#define mc2_axi_acc_perm_sr_DEFAULT                                0x00000001


#define mc2_axi_acc_perm_nsw_MASK                                  0x00000002
#define mc2_axi_acc_perm_nsw_ALIGN                                 0
#define mc2_axi_acc_perm_nsw_BITS                                  1
#define mc2_axi_acc_perm_nsw_SHIFT                                 1
#define mc2_axi_acc_perm_nsw_DEFAULT                               0x00000001


#define mc2_axi_acc_perm_nsr_MASK                                  0x00000001
#define mc2_axi_acc_perm_nsr_ALIGN                                 0
#define mc2_axi_acc_perm_nsr_BITS                                  1
#define mc2_axi_acc_perm_nsr_SHIFT                                 0
#define mc2_axi_acc_perm_nsr_DEFAULT                               0x00000001




#define mc2_axi_ver_reserved0_MASK                                 0xffffff00
#define mc2_axi_ver_reserved0_ALIGN                                0
#define mc2_axi_ver_reserved0_BITS                                 24
#define mc2_axi_ver_reserved0_SHIFT                                8


#define mc2_axi_ver_version_MASK                                   0x000000ff
#define mc2_axi_ver_version_ALIGN                                  0
#define mc2_axi_ver_version_BITS                                   8
#define mc2_axi_ver_version_SHIFT                                  0
#define mc2_axi_ver_version_DEFAULT                                0x00000000




#define mc2_axi_CFG_reserved0_MASK                                 0xe0000000
#define mc2_axi_CFG_reserved0_ALIGN                                0
#define mc2_axi_CFG_reserved0_BITS                                 3
#define mc2_axi_CFG_reserved0_SHIFT                                29


#define mc2_axi_CFG_CPQ_WRITE_IN_TRANSIT_MASK                      0x1f800000
#define mc2_axi_CFG_CPQ_WRITE_IN_TRANSIT_ALIGN                     0
#define mc2_axi_CFG_CPQ_WRITE_IN_TRANSIT_BITS                      6
#define mc2_axi_CFG_CPQ_WRITE_IN_TRANSIT_SHIFT                     23
#define mc2_axi_CFG_CPQ_WRITE_IN_TRANSIT_DEFAULT                   0x00000008


#define mc2_axi_CFG_CPU_WRITE_IN_TRANSIT_MASK                      0x007e0000
#define mc2_axi_CFG_CPU_WRITE_IN_TRANSIT_ALIGN                     0
#define mc2_axi_CFG_CPU_WRITE_IN_TRANSIT_BITS                      6
#define mc2_axi_CFG_CPU_WRITE_IN_TRANSIT_SHIFT                     17
#define mc2_axi_CFG_CPU_WRITE_IN_TRANSIT_DEFAULT                   0x00000008


#define mc2_axi_CFG_WRITE_ACK_MODE_MASK                            0x00010000
#define mc2_axi_CFG_WRITE_ACK_MODE_ALIGN                           0
#define mc2_axi_CFG_WRITE_ACK_MODE_BITS                            1
#define mc2_axi_CFG_WRITE_ACK_MODE_SHIFT                           16
#define mc2_axi_CFG_WRITE_ACK_MODE_DEFAULT                         0x00000001


#define mc2_axi_CFG_reserved1_MASK                                 0x0000e000
#define mc2_axi_CFG_reserved1_ALIGN                                0
#define mc2_axi_CFG_reserved1_BITS                                 3
#define mc2_axi_CFG_reserved1_SHIFT                                13


#define mc2_axi_CFG_QDEPTH_DECR_SRC_MASK                           0x00001000
#define mc2_axi_CFG_QDEPTH_DECR_SRC_ALIGN                          0
#define mc2_axi_CFG_QDEPTH_DECR_SRC_BITS                           1
#define mc2_axi_CFG_QDEPTH_DECR_SRC_SHIFT                          12
#define mc2_axi_CFG_QDEPTH_DECR_SRC_DEFAULT                        0x00000000


#define mc2_axi_CFG_MC_CAP_MUX_SEL_MASK                            0x00000f00
#define mc2_axi_CFG_MC_CAP_MUX_SEL_ALIGN                           0
#define mc2_axi_CFG_MC_CAP_MUX_SEL_BITS                            4
#define mc2_axi_CFG_MC_CAP_MUX_SEL_SHIFT                           8
#define mc2_axi_CFG_MC_CAP_MUX_SEL_DEFAULT                         0x00000000


#define mc2_axi_CFG_MC_CAP_MUX_VLD_SEL_MASK                        0x000000c0
#define mc2_axi_CFG_MC_CAP_MUX_VLD_SEL_ALIGN                       0
#define mc2_axi_CFG_MC_CAP_MUX_VLD_SEL_BITS                        2
#define mc2_axi_CFG_MC_CAP_MUX_VLD_SEL_SHIFT                       6
#define mc2_axi_CFG_MC_CAP_MUX_VLD_SEL_DEFAULT                     0x00000000


#define mc2_axi_CFG_MC_CAP_MUX_TRIG_SEL_MASK                       0x00000030
#define mc2_axi_CFG_MC_CAP_MUX_TRIG_SEL_ALIGN                      0
#define mc2_axi_CFG_MC_CAP_MUX_TRIG_SEL_BITS                       2
#define mc2_axi_CFG_MC_CAP_MUX_TRIG_SEL_SHIFT                      4
#define mc2_axi_CFG_MC_CAP_MUX_TRIG_SEL_DEFAULT                    0x00000000


#define mc2_axi_CFG_RPT_NON_SECURE_ERR_MASK                        0x00000008
#define mc2_axi_CFG_RPT_NON_SECURE_ERR_ALIGN                       0
#define mc2_axi_CFG_RPT_NON_SECURE_ERR_BITS                        1
#define mc2_axi_CFG_RPT_NON_SECURE_ERR_SHIFT                       3
#define mc2_axi_CFG_RPT_NON_SECURE_ERR_DEFAULT                     0x00000000


#define mc2_axi_CFG_RPT_SECURE_ERR_MASK                            0x00000004
#define mc2_axi_CFG_RPT_SECURE_ERR_ALIGN                           0
#define mc2_axi_CFG_RPT_SECURE_ERR_BITS                            1
#define mc2_axi_CFG_RPT_SECURE_ERR_SHIFT                           2
#define mc2_axi_CFG_RPT_SECURE_ERR_DEFAULT                         0x00000000


#define mc2_axi_CFG_CMD_WAIT_WDATA_MASK                            0x00000002
#define mc2_axi_CFG_CMD_WAIT_WDATA_ALIGN                           0
#define mc2_axi_CFG_CMD_WAIT_WDATA_BITS                            1
#define mc2_axi_CFG_CMD_WAIT_WDATA_SHIFT                           1
#define mc2_axi_CFG_CMD_WAIT_WDATA_DEFAULT                         0x00000001


#define mc2_axi_CFG_DIS_RBUS_MSTR_MASK                             0x00000001
#define mc2_axi_CFG_DIS_RBUS_MSTR_ALIGN                            0
#define mc2_axi_CFG_DIS_RBUS_MSTR_BITS                             1
#define mc2_axi_CFG_DIS_RBUS_MSTR_SHIFT                            0
#define mc2_axi_CFG_DIS_RBUS_MSTR_DEFAULT                          0x00000000




#define mc2_axi_REP_ARB_MODE_reserved0_MASK                        0xff800000
#define mc2_axi_REP_ARB_MODE_reserved0_ALIGN                       0
#define mc2_axi_REP_ARB_MODE_reserved0_BITS                        9
#define mc2_axi_REP_ARB_MODE_reserved0_SHIFT                       23


#define mc2_axi_REP_ARB_MODE_AXI_STAT_TIME_TICK_MASK               0x00700000
#define mc2_axi_REP_ARB_MODE_AXI_STAT_TIME_TICK_ALIGN              0
#define mc2_axi_REP_ARB_MODE_AXI_STAT_TIME_TICK_BITS               3
#define mc2_axi_REP_ARB_MODE_AXI_STAT_TIME_TICK_SHIFT              20
#define mc2_axi_REP_ARB_MODE_AXI_STAT_TIME_TICK_DEFAULT            0x00000003


#define mc2_axi_REP_ARB_MODE_reserved1_MASK                        0x000c0000
#define mc2_axi_REP_ARB_MODE_reserved1_ALIGN                       0
#define mc2_axi_REP_ARB_MODE_reserved1_BITS                        2
#define mc2_axi_REP_ARB_MODE_reserved1_SHIFT                       18


#define mc2_axi_REP_ARB_MODE_AXI_STAT_SEL_MASK                     0x00030000
#define mc2_axi_REP_ARB_MODE_AXI_STAT_SEL_ALIGN                    0
#define mc2_axi_REP_ARB_MODE_AXI_STAT_SEL_BITS                     2
#define mc2_axi_REP_ARB_MODE_AXI_STAT_SEL_SHIFT                    16
#define mc2_axi_REP_ARB_MODE_AXI_STAT_SEL_DEFAULT                  0x00000003


#define mc2_axi_REP_ARB_MODE_reserved2_MASK                        0x0000f000
#define mc2_axi_REP_ARB_MODE_reserved2_ALIGN                       0
#define mc2_axi_REP_ARB_MODE_reserved2_BITS                        4
#define mc2_axi_REP_ARB_MODE_reserved2_SHIFT                       12


#define mc2_axi_REP_ARB_MODE_RD_BUFFER_SIZE_MASK                   0x00000800
#define mc2_axi_REP_ARB_MODE_RD_BUFFER_SIZE_ALIGN                  0
#define mc2_axi_REP_ARB_MODE_RD_BUFFER_SIZE_BITS                   1
#define mc2_axi_REP_ARB_MODE_RD_BUFFER_SIZE_SHIFT                  11
#define mc2_axi_REP_ARB_MODE_RD_BUFFER_SIZE_DEFAULT                0x00000000


#define mc2_axi_REP_ARB_MODE_BRESP_PIPELINE_LEN_MASK               0x00000780
#define mc2_axi_REP_ARB_MODE_BRESP_PIPELINE_LEN_ALIGN              0
#define mc2_axi_REP_ARB_MODE_BRESP_PIPELINE_LEN_BITS               4
#define mc2_axi_REP_ARB_MODE_BRESP_PIPELINE_LEN_SHIFT              7
#define mc2_axi_REP_ARB_MODE_BRESP_PIPELINE_LEN_DEFAULT            0x00000007


#define mc2_axi_REP_ARB_MODE_BRESP_PIPELINE_EN_MASK                0x00000040
#define mc2_axi_REP_ARB_MODE_BRESP_PIPELINE_EN_ALIGN               0
#define mc2_axi_REP_ARB_MODE_BRESP_PIPELINE_EN_BITS                1
#define mc2_axi_REP_ARB_MODE_BRESP_PIPELINE_EN_SHIFT               6
#define mc2_axi_REP_ARB_MODE_BRESP_PIPELINE_EN_DEFAULT             0x00000000


#define mc2_axi_REP_ARB_MODE_DIS_RRESP_ERR_MODE_MASK               0x00000020
#define mc2_axi_REP_ARB_MODE_DIS_RRESP_ERR_MODE_ALIGN              0
#define mc2_axi_REP_ARB_MODE_DIS_RRESP_ERR_MODE_BITS               1
#define mc2_axi_REP_ARB_MODE_DIS_RRESP_ERR_MODE_SHIFT              5
#define mc2_axi_REP_ARB_MODE_DIS_RRESP_ERR_MODE_DEFAULT            0x00000001


#define mc2_axi_REP_ARB_MODE_RD_FIFO_MODE_MASK                     0x00000010
#define mc2_axi_REP_ARB_MODE_RD_FIFO_MODE_ALIGN                    0
#define mc2_axi_REP_ARB_MODE_RD_FIFO_MODE_BITS                     1
#define mc2_axi_REP_ARB_MODE_RD_FIFO_MODE_SHIFT                    4
#define mc2_axi_REP_ARB_MODE_RD_FIFO_MODE_DEFAULT                  0x00000000


#define mc2_axi_REP_ARB_MODE_RD_PACKET_MODE_MASK                   0x00000008
#define mc2_axi_REP_ARB_MODE_RD_PACKET_MODE_ALIGN                  0
#define mc2_axi_REP_ARB_MODE_RD_PACKET_MODE_BITS                   1
#define mc2_axi_REP_ARB_MODE_RD_PACKET_MODE_SHIFT                  3
#define mc2_axi_REP_ARB_MODE_RD_PACKET_MODE_DEFAULT                0x00000000


#define mc2_axi_REP_ARB_MODE_DIS_BRESP_ERR_MODE_MASK               0x00000004
#define mc2_axi_REP_ARB_MODE_DIS_BRESP_ERR_MODE_ALIGN              0
#define mc2_axi_REP_ARB_MODE_DIS_BRESP_ERR_MODE_BITS               1
#define mc2_axi_REP_ARB_MODE_DIS_BRESP_ERR_MODE_SHIFT              2
#define mc2_axi_REP_ARB_MODE_DIS_BRESP_ERR_MODE_DEFAULT            0x00000001


#define mc2_axi_REP_ARB_MODE_WR_FIFO_MODE_MASK                     0x00000002
#define mc2_axi_REP_ARB_MODE_WR_FIFO_MODE_ALIGN                    0
#define mc2_axi_REP_ARB_MODE_WR_FIFO_MODE_BITS                     1
#define mc2_axi_REP_ARB_MODE_WR_FIFO_MODE_SHIFT                    1
#define mc2_axi_REP_ARB_MODE_WR_FIFO_MODE_DEFAULT                  0x00000000


#define mc2_axi_REP_ARB_MODE_reserved3_MASK                        0x00000001
#define mc2_axi_REP_ARB_MODE_reserved3_ALIGN                       0
#define mc2_axi_REP_ARB_MODE_reserved3_BITS                        1
#define mc2_axi_REP_ARB_MODE_reserved3_SHIFT                       0




#define mc2_axi_queue_cfg_reserved0_MASK                           0xfffffc00
#define mc2_axi_queue_cfg_reserved0_ALIGN                          0
#define mc2_axi_queue_cfg_reserved0_BITS                           22
#define mc2_axi_queue_cfg_reserved0_SHIFT                          10


#define mc2_axi_queue_cfg_disable_backpressure_MASK                0x00000200
#define mc2_axi_queue_cfg_disable_backpressure_ALIGN               0
#define mc2_axi_queue_cfg_disable_backpressure_BITS                1
#define mc2_axi_queue_cfg_disable_backpressure_SHIFT               9
#define mc2_axi_queue_cfg_disable_backpressure_DEFAULT             0x00000000


#define mc2_axi_queue_cfg_overflow_drop_MASK                       0x00000100
#define mc2_axi_queue_cfg_overflow_drop_ALIGN                      0
#define mc2_axi_queue_cfg_overflow_drop_BITS                       1
#define mc2_axi_queue_cfg_overflow_drop_SHIFT                      8
#define mc2_axi_queue_cfg_overflow_drop_DEFAULT                    0x00000000


#define mc2_axi_queue_cfg_reserved1_MASK                           0x000000f0
#define mc2_axi_queue_cfg_reserved1_ALIGN                          0
#define mc2_axi_queue_cfg_reserved1_BITS                           4
#define mc2_axi_queue_cfg_reserved1_SHIFT                          4


#define mc2_axi_queue_cfg_queue_start_MASK                         0x0000000f
#define mc2_axi_queue_cfg_queue_start_ALIGN                        0
#define mc2_axi_queue_cfg_queue_start_BITS                         4
#define mc2_axi_queue_cfg_queue_start_SHIFT                        0
#define mc2_axi_queue_cfg_queue_start_DEFAULT                      0x00000000




#define mc2_axi_queue_size0_reserved0_MASK                         0x80000000
#define mc2_axi_queue_size0_reserved0_ALIGN                        0
#define mc2_axi_queue_size0_reserved0_BITS                         1
#define mc2_axi_queue_size0_reserved0_SHIFT                        31


#define mc2_axi_queue_size0_size3_MASK                             0x7f000000
#define mc2_axi_queue_size0_size3_ALIGN                            0
#define mc2_axi_queue_size0_size3_BITS                             7
#define mc2_axi_queue_size0_size3_SHIFT                            24
#define mc2_axi_queue_size0_size3_DEFAULT                          0x00000038


#define mc2_axi_queue_size0_reserved1_MASK                         0x00800000
#define mc2_axi_queue_size0_reserved1_ALIGN                        0
#define mc2_axi_queue_size0_reserved1_BITS                         1
#define mc2_axi_queue_size0_reserved1_SHIFT                        23


#define mc2_axi_queue_size0_size2_MASK                             0x007f0000
#define mc2_axi_queue_size0_size2_ALIGN                            0
#define mc2_axi_queue_size0_size2_BITS                             7
#define mc2_axi_queue_size0_size2_SHIFT                            16
#define mc2_axi_queue_size0_size2_DEFAULT                          0x00000038


#define mc2_axi_queue_size0_reserved2_MASK                         0x00008000
#define mc2_axi_queue_size0_reserved2_ALIGN                        0
#define mc2_axi_queue_size0_reserved2_BITS                         1
#define mc2_axi_queue_size0_reserved2_SHIFT                        15


#define mc2_axi_queue_size0_size1_MASK                             0x00007f00
#define mc2_axi_queue_size0_size1_ALIGN                            0
#define mc2_axi_queue_size0_size1_BITS                             7
#define mc2_axi_queue_size0_size1_SHIFT                            8
#define mc2_axi_queue_size0_size1_DEFAULT                          0x00000020


#define mc2_axi_queue_size0_reserved3_MASK                         0x00000080
#define mc2_axi_queue_size0_reserved3_ALIGN                        0
#define mc2_axi_queue_size0_reserved3_BITS                         1
#define mc2_axi_queue_size0_reserved3_SHIFT                        7


#define mc2_axi_queue_size0_size0_MASK                             0x0000007f
#define mc2_axi_queue_size0_size0_ALIGN                            0
#define mc2_axi_queue_size0_size0_BITS                             7
#define mc2_axi_queue_size0_size0_SHIFT                            0
#define mc2_axi_queue_size0_size0_DEFAULT                          0x00000010




#define mc2_axi_queue_size1_reserved0_MASK                         0x80000000
#define mc2_axi_queue_size1_reserved0_ALIGN                        0
#define mc2_axi_queue_size1_reserved0_BITS                         1
#define mc2_axi_queue_size1_reserved0_SHIFT                        31


#define mc2_axi_queue_size1_size3_MASK                             0x7f000000
#define mc2_axi_queue_size1_size3_ALIGN                            0
#define mc2_axi_queue_size1_size3_BITS                             7
#define mc2_axi_queue_size1_size3_SHIFT                            24
#define mc2_axi_queue_size1_size3_DEFAULT                          0x00000038


#define mc2_axi_queue_size1_reserved1_MASK                         0x00800000
#define mc2_axi_queue_size1_reserved1_ALIGN                        0
#define mc2_axi_queue_size1_reserved1_BITS                         1
#define mc2_axi_queue_size1_reserved1_SHIFT                        23


#define mc2_axi_queue_size1_size2_MASK                             0x007f0000
#define mc2_axi_queue_size1_size2_ALIGN                            0
#define mc2_axi_queue_size1_size2_BITS                             7
#define mc2_axi_queue_size1_size2_SHIFT                            16
#define mc2_axi_queue_size1_size2_DEFAULT                          0x00000038


#define mc2_axi_queue_size1_reserved2_MASK                         0x00008000
#define mc2_axi_queue_size1_reserved2_ALIGN                        0
#define mc2_axi_queue_size1_reserved2_BITS                         1
#define mc2_axi_queue_size1_reserved2_SHIFT                        15


#define mc2_axi_queue_size1_size1_MASK                             0x00007f00
#define mc2_axi_queue_size1_size1_ALIGN                            0
#define mc2_axi_queue_size1_size1_BITS                             7
#define mc2_axi_queue_size1_size1_SHIFT                            8
#define mc2_axi_queue_size1_size1_DEFAULT                          0x00000020


#define mc2_axi_queue_size1_reserved3_MASK                         0x00000080
#define mc2_axi_queue_size1_reserved3_ALIGN                        0
#define mc2_axi_queue_size1_reserved3_BITS                         1
#define mc2_axi_queue_size1_reserved3_SHIFT                        7


#define mc2_axi_queue_size1_size0_MASK                             0x0000007f
#define mc2_axi_queue_size1_size0_ALIGN                            0
#define mc2_axi_queue_size1_size0_BITS                             7
#define mc2_axi_queue_size1_size0_SHIFT                            0
#define mc2_axi_queue_size1_size0_DEFAULT                          0x00000010




#define mc2_axi_queue_map0_reserved0_MASK                          0xffffff00
#define mc2_axi_queue_map0_reserved0_ALIGN                         0
#define mc2_axi_queue_map0_reserved0_BITS                          24
#define mc2_axi_queue_map0_reserved0_SHIFT                         8


#define mc2_axi_queue_map0_cpq_rd_MASK                             0x000000c0
#define mc2_axi_queue_map0_cpq_rd_ALIGN                            0
#define mc2_axi_queue_map0_cpq_rd_BITS                             2
#define mc2_axi_queue_map0_cpq_rd_SHIFT                            6
#define mc2_axi_queue_map0_cpq_rd_DEFAULT                          0x00000003


#define mc2_axi_queue_map0_cpq_wr_MASK                             0x00000030
#define mc2_axi_queue_map0_cpq_wr_ALIGN                            0
#define mc2_axi_queue_map0_cpq_wr_BITS                             2
#define mc2_axi_queue_map0_cpq_wr_SHIFT                            4
#define mc2_axi_queue_map0_cpq_wr_DEFAULT                          0x00000002


#define mc2_axi_queue_map0_cpu_rd_MASK                             0x0000000c
#define mc2_axi_queue_map0_cpu_rd_ALIGN                            0
#define mc2_axi_queue_map0_cpu_rd_BITS                             2
#define mc2_axi_queue_map0_cpu_rd_SHIFT                            2
#define mc2_axi_queue_map0_cpu_rd_DEFAULT                          0x00000001


#define mc2_axi_queue_map0_cpu_wr_MASK                             0x00000003
#define mc2_axi_queue_map0_cpu_wr_ALIGN                            0
#define mc2_axi_queue_map0_cpu_wr_BITS                             2
#define mc2_axi_queue_map0_cpu_wr_SHIFT                            0
#define mc2_axi_queue_map0_cpu_wr_DEFAULT                          0x00000000




#define mc2_axi_SCRATCH_scratch_MASK                               0xffffffff
#define mc2_axi_SCRATCH_scratch_ALIGN                              0
#define mc2_axi_SCRATCH_scratch_BITS                               32
#define mc2_axi_SCRATCH_scratch_SHIFT                              0
#define mc2_axi_SCRATCH_scratch_DEFAULT                            0x00000000




#define mc2_axi_AXI_DEBUG_0_0_RD_REP_SKD_COLL_MASK                 0x80000000
#define mc2_axi_AXI_DEBUG_0_0_RD_REP_SKD_COLL_ALIGN                0
#define mc2_axi_AXI_DEBUG_0_0_RD_REP_SKD_COLL_BITS                 1
#define mc2_axi_AXI_DEBUG_0_0_RD_REP_SKD_COLL_SHIFT                31
#define mc2_axi_AXI_DEBUG_0_0_RD_REP_SKD_COLL_DEFAULT              0x00000000


#define mc2_axi_AXI_DEBUG_0_0_RD_REP_SKD_OVF_UND_MASK              0x40000000
#define mc2_axi_AXI_DEBUG_0_0_RD_REP_SKD_OVF_UND_ALIGN             0
#define mc2_axi_AXI_DEBUG_0_0_RD_REP_SKD_OVF_UND_BITS              1
#define mc2_axi_AXI_DEBUG_0_0_RD_REP_SKD_OVF_UND_SHIFT             30
#define mc2_axi_AXI_DEBUG_0_0_RD_REP_SKD_OVF_UND_DEFAULT           0x00000000


#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_COLL_MASK                    0x20000000
#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_COLL_ALIGN                   0
#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_COLL_BITS                    1
#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_COLL_SHIFT                   29
#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_COLL_DEFAULT                 0x00000000


#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_OVF_MASK                     0x10000000
#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_OVF_ALIGN                    0
#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_OVF_BITS                     1
#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_OVF_SHIFT                    28
#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_OVF_DEFAULT                  0x00000000


#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_UNDF_MASK                    0x08000000
#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_UNDF_ALIGN                   0
#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_UNDF_BITS                    1
#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_UNDF_SHIFT                   27
#define mc2_axi_AXI_DEBUG_0_0_RD_CTXT_UNDF_DEFAULT                 0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_COLL_MASK                    0x04000000
#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_COLL_ALIGN                   0
#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_COLL_BITS                    1
#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_COLL_SHIFT                   26
#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_COLL_DEFAULT                 0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_OVF_MASK                     0x02000000
#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_OVF_ALIGN                    0
#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_OVF_BITS                     1
#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_OVF_SHIFT                    25
#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_OVF_DEFAULT                  0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_UNDF_MASK                    0x01000000
#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_UNDF_ALIGN                   0
#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_UNDF_BITS                    1
#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_UNDF_SHIFT                   24
#define mc2_axi_AXI_DEBUG_0_0_WR_CTXT_UNDF_DEFAULT                 0x00000000


#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_VLD_MASK                0x00800000
#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_VLD_ALIGN               0
#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_VLD_BITS                1
#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_VLD_SHIFT               23
#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_VLD_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_OVF_MASK                0x00400000
#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_OVF_ALIGN               0
#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_OVF_BITS                1
#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_OVF_SHIFT               22
#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_OVF_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_UNDF_MASK               0x00200000
#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_UNDF_ALIGN              0
#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_UNDF_BITS               1
#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_UNDF_SHIFT              21
#define mc2_axi_AXI_DEBUG_0_0_REQ_MGR_FIFO_UNDF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_VLD_MASK               0x00100000
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_VLD_ALIGN              0
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_VLD_BITS               1
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_VLD_SHIFT              20
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_VLD_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_OVF_MASK               0x00080000
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_OVF_ALIGN              0
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_OVF_BITS               1
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_OVF_SHIFT              19
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_OVF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_UNDF_MASK              0x00040000
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_UNDF_ALIGN             0
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_UNDF_BITS              1
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_UNDF_SHIFT             18
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_AFIFO_UNDF_DEFAULT           0x00000000


#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_VLD_MASK               0x00020000
#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_VLD_ALIGN              0
#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_VLD_BITS               1
#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_VLD_SHIFT              17
#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_VLD_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_OVF_MASK               0x00010000
#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_OVF_ALIGN              0
#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_OVF_BITS               1
#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_OVF_SHIFT              16
#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_OVF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_UNDF_MASK              0x00008000
#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_UNDF_ALIGN             0
#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_UNDF_BITS              1
#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_UNDF_SHIFT             15
#define mc2_axi_AXI_DEBUG_0_0_RD_RESP_AFIFO_UNDF_DEFAULT           0x00000000


#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_VLD_MASK                0x00004000
#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_VLD_ALIGN               0
#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_VLD_BITS                1
#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_VLD_SHIFT               14
#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_VLD_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_OVF_MASK                0x00002000
#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_OVF_ALIGN               0
#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_OVF_BITS                1
#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_OVF_SHIFT               13
#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_OVF_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_UNDF_MASK               0x00001000
#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_UNDF_ALIGN              0
#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_UNDF_BITS               1
#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_UNDF_SHIFT              12
#define mc2_axi_AXI_DEBUG_0_0_RD_REQ_AFIFO_UNDF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_VLD_MASK                 0x00000800
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_VLD_ALIGN                0
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_VLD_BITS                 1
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_VLD_SHIFT                11
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_VLD_DEFAULT              0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_OVF_MASK                 0x00000400
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_OVF_ALIGN                0
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_OVF_BITS                 1
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_OVF_SHIFT                10
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_OVF_DEFAULT              0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_UNDF_MASK                0x00000200
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_UNDF_ALIGN               0
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_UNDF_BITS                1
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_UNDF_SHIFT               9
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_FIFO_UNDF_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_VLD_MASK                0x00000100
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_VLD_ALIGN               0
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_VLD_BITS                1
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_VLD_SHIFT               8
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_VLD_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_OVF_MASK                0x00000080
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_OVF_ALIGN               0
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_OVF_BITS                1
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_OVF_SHIFT               7
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_OVF_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_UNDF_MASK               0x00000040
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_UNDF_ALIGN              0
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_UNDF_BITS               1
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_UNDF_SHIFT              6
#define mc2_axi_AXI_DEBUG_0_0_WR_DATA_FIFO_UNDF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_VLD_MASK                0x00000020
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_VLD_ALIGN               0
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_VLD_BITS                1
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_VLD_SHIFT               5
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_VLD_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_OVF_MASK                0x00000010
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_OVF_ALIGN               0
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_OVF_BITS                1
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_OVF_SHIFT               4
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_OVF_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_UNDF_MASK               0x00000008
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_UNDF_ALIGN              0
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_UNDF_BITS               1
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_UNDF_SHIFT              3
#define mc2_axi_AXI_DEBUG_0_0_WR_REQ_AFIFO_UNDF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_VLD_MASK               0x00000004
#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_VLD_ALIGN              0
#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_VLD_BITS               1
#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_VLD_SHIFT              2
#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_VLD_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_OVF_MASK               0x00000002
#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_OVF_ALIGN              0
#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_OVF_BITS               1
#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_OVF_SHIFT              1
#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_OVF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_UNDF_MASK              0x00000001
#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_UNDF_ALIGN             0
#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_UNDF_BITS              1
#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_UNDF_SHIFT             0
#define mc2_axi_AXI_DEBUG_0_0_FA_BRESP_FIFO_UNDF_DEFAULT           0x00000000




#define mc2_axi_AXI_DEBUG_1_0_RD_REP_SKD_COLL_MASK                 0x80000000
#define mc2_axi_AXI_DEBUG_1_0_RD_REP_SKD_COLL_ALIGN                0
#define mc2_axi_AXI_DEBUG_1_0_RD_REP_SKD_COLL_BITS                 1
#define mc2_axi_AXI_DEBUG_1_0_RD_REP_SKD_COLL_SHIFT                31
#define mc2_axi_AXI_DEBUG_1_0_RD_REP_SKD_COLL_DEFAULT              0x00000000


#define mc2_axi_AXI_DEBUG_1_0_RD_REP_SKD_OVF_UND_MASK              0x40000000
#define mc2_axi_AXI_DEBUG_1_0_RD_REP_SKD_OVF_UND_ALIGN             0
#define mc2_axi_AXI_DEBUG_1_0_RD_REP_SKD_OVF_UND_BITS              1
#define mc2_axi_AXI_DEBUG_1_0_RD_REP_SKD_OVF_UND_SHIFT             30
#define mc2_axi_AXI_DEBUG_1_0_RD_REP_SKD_OVF_UND_DEFAULT           0x00000000


#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_COLL_MASK                    0x20000000
#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_COLL_ALIGN                   0
#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_COLL_BITS                    1
#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_COLL_SHIFT                   29
#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_COLL_DEFAULT                 0x00000000


#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_OVF_MASK                     0x10000000
#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_OVF_ALIGN                    0
#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_OVF_BITS                     1
#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_OVF_SHIFT                    28
#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_OVF_DEFAULT                  0x00000000


#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_UNDF_MASK                    0x08000000
#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_UNDF_ALIGN                   0
#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_UNDF_BITS                    1
#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_UNDF_SHIFT                   27
#define mc2_axi_AXI_DEBUG_1_0_RD_CTXT_UNDF_DEFAULT                 0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_COLL_MASK                    0x04000000
#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_COLL_ALIGN                   0
#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_COLL_BITS                    1
#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_COLL_SHIFT                   26
#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_COLL_DEFAULT                 0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_OVF_MASK                     0x02000000
#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_OVF_ALIGN                    0
#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_OVF_BITS                     1
#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_OVF_SHIFT                    25
#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_OVF_DEFAULT                  0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_UNDF_MASK                    0x01000000
#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_UNDF_ALIGN                   0
#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_UNDF_BITS                    1
#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_UNDF_SHIFT                   24
#define mc2_axi_AXI_DEBUG_1_0_WR_CTXT_UNDF_DEFAULT                 0x00000000


#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_VLD_MASK                0x00800000
#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_VLD_ALIGN               0
#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_VLD_BITS                1
#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_VLD_SHIFT               23
#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_VLD_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_OVF_MASK                0x00400000
#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_OVF_ALIGN               0
#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_OVF_BITS                1
#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_OVF_SHIFT               22
#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_OVF_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_UNDF_MASK               0x00200000
#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_UNDF_ALIGN              0
#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_UNDF_BITS               1
#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_UNDF_SHIFT              21
#define mc2_axi_AXI_DEBUG_1_0_REQ_MGR_FIFO_UNDF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_VLD_MASK               0x00100000
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_VLD_ALIGN              0
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_VLD_BITS               1
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_VLD_SHIFT              20
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_VLD_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_OVF_MASK               0x00080000
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_OVF_ALIGN              0
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_OVF_BITS               1
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_OVF_SHIFT              19
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_OVF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_UNDF_MASK              0x00040000
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_UNDF_ALIGN             0
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_UNDF_BITS              1
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_UNDF_SHIFT             18
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_AFIFO_UNDF_DEFAULT           0x00000000


#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_VLD_MASK               0x00020000
#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_VLD_ALIGN              0
#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_VLD_BITS               1
#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_VLD_SHIFT              17
#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_VLD_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_OVF_MASK               0x00010000
#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_OVF_ALIGN              0
#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_OVF_BITS               1
#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_OVF_SHIFT              16
#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_OVF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_UNDF_MASK              0x00008000
#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_UNDF_ALIGN             0
#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_UNDF_BITS              1
#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_UNDF_SHIFT             15
#define mc2_axi_AXI_DEBUG_1_0_RD_RESP_AFIFO_UNDF_DEFAULT           0x00000000


#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_VLD_MASK                0x00004000
#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_VLD_ALIGN               0
#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_VLD_BITS                1
#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_VLD_SHIFT               14
#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_VLD_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_OVF_MASK                0x00002000
#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_OVF_ALIGN               0
#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_OVF_BITS                1
#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_OVF_SHIFT               13
#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_OVF_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_UNDF_MASK               0x00001000
#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_UNDF_ALIGN              0
#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_UNDF_BITS               1
#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_UNDF_SHIFT              12
#define mc2_axi_AXI_DEBUG_1_0_RD_REQ_AFIFO_UNDF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_VLD_MASK                 0x00000800
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_VLD_ALIGN                0
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_VLD_BITS                 1
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_VLD_SHIFT                11
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_VLD_DEFAULT              0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_OVF_MASK                 0x00000400
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_OVF_ALIGN                0
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_OVF_BITS                 1
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_OVF_SHIFT                10
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_OVF_DEFAULT              0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_UNDF_MASK                0x00000200
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_UNDF_ALIGN               0
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_UNDF_BITS                1
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_UNDF_SHIFT               9
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_FIFO_UNDF_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_VLD_MASK                0x00000100
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_VLD_ALIGN               0
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_VLD_BITS                1
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_VLD_SHIFT               8
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_VLD_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_OVF_MASK                0x00000080
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_OVF_ALIGN               0
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_OVF_BITS                1
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_OVF_SHIFT               7
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_OVF_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_UNDF_MASK               0x00000040
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_UNDF_ALIGN              0
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_UNDF_BITS               1
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_UNDF_SHIFT              6
#define mc2_axi_AXI_DEBUG_1_0_WR_DATA_FIFO_UNDF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_VLD_MASK                0x00000020
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_VLD_ALIGN               0
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_VLD_BITS                1
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_VLD_SHIFT               5
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_VLD_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_OVF_MASK                0x00000010
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_OVF_ALIGN               0
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_OVF_BITS                1
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_OVF_SHIFT               4
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_OVF_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_UNDF_MASK               0x00000008
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_UNDF_ALIGN              0
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_UNDF_BITS               1
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_UNDF_SHIFT              3
#define mc2_axi_AXI_DEBUG_1_0_WR_REQ_AFIFO_UNDF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_VLD_MASK               0x00000004
#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_VLD_ALIGN              0
#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_VLD_BITS               1
#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_VLD_SHIFT              2
#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_VLD_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_OVF_MASK               0x00000002
#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_OVF_ALIGN              0
#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_OVF_BITS               1
#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_OVF_SHIFT              1
#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_OVF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_UNDF_MASK              0x00000001
#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_UNDF_ALIGN             0
#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_UNDF_BITS              1
#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_UNDF_SHIFT             0
#define mc2_axi_AXI_DEBUG_1_0_FA_BRESP_FIFO_UNDF_DEFAULT           0x00000000




#define mc2_axi_AXI_DEBUG_MISC_MISC_ERR_MASK                       0xfe000000
#define mc2_axi_AXI_DEBUG_MISC_MISC_ERR_ALIGN                      0
#define mc2_axi_AXI_DEBUG_MISC_MISC_ERR_BITS                       7
#define mc2_axi_AXI_DEBUG_MISC_MISC_ERR_SHIFT                      25
#define mc2_axi_AXI_DEBUG_MISC_MISC_ERR_DEFAULT                    0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CPU_WR_IN_TRANSIT_MASK              0x01000000
#define mc2_axi_AXI_DEBUG_MISC_CPU_WR_IN_TRANSIT_ALIGN             0
#define mc2_axi_AXI_DEBUG_MISC_CPU_WR_IN_TRANSIT_BITS              1
#define mc2_axi_AXI_DEBUG_MISC_CPU_WR_IN_TRANSIT_SHIFT             24
#define mc2_axi_AXI_DEBUG_MISC_CPU_WR_IN_TRANSIT_DEFAULT           0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CPU_RD_IN_TRANSIT_MASK              0x00800000
#define mc2_axi_AXI_DEBUG_MISC_CPU_RD_IN_TRANSIT_ALIGN             0
#define mc2_axi_AXI_DEBUG_MISC_CPU_RD_IN_TRANSIT_BITS              1
#define mc2_axi_AXI_DEBUG_MISC_CPU_RD_IN_TRANSIT_SHIFT             23
#define mc2_axi_AXI_DEBUG_MISC_CPU_RD_IN_TRANSIT_DEFAULT           0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CPQ_WR_IN_TRANSIT_MASK              0x00400000
#define mc2_axi_AXI_DEBUG_MISC_CPQ_WR_IN_TRANSIT_ALIGN             0
#define mc2_axi_AXI_DEBUG_MISC_CPQ_WR_IN_TRANSIT_BITS              1
#define mc2_axi_AXI_DEBUG_MISC_CPQ_WR_IN_TRANSIT_SHIFT             22
#define mc2_axi_AXI_DEBUG_MISC_CPQ_WR_IN_TRANSIT_DEFAULT           0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CPQ_RD_IN_TRANSIT_MASK              0x00200000
#define mc2_axi_AXI_DEBUG_MISC_CPQ_RD_IN_TRANSIT_ALIGN             0
#define mc2_axi_AXI_DEBUG_MISC_CPQ_RD_IN_TRANSIT_BITS              1
#define mc2_axi_AXI_DEBUG_MISC_CPQ_RD_IN_TRANSIT_SHIFT             21
#define mc2_axi_AXI_DEBUG_MISC_CPQ_RD_IN_TRANSIT_DEFAULT           0x00000000


#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_VLD_MASK                0x00100000
#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_VLD_ALIGN               0
#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_VLD_BITS                1
#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_VLD_SHIFT               20
#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_VLD_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_OVF_MASK                0x00080000
#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_OVF_ALIGN               0
#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_OVF_BITS                1
#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_OVF_SHIFT               19
#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_OVF_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_UNDF_MASK               0x00040000
#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_UNDF_ALIGN              0
#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_UNDF_BITS               1
#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_UNDF_SHIFT              18
#define mc2_axi_AXI_DEBUG_MISC_WBF_IF_FIFO_UNDF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_VLD_MASK                0x00020000
#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_VLD_ALIGN               0
#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_VLD_BITS                1
#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_VLD_SHIFT               17
#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_VLD_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_OVF_MASK                0x00010000
#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_OVF_ALIGN               0
#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_OVF_BITS                1
#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_OVF_SHIFT               16
#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_OVF_DEFAULT             0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_UNDF_MASK               0x00008000
#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_UNDF_ALIGN              0
#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_UNDF_BITS               1
#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_UNDF_SHIFT              15
#define mc2_axi_AXI_DEBUG_MISC_CMD_IF_FIFO_UNDF_DEFAULT            0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_VLD_MASK            0x00004000
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_VLD_ALIGN           0
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_VLD_BITS            1
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_VLD_SHIFT           14
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_VLD_DEFAULT         0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_OVF_MASK            0x00002000
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_OVF_ALIGN           0
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_OVF_BITS            1
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_OVF_SHIFT           13
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_OVF_DEFAULT         0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_UNDF_MASK           0x00001000
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_UNDF_ALIGN          0
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_UNDF_BITS           1
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_UNDF_SHIFT          12
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_0_FIFO_UNDF_DEFAULT        0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_VLD_MASK            0x00000800
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_VLD_ALIGN           0
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_VLD_BITS            1
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_VLD_SHIFT           11
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_VLD_DEFAULT         0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_OVF_MASK            0x00000400
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_OVF_ALIGN           0
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_OVF_BITS            1
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_OVF_SHIFT           10
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_OVF_DEFAULT         0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_UNDF_MASK           0x00000200
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_UNDF_ALIGN          0
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_UNDF_BITS           1
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_UNDF_SHIFT          9
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_1_FIFO_UNDF_DEFAULT        0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_VLD_MASK        0x00000100
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_VLD_ALIGN       0
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_VLD_BITS        1
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_VLD_SHIFT       8
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_VLD_DEFAULT     0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_OVF_MASK        0x00000080
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_OVF_ALIGN       0
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_OVF_BITS        1
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_OVF_SHIFT       7
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_OVF_DEFAULT     0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_UNDF_MASK       0x00000040
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_UNDF_ALIGN      0
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_UNDF_BITS       1
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_UNDF_SHIFT      6
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_0_FIFO_UNDF_DEFAULT    0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_VLD_MASK        0x00000020
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_VLD_ALIGN       0
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_VLD_BITS        1
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_VLD_SHIFT       5
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_VLD_DEFAULT     0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_OVF_MASK        0x00000010
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_OVF_ALIGN       0
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_OVF_BITS        1
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_OVF_SHIFT       4
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_OVF_DEFAULT     0x00000000


#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_UNDF_MASK       0x00000008
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_UNDF_ALIGN      0
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_UNDF_BITS       1
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_UNDF_SHIFT      3
#define mc2_axi_AXI_DEBUG_MISC_CTXT_IDX_VLD_1_FIFO_UNDF_DEFAULT    0x00000000


#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_VLD_MASK                 0x00000004
#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_VLD_ALIGN                0
#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_VLD_BITS                 1
#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_VLD_SHIFT                2
#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_VLD_DEFAULT              0x00000000


#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_OVF_MASK                 0x00000002
#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_OVF_ALIGN                0
#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_OVF_BITS                 1
#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_OVF_SHIFT                1
#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_OVF_DEFAULT              0x00000000


#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_UNDF_MASK                0x00000001
#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_UNDF_ALIGN               0
#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_UNDF_BITS                1
#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_UNDF_SHIFT               0
#define mc2_axi_AXI_DEBUG_MISC_BRESP_FIFO_UNDF_DEFAULT             0x00000000




#define mc2_axi_AXI_DEBUG_WBF_ID_reserved0_MASK                    0xe0000000
#define mc2_axi_AXI_DEBUG_WBF_ID_reserved0_ALIGN                   0
#define mc2_axi_AXI_DEBUG_WBF_ID_reserved0_BITS                    3
#define mc2_axi_AXI_DEBUG_WBF_ID_reserved0_SHIFT                   29


#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_1_VLD_MASK                 0x10000000
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_1_VLD_ALIGN                0
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_1_VLD_BITS                 1
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_1_VLD_SHIFT                28
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_1_VLD_DEFAULT              0x00000000


#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_1_MASK                     0x0fff0000
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_1_ALIGN                    0
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_1_BITS                     12
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_1_SHIFT                    16
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_1_DEFAULT                  0x00000000


#define mc2_axi_AXI_DEBUG_WBF_ID_reserved1_MASK                    0x0000e000
#define mc2_axi_AXI_DEBUG_WBF_ID_reserved1_ALIGN                   0
#define mc2_axi_AXI_DEBUG_WBF_ID_reserved1_BITS                    3
#define mc2_axi_AXI_DEBUG_WBF_ID_reserved1_SHIFT                   13


#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_0_VLD_MASK                 0x00001000
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_0_VLD_ALIGN                0
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_0_VLD_BITS                 1
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_0_VLD_SHIFT                12
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_0_VLD_DEFAULT              0x00000000


#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_0_MASK                     0x00000fff
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_0_ALIGN                    0
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_0_BITS                     12
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_0_SHIFT                    0
#define mc2_axi_AXI_DEBUG_WBF_ID_WBF_ID_0_DEFAULT                  0x00000000




#define mc2_misc_acc_acc_eack_MASK                                 0x80000000
#define mc2_misc_acc_acc_eack_ALIGN                                0
#define mc2_misc_acc_acc_eack_BITS                                 1
#define mc2_misc_acc_acc_eack_SHIFT                                31
#define mc2_misc_acc_acc_eack_DEFAULT                              0x00000000


#define mc2_misc_acc_reserved0_MASK                                0x7fffff00
#define mc2_misc_acc_reserved0_ALIGN                               0
#define mc2_misc_acc_reserved0_BITS                                23
#define mc2_misc_acc_reserved0_SHIFT                               8


#define mc2_misc_acc_acc_sw_MASK                                   0x00000080
#define mc2_misc_acc_acc_sw_ALIGN                                  0
#define mc2_misc_acc_acc_sw_BITS                                   1
#define mc2_misc_acc_acc_sw_SHIFT                                  7
#define mc2_misc_acc_acc_sw_DEFAULT                                0x00000001


#define mc2_misc_acc_acc_sr_MASK                                   0x00000040
#define mc2_misc_acc_acc_sr_ALIGN                                  0
#define mc2_misc_acc_acc_sr_BITS                                   1
#define mc2_misc_acc_acc_sr_SHIFT                                  6
#define mc2_misc_acc_acc_sr_DEFAULT                                0x00000001


#define mc2_misc_acc_acc_nsw_MASK                                  0x00000020
#define mc2_misc_acc_acc_nsw_ALIGN                                 0
#define mc2_misc_acc_acc_nsw_BITS                                  1
#define mc2_misc_acc_acc_nsw_SHIFT                                 5
#define mc2_misc_acc_acc_nsw_DEFAULT                               0x00000001


#define mc2_misc_acc_acc_nsr_MASK                                  0x00000010
#define mc2_misc_acc_acc_nsr_ALIGN                                 0
#define mc2_misc_acc_acc_nsr_BITS                                  1
#define mc2_misc_acc_acc_nsr_SHIFT                                 4
#define mc2_misc_acc_acc_nsr_DEFAULT                               0x00000001


#define mc2_misc_acc_perm_sw_MASK                                  0x00000008
#define mc2_misc_acc_perm_sw_ALIGN                                 0
#define mc2_misc_acc_perm_sw_BITS                                  1
#define mc2_misc_acc_perm_sw_SHIFT                                 3
#define mc2_misc_acc_perm_sw_DEFAULT                               0x00000001


#define mc2_misc_acc_perm_sr_MASK                                  0x00000004
#define mc2_misc_acc_perm_sr_ALIGN                                 0
#define mc2_misc_acc_perm_sr_BITS                                  1
#define mc2_misc_acc_perm_sr_SHIFT                                 2
#define mc2_misc_acc_perm_sr_DEFAULT                               0x00000001


#define mc2_misc_acc_perm_nsw_MASK                                 0x00000002
#define mc2_misc_acc_perm_nsw_ALIGN                                0
#define mc2_misc_acc_perm_nsw_BITS                                 1
#define mc2_misc_acc_perm_nsw_SHIFT                                1
#define mc2_misc_acc_perm_nsw_DEFAULT                              0x00000001


#define mc2_misc_acc_perm_nsr_MASK                                 0x00000001
#define mc2_misc_acc_perm_nsr_ALIGN                                0
#define mc2_misc_acc_perm_nsr_BITS                                 1
#define mc2_misc_acc_perm_nsr_SHIFT                                0
#define mc2_misc_acc_perm_nsr_DEFAULT                              0x00000001




#define mc2_misc_ver_reserved0_MASK                                0xffffff00
#define mc2_misc_ver_reserved0_ALIGN                               0
#define mc2_misc_ver_reserved0_BITS                                24
#define mc2_misc_ver_reserved0_SHIFT                               8


#define mc2_misc_ver_version_MASK                                  0x000000ff
#define mc2_misc_ver_version_ALIGN                                 0
#define mc2_misc_ver_version_BITS                                  8
#define mc2_misc_ver_version_SHIFT                                 0
#define mc2_misc_ver_version_DEFAULT                               0x00000000




#define mc2_misc_cfg_reserved0_MASK                                0xffc00000
#define mc2_misc_cfg_reserved0_ALIGN                               0
#define mc2_misc_cfg_reserved0_BITS                                10
#define mc2_misc_cfg_reserved0_SHIFT                               22


#define mc2_misc_cfg_diag_mux_cfg_MASK                             0x00300000
#define mc2_misc_cfg_diag_mux_cfg_ALIGN                            0
#define mc2_misc_cfg_diag_mux_cfg_BITS                             2
#define mc2_misc_cfg_diag_mux_cfg_SHIFT                            20
#define mc2_misc_cfg_diag_mux_cfg_DEFAULT                          0x00000000


#define mc2_misc_cfg_diag_tmr_trig_MASK                            0x000c0000
#define mc2_misc_cfg_diag_tmr_trig_ALIGN                           0
#define mc2_misc_cfg_diag_tmr_trig_BITS                            2
#define mc2_misc_cfg_diag_tmr_trig_SHIFT                           18
#define mc2_misc_cfg_diag_tmr_trig_DEFAULT                         0x00000000


#define mc2_misc_cfg_diag_mtrig_MASK                               0x00020000
#define mc2_misc_cfg_diag_mtrig_ALIGN                              0
#define mc2_misc_cfg_diag_mtrig_BITS                               1
#define mc2_misc_cfg_diag_mtrig_SHIFT                              17
#define mc2_misc_cfg_diag_mtrig_DEFAULT                            0x00000000


#define mc2_misc_cfg_send_err_cmd_MASK                             0x00010000
#define mc2_misc_cfg_send_err_cmd_ALIGN                            0
#define mc2_misc_cfg_send_err_cmd_BITS                             1
#define mc2_misc_cfg_send_err_cmd_SHIFT                            16
#define mc2_misc_cfg_send_err_cmd_DEFAULT                          0x00000000


#define mc2_misc_cfg_send_chn_null_MASK                            0x00008000
#define mc2_misc_cfg_send_chn_null_ALIGN                           0
#define mc2_misc_cfg_send_chn_null_BITS                            1
#define mc2_misc_cfg_send_chn_null_SHIFT                           15
#define mc2_misc_cfg_send_chn_null_DEFAULT                         0x00000000


#define mc2_misc_cfg_reserved1_MASK                                0x00007f80
#define mc2_misc_cfg_reserved1_ALIGN                               0
#define mc2_misc_cfg_reserved1_BITS                                8
#define mc2_misc_cfg_reserved1_SHIFT                               7


#define mc2_misc_cfg_edis_addr_dbg_MASK                            0x00000040
#define mc2_misc_cfg_edis_addr_dbg_ALIGN                           0
#define mc2_misc_cfg_edis_addr_dbg_BITS                            1
#define mc2_misc_cfg_edis_addr_dbg_SHIFT                           6
#define mc2_misc_cfg_edis_addr_dbg_DEFAULT                         0x00000000


#define mc2_misc_cfg_edis_addr_cnt_rst_MASK                        0x00000020
#define mc2_misc_cfg_edis_addr_cnt_rst_ALIGN                       0
#define mc2_misc_cfg_edis_addr_cnt_rst_BITS                        1
#define mc2_misc_cfg_edis_addr_cnt_rst_SHIFT                       5
#define mc2_misc_cfg_edis_addr_cnt_rst_DEFAULT                     0x00000000


#define mc2_misc_cfg_edis_addr_rand_MASK                           0x00000010
#define mc2_misc_cfg_edis_addr_rand_ALIGN                          0
#define mc2_misc_cfg_edis_addr_rand_BITS                           1
#define mc2_misc_cfg_edis_addr_rand_SHIFT                          4
#define mc2_misc_cfg_edis_addr_rand_DEFAULT                        0x00000000


#define mc2_misc_cfg_reserved2_MASK                                0x0000000c
#define mc2_misc_cfg_reserved2_ALIGN                               0
#define mc2_misc_cfg_reserved2_BITS                                2
#define mc2_misc_cfg_reserved2_SHIFT                               2


#define mc2_misc_cfg_src_sel_MASK                                  0x00000003
#define mc2_misc_cfg_src_sel_ALIGN                                 0
#define mc2_misc_cfg_src_sel_BITS                                  2
#define mc2_misc_cfg_src_sel_SHIFT                                 0
#define mc2_misc_cfg_src_sel_DEFAULT                               0x00000000




#define mc2_misc_vq_cfg_reserved0_MASK                             0xc0000000
#define mc2_misc_vq_cfg_reserved0_ALIGN                            0
#define mc2_misc_vq_cfg_reserved0_BITS                             2
#define mc2_misc_vq_cfg_reserved0_SHIFT                            30


#define mc2_misc_vq_cfg_ostd_rd_MASK                               0x3f000000
#define mc2_misc_vq_cfg_ostd_rd_ALIGN                              0
#define mc2_misc_vq_cfg_ostd_rd_BITS                               6
#define mc2_misc_vq_cfg_ostd_rd_SHIFT                              24
#define mc2_misc_vq_cfg_ostd_rd_DEFAULT                            0x00000000


#define mc2_misc_vq_cfg_reserved1_MASK                             0x00c00000
#define mc2_misc_vq_cfg_reserved1_ALIGN                            0
#define mc2_misc_vq_cfg_reserved1_BITS                             2
#define mc2_misc_vq_cfg_reserved1_SHIFT                            22


#define mc2_misc_vq_cfg_ostd_wr_MASK                               0x003f0000
#define mc2_misc_vq_cfg_ostd_wr_ALIGN                              0
#define mc2_misc_vq_cfg_ostd_wr_BITS                               6
#define mc2_misc_vq_cfg_ostd_wr_SHIFT                              16
#define mc2_misc_vq_cfg_ostd_wr_DEFAULT                            0x00000000


#define mc2_misc_vq_cfg_reserved2_MASK                             0x0000fc00
#define mc2_misc_vq_cfg_reserved2_ALIGN                            0
#define mc2_misc_vq_cfg_reserved2_BITS                             6
#define mc2_misc_vq_cfg_reserved2_SHIFT                            10


#define mc2_misc_vq_cfg_ostd_cfg_MASK                              0x000003f0
#define mc2_misc_vq_cfg_ostd_cfg_ALIGN                             0
#define mc2_misc_vq_cfg_ostd_cfg_BITS                              6
#define mc2_misc_vq_cfg_ostd_cfg_SHIFT                             4
#define mc2_misc_vq_cfg_ostd_cfg_DEFAULT                           0x00000020


#define mc2_misc_vq_cfg_vq_id_MASK                                 0x0000000f
#define mc2_misc_vq_cfg_vq_id_ALIGN                                0
#define mc2_misc_vq_cfg_vq_id_BITS                                 4
#define mc2_misc_vq_cfg_vq_id_SHIFT                                0
#define mc2_misc_vq_cfg_vq_id_DEFAULT                              0x00000005




#define mc2_misc_edis_addr_rand_rand_seed3_MASK                    0xff000000
#define mc2_misc_edis_addr_rand_rand_seed3_ALIGN                   0
#define mc2_misc_edis_addr_rand_rand_seed3_BITS                    8
#define mc2_misc_edis_addr_rand_rand_seed3_SHIFT                   24
#define mc2_misc_edis_addr_rand_rand_seed3_DEFAULT                 0x00000040


#define mc2_misc_edis_addr_rand_rand_seed2_MASK                    0x00ff0000
#define mc2_misc_edis_addr_rand_rand_seed2_ALIGN                   0
#define mc2_misc_edis_addr_rand_rand_seed2_BITS                    8
#define mc2_misc_edis_addr_rand_rand_seed2_SHIFT                   16
#define mc2_misc_edis_addr_rand_rand_seed2_DEFAULT                 0x00000010


#define mc2_misc_edis_addr_rand_rand_seed1_MASK                    0x0000ff00
#define mc2_misc_edis_addr_rand_rand_seed1_ALIGN                   0
#define mc2_misc_edis_addr_rand_rand_seed1_BITS                    8
#define mc2_misc_edis_addr_rand_rand_seed1_SHIFT                   8
#define mc2_misc_edis_addr_rand_rand_seed1_DEFAULT                 0x00000004


#define mc2_misc_edis_addr_rand_rand_seed0_MASK                    0x000000ff
#define mc2_misc_edis_addr_rand_rand_seed0_ALIGN                   0
#define mc2_misc_edis_addr_rand_rand_seed0_BITS                    8
#define mc2_misc_edis_addr_rand_rand_seed0_SHIFT                   0
#define mc2_misc_edis_addr_rand_rand_seed0_DEFAULT                 0x00000002




#define mc2_misc_misc_dbg_dbg_ctrl_MASK                            0xf0000000
#define mc2_misc_misc_dbg_dbg_ctrl_ALIGN                           0
#define mc2_misc_misc_dbg_dbg_ctrl_BITS                            4
#define mc2_misc_misc_dbg_dbg_ctrl_SHIFT                           28
#define mc2_misc_misc_dbg_dbg_ctrl_DEFAULT                         0x00000000


#define mc2_misc_misc_dbg_dbg_status_MASK                          0x0fffffff
#define mc2_misc_misc_dbg_dbg_status_ALIGN                         0
#define mc2_misc_misc_dbg_dbg_status_BITS                          28
#define mc2_misc_misc_dbg_dbg_status_SHIFT                         0
#define mc2_misc_misc_dbg_dbg_status_DEFAULT                       0x00000000




#define mc2_misc_wbfid_bkdr_cmd_id_go_MASK                         0xf0000000
#define mc2_misc_wbfid_bkdr_cmd_id_go_ALIGN                        0
#define mc2_misc_wbfid_bkdr_cmd_id_go_BITS                         4
#define mc2_misc_wbfid_bkdr_cmd_id_go_SHIFT                        28
#define mc2_misc_wbfid_bkdr_cmd_id_go_DEFAULT                      0x00000000


#define mc2_misc_wbfid_bkdr_cmd_reserved0_MASK                     0x0e000000
#define mc2_misc_wbfid_bkdr_cmd_reserved0_ALIGN                    0
#define mc2_misc_wbfid_bkdr_cmd_reserved0_BITS                     3
#define mc2_misc_wbfid_bkdr_cmd_reserved0_SHIFT                    25


#define mc2_misc_wbfid_bkdr_cmd_id_wr_MASK                         0x01000000
#define mc2_misc_wbfid_bkdr_cmd_id_wr_ALIGN                        0
#define mc2_misc_wbfid_bkdr_cmd_id_wr_BITS                         1
#define mc2_misc_wbfid_bkdr_cmd_id_wr_SHIFT                        24
#define mc2_misc_wbfid_bkdr_cmd_id_wr_DEFAULT                      0x00000000


#define mc2_misc_wbfid_bkdr_cmd_reserved1_MASK                     0x00fc0000
#define mc2_misc_wbfid_bkdr_cmd_reserved1_ALIGN                    0
#define mc2_misc_wbfid_bkdr_cmd_reserved1_BITS                     6
#define mc2_misc_wbfid_bkdr_cmd_reserved1_SHIFT                    18


#define mc2_misc_wbfid_bkdr_cmd_wbf_id_MASK                        0x0003ff00
#define mc2_misc_wbfid_bkdr_cmd_wbf_id_ALIGN                       0
#define mc2_misc_wbfid_bkdr_cmd_wbf_id_BITS                        10
#define mc2_misc_wbfid_bkdr_cmd_wbf_id_SHIFT                       8
#define mc2_misc_wbfid_bkdr_cmd_wbf_id_DEFAULT                     0x00000000


#define mc2_misc_wbfid_bkdr_cmd_bq_count_MASK                      0x000000c0
#define mc2_misc_wbfid_bkdr_cmd_bq_count_ALIGN                     0
#define mc2_misc_wbfid_bkdr_cmd_bq_count_BITS                      2
#define mc2_misc_wbfid_bkdr_cmd_bq_count_SHIFT                     6
#define mc2_misc_wbfid_bkdr_cmd_bq_count_DEFAULT                   0x00000000


#define mc2_misc_wbfid_bkdr_cmd_id_addr_MASK                       0x00000030
#define mc2_misc_wbfid_bkdr_cmd_id_addr_ALIGN                      0
#define mc2_misc_wbfid_bkdr_cmd_id_addr_BITS                       2
#define mc2_misc_wbfid_bkdr_cmd_id_addr_SHIFT                      4
#define mc2_misc_wbfid_bkdr_cmd_id_addr_DEFAULT                    0x00000000


#define mc2_misc_wbfid_bkdr_cmd_wbf_id_wr_ptr_MASK                 0x0000000c
#define mc2_misc_wbfid_bkdr_cmd_wbf_id_wr_ptr_ALIGN                0
#define mc2_misc_wbfid_bkdr_cmd_wbf_id_wr_ptr_BITS                 2
#define mc2_misc_wbfid_bkdr_cmd_wbf_id_wr_ptr_SHIFT                2
#define mc2_misc_wbfid_bkdr_cmd_wbf_id_wr_ptr_DEFAULT              0x00000000


#define mc2_misc_wbfid_bkdr_cmd_wbf_id_rd_ptr_MASK                 0x00000003
#define mc2_misc_wbfid_bkdr_cmd_wbf_id_rd_ptr_ALIGN                0
#define mc2_misc_wbfid_bkdr_cmd_wbf_id_rd_ptr_BITS                 2
#define mc2_misc_wbfid_bkdr_cmd_wbf_id_rd_ptr_SHIFT                0
#define mc2_misc_wbfid_bkdr_cmd_wbf_id_rd_ptr_DEFAULT              0x00000000




#define mc2_misc_misc_indir_cmd_go_MASK                            0x80000000
#define mc2_misc_misc_indir_cmd_go_ALIGN                           0
#define mc2_misc_misc_indir_cmd_go_BITS                            1
#define mc2_misc_misc_indir_cmd_go_SHIFT                           31
#define mc2_misc_misc_indir_cmd_go_DEFAULT                         0x00000000


#define mc2_misc_misc_indir_cmd_start_auto_MASK                    0x40000000
#define mc2_misc_misc_indir_cmd_start_auto_ALIGN                   0
#define mc2_misc_misc_indir_cmd_start_auto_BITS                    1
#define mc2_misc_misc_indir_cmd_start_auto_SHIFT                   30
#define mc2_misc_misc_indir_cmd_start_auto_DEFAULT                 0x00000000


#define mc2_misc_misc_indir_cmd_auto_incr_MASK                     0x20000000
#define mc2_misc_misc_indir_cmd_auto_incr_ALIGN                    0
#define mc2_misc_misc_indir_cmd_auto_incr_BITS                     1
#define mc2_misc_misc_indir_cmd_auto_incr_SHIFT                    29
#define mc2_misc_misc_indir_cmd_auto_incr_DEFAULT                  0x00000000


#define mc2_misc_misc_indir_cmd_cmd_MASK                           0x10000000
#define mc2_misc_misc_indir_cmd_cmd_ALIGN                          0
#define mc2_misc_misc_indir_cmd_cmd_BITS                           1
#define mc2_misc_misc_indir_cmd_cmd_SHIFT                          28
#define mc2_misc_misc_indir_cmd_cmd_DEFAULT                        0x00000000


#define mc2_misc_misc_indir_cmd_reserved0_MASK                     0x0fffff00
#define mc2_misc_misc_indir_cmd_reserved0_ALIGN                    0
#define mc2_misc_misc_indir_cmd_reserved0_BITS                     20
#define mc2_misc_misc_indir_cmd_reserved0_SHIFT                    8


#define mc2_misc_misc_indir_cmd_ind_dbg_MASK                       0x000000f0
#define mc2_misc_misc_indir_cmd_ind_dbg_ALIGN                      0
#define mc2_misc_misc_indir_cmd_ind_dbg_BITS                       4
#define mc2_misc_misc_indir_cmd_ind_dbg_SHIFT                      4
#define mc2_misc_misc_indir_cmd_ind_dbg_DEFAULT                    0x00000000


#define mc2_misc_misc_indir_cmd_word_num_MASK                      0x0000000f
#define mc2_misc_misc_indir_cmd_word_num_ALIGN                     0
#define mc2_misc_misc_indir_cmd_word_num_BITS                      4
#define mc2_misc_misc_indir_cmd_word_num_SHIFT                     0
#define mc2_misc_misc_indir_cmd_word_num_DEFAULT                   0x00000000




#define mc2_misc_misc_indir_addr_hi_force_sram_MASK                0x80000000
#define mc2_misc_misc_indir_addr_hi_force_sram_ALIGN               0
#define mc2_misc_misc_indir_addr_hi_force_sram_BITS                1
#define mc2_misc_misc_indir_addr_hi_force_sram_SHIFT               31
#define mc2_misc_misc_indir_addr_hi_force_sram_DEFAULT             0x00000000


#define mc2_misc_misc_indir_addr_hi_reserved0_MASK                 0x7fffff00
#define mc2_misc_misc_indir_addr_hi_reserved0_ALIGN                0
#define mc2_misc_misc_indir_addr_hi_reserved0_BITS                 23
#define mc2_misc_misc_indir_addr_hi_reserved0_SHIFT                8


#define mc2_misc_misc_indir_addr_hi_addr_hi_MASK                   0x000000ff
#define mc2_misc_misc_indir_addr_hi_addr_hi_ALIGN                  0
#define mc2_misc_misc_indir_addr_hi_addr_hi_BITS                   8
#define mc2_misc_misc_indir_addr_hi_addr_hi_SHIFT                  0
#define mc2_misc_misc_indir_addr_hi_addr_hi_DEFAULT                0x00000000




#define mc2_misc_misc_indir_addr_lo_addr_lo_MASK                   0xffffffff
#define mc2_misc_misc_indir_addr_lo_addr_lo_ALIGN                  0
#define mc2_misc_misc_indir_addr_lo_addr_lo_BITS                   32
#define mc2_misc_misc_indir_addr_lo_addr_lo_SHIFT                  0
#define mc2_misc_misc_indir_addr_lo_addr_lo_DEFAULT                0x00000000




#define mc2_misc_misc_indir_data_data_MASK                         0xffffffff
#define mc2_misc_misc_indir_data_data_ALIGN                        0
#define mc2_misc_misc_indir_data_data_BITS                         32
#define mc2_misc_misc_indir_data_data_SHIFT                        0
#define mc2_misc_misc_indir_data_data_DEFAULT                      0x00000000




#define mc2_misc_misc_indir_status_reserved0_MASK                  0xffffff00
#define mc2_misc_misc_indir_status_reserved0_ALIGN                 0
#define mc2_misc_misc_indir_status_reserved0_BITS                  24
#define mc2_misc_misc_indir_status_reserved0_SHIFT                 8


#define mc2_misc_misc_indir_status_word_num_MASK                   0x000000f0
#define mc2_misc_misc_indir_status_word_num_ALIGN                  0
#define mc2_misc_misc_indir_status_word_num_BITS                   4
#define mc2_misc_misc_indir_status_word_num_SHIFT                  4
#define mc2_misc_misc_indir_status_word_num_DEFAULT                0x00000000


#define mc2_misc_misc_indir_status_reserved1_MASK                  0x0000000e
#define mc2_misc_misc_indir_status_reserved1_ALIGN                 0
#define mc2_misc_misc_indir_status_reserved1_BITS                  3
#define mc2_misc_misc_indir_status_reserved1_SHIFT                 1


#define mc2_misc_misc_indir_status_done_MASK                       0x00000001
#define mc2_misc_misc_indir_status_done_ALIGN                      0
#define mc2_misc_misc_indir_status_done_BITS                       1
#define mc2_misc_misc_indir_status_done_SHIFT                      0
#define mc2_misc_misc_indir_status_done_DEFAULT                    0x00000000




#define mc2_afx_acc_acc_eack_MASK                                  0x80000000
#define mc2_afx_acc_acc_eack_ALIGN                                 0
#define mc2_afx_acc_acc_eack_BITS                                  1
#define mc2_afx_acc_acc_eack_SHIFT                                 31
#define mc2_afx_acc_acc_eack_DEFAULT                               0x00000000


#define mc2_afx_acc_reserved0_MASK                                 0x7fffff00
#define mc2_afx_acc_reserved0_ALIGN                                0
#define mc2_afx_acc_reserved0_BITS                                 23
#define mc2_afx_acc_reserved0_SHIFT                                8


#define mc2_afx_acc_acc_sw_MASK                                    0x00000080
#define mc2_afx_acc_acc_sw_ALIGN                                   0
#define mc2_afx_acc_acc_sw_BITS                                    1
#define mc2_afx_acc_acc_sw_SHIFT                                   7
#define mc2_afx_acc_acc_sw_DEFAULT                                 0x00000001


#define mc2_afx_acc_acc_sr_MASK                                    0x00000040
#define mc2_afx_acc_acc_sr_ALIGN                                   0
#define mc2_afx_acc_acc_sr_BITS                                    1
#define mc2_afx_acc_acc_sr_SHIFT                                   6
#define mc2_afx_acc_acc_sr_DEFAULT                                 0x00000001


#define mc2_afx_acc_acc_nsw_MASK                                   0x00000020
#define mc2_afx_acc_acc_nsw_ALIGN                                  0
#define mc2_afx_acc_acc_nsw_BITS                                   1
#define mc2_afx_acc_acc_nsw_SHIFT                                  5
#define mc2_afx_acc_acc_nsw_DEFAULT                                0x00000001


#define mc2_afx_acc_acc_nsr_MASK                                   0x00000010
#define mc2_afx_acc_acc_nsr_ALIGN                                  0
#define mc2_afx_acc_acc_nsr_BITS                                   1
#define mc2_afx_acc_acc_nsr_SHIFT                                  4
#define mc2_afx_acc_acc_nsr_DEFAULT                                0x00000001


#define mc2_afx_acc_perm_sw_MASK                                   0x00000008
#define mc2_afx_acc_perm_sw_ALIGN                                  0
#define mc2_afx_acc_perm_sw_BITS                                   1
#define mc2_afx_acc_perm_sw_SHIFT                                  3
#define mc2_afx_acc_perm_sw_DEFAULT                                0x00000001


#define mc2_afx_acc_perm_sr_MASK                                   0x00000004
#define mc2_afx_acc_perm_sr_ALIGN                                  0
#define mc2_afx_acc_perm_sr_BITS                                   1
#define mc2_afx_acc_perm_sr_SHIFT                                  2
#define mc2_afx_acc_perm_sr_DEFAULT                                0x00000001


#define mc2_afx_acc_perm_nsw_MASK                                  0x00000002
#define mc2_afx_acc_perm_nsw_ALIGN                                 0
#define mc2_afx_acc_perm_nsw_BITS                                  1
#define mc2_afx_acc_perm_nsw_SHIFT                                 1
#define mc2_afx_acc_perm_nsw_DEFAULT                               0x00000001


#define mc2_afx_acc_perm_nsr_MASK                                  0x00000001
#define mc2_afx_acc_perm_nsr_ALIGN                                 0
#define mc2_afx_acc_perm_nsr_BITS                                  1
#define mc2_afx_acc_perm_nsr_SHIFT                                 0
#define mc2_afx_acc_perm_nsr_DEFAULT                               0x00000001




#define mc2_afx_ver_reserved0_MASK                                 0xffffff00
#define mc2_afx_ver_reserved0_ALIGN                                0
#define mc2_afx_ver_reserved0_BITS                                 24
#define mc2_afx_ver_reserved0_SHIFT                                8


#define mc2_afx_ver_version_MASK                                   0x000000ff
#define mc2_afx_ver_version_ALIGN                                  0
#define mc2_afx_ver_version_BITS                                   8
#define mc2_afx_ver_version_SHIFT                                  0
#define mc2_afx_ver_version_DEFAULT                                0x00000000




#define mc2_afx_sram_match_cfg_sram_start_addr_hi_enable_MASK      0x80000000
#define mc2_afx_sram_match_cfg_sram_start_addr_hi_enable_ALIGN     0
#define mc2_afx_sram_match_cfg_sram_start_addr_hi_enable_BITS      1
#define mc2_afx_sram_match_cfg_sram_start_addr_hi_enable_SHIFT     31
#define mc2_afx_sram_match_cfg_sram_start_addr_hi_enable_DEFAULT   0x00000001


#define mc2_afx_sram_match_cfg_sram_start_addr_hi_reserved0_MASK   0x7fffff00
#define mc2_afx_sram_match_cfg_sram_start_addr_hi_reserved0_ALIGN  0
#define mc2_afx_sram_match_cfg_sram_start_addr_hi_reserved0_BITS   23
#define mc2_afx_sram_match_cfg_sram_start_addr_hi_reserved0_SHIFT  8


#define mc2_afx_sram_match_cfg_sram_start_addr_hi_addr_hi_MASK     0x000000ff
#define mc2_afx_sram_match_cfg_sram_start_addr_hi_addr_hi_ALIGN    0
#define mc2_afx_sram_match_cfg_sram_start_addr_hi_addr_hi_BITS     8
#define mc2_afx_sram_match_cfg_sram_start_addr_hi_addr_hi_SHIFT    0
#define mc2_afx_sram_match_cfg_sram_start_addr_hi_addr_hi_DEFAULT  0x00000001




#define mc2_afx_sram_match_cfg_sram_start_addr_lo_addr_lo_MASK     0xffffffff
#define mc2_afx_sram_match_cfg_sram_start_addr_lo_addr_lo_ALIGN    0
#define mc2_afx_sram_match_cfg_sram_start_addr_lo_addr_lo_BITS     32
#define mc2_afx_sram_match_cfg_sram_start_addr_lo_addr_lo_SHIFT    0
#define mc2_afx_sram_match_cfg_sram_start_addr_lo_addr_lo_DEFAULT  0x7fff0000




#define mc2_afx_sram_match_cfg_sram_end_addr_hi_reserved0_MASK     0xffffff00
#define mc2_afx_sram_match_cfg_sram_end_addr_hi_reserved0_ALIGN    0
#define mc2_afx_sram_match_cfg_sram_end_addr_hi_reserved0_BITS     24
#define mc2_afx_sram_match_cfg_sram_end_addr_hi_reserved0_SHIFT    8


#define mc2_afx_sram_match_cfg_sram_end_addr_hi_addr_hi_MASK       0x000000ff
#define mc2_afx_sram_match_cfg_sram_end_addr_hi_addr_hi_ALIGN      0
#define mc2_afx_sram_match_cfg_sram_end_addr_hi_addr_hi_BITS       8
#define mc2_afx_sram_match_cfg_sram_end_addr_hi_addr_hi_SHIFT      0
#define mc2_afx_sram_match_cfg_sram_end_addr_hi_addr_hi_DEFAULT    0x00000001




#define mc2_afx_sram_match_cfg_sram_end_addr_lo_addr_lo_MASK       0xffffffff
#define mc2_afx_sram_match_cfg_sram_end_addr_lo_addr_lo_ALIGN      0
#define mc2_afx_sram_match_cfg_sram_end_addr_lo_addr_lo_BITS       32
#define mc2_afx_sram_match_cfg_sram_end_addr_lo_addr_lo_SHIFT      0
#define mc2_afx_sram_match_cfg_sram_end_addr_lo_addr_lo_DEFAULT    0x7fffffff




#define mc2_afx_addr_fltr_cfg0_start_addr_hi_enable_MASK           0xf0000000
#define mc2_afx_addr_fltr_cfg0_start_addr_hi_enable_ALIGN          0
#define mc2_afx_addr_fltr_cfg0_start_addr_hi_enable_BITS           4
#define mc2_afx_addr_fltr_cfg0_start_addr_hi_enable_SHIFT          28
#define mc2_afx_addr_fltr_cfg0_start_addr_hi_enable_DEFAULT        0x00000000


#define mc2_afx_addr_fltr_cfg0_start_addr_hi_reserved0_MASK        0x0fffff00
#define mc2_afx_addr_fltr_cfg0_start_addr_hi_reserved0_ALIGN       0
#define mc2_afx_addr_fltr_cfg0_start_addr_hi_reserved0_BITS        20
#define mc2_afx_addr_fltr_cfg0_start_addr_hi_reserved0_SHIFT       8


#define mc2_afx_addr_fltr_cfg0_start_addr_hi_addr_hi_MASK          0x000000ff
#define mc2_afx_addr_fltr_cfg0_start_addr_hi_addr_hi_ALIGN         0
#define mc2_afx_addr_fltr_cfg0_start_addr_hi_addr_hi_BITS          8
#define mc2_afx_addr_fltr_cfg0_start_addr_hi_addr_hi_SHIFT         0
#define mc2_afx_addr_fltr_cfg0_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_afx_addr_fltr_cfg0_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_afx_addr_fltr_cfg0_start_addr_lo_addr_lo_ALIGN         0
#define mc2_afx_addr_fltr_cfg0_start_addr_lo_addr_lo_BITS          32
#define mc2_afx_addr_fltr_cfg0_start_addr_lo_addr_lo_SHIFT         0
#define mc2_afx_addr_fltr_cfg0_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_afx_addr_fltr_cfg0_end_addr_hi_reserved0_MASK          0xffffff00
#define mc2_afx_addr_fltr_cfg0_end_addr_hi_reserved0_ALIGN         0
#define mc2_afx_addr_fltr_cfg0_end_addr_hi_reserved0_BITS          24
#define mc2_afx_addr_fltr_cfg0_end_addr_hi_reserved0_SHIFT         8


#define mc2_afx_addr_fltr_cfg0_end_addr_hi_addr_hi_MASK            0x000000ff
#define mc2_afx_addr_fltr_cfg0_end_addr_hi_addr_hi_ALIGN           0
#define mc2_afx_addr_fltr_cfg0_end_addr_hi_addr_hi_BITS            8
#define mc2_afx_addr_fltr_cfg0_end_addr_hi_addr_hi_SHIFT           0
#define mc2_afx_addr_fltr_cfg0_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_afx_addr_fltr_cfg0_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_afx_addr_fltr_cfg0_end_addr_lo_addr_lo_ALIGN           0
#define mc2_afx_addr_fltr_cfg0_end_addr_lo_addr_lo_BITS            32
#define mc2_afx_addr_fltr_cfg0_end_addr_lo_addr_lo_SHIFT           0
#define mc2_afx_addr_fltr_cfg0_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_afx_addr_fltr_cfg1_start_addr_hi_enable_MASK           0xf0000000
#define mc2_afx_addr_fltr_cfg1_start_addr_hi_enable_ALIGN          0
#define mc2_afx_addr_fltr_cfg1_start_addr_hi_enable_BITS           4
#define mc2_afx_addr_fltr_cfg1_start_addr_hi_enable_SHIFT          28
#define mc2_afx_addr_fltr_cfg1_start_addr_hi_enable_DEFAULT        0x00000000


#define mc2_afx_addr_fltr_cfg1_start_addr_hi_reserved0_MASK        0x0fffff00
#define mc2_afx_addr_fltr_cfg1_start_addr_hi_reserved0_ALIGN       0
#define mc2_afx_addr_fltr_cfg1_start_addr_hi_reserved0_BITS        20
#define mc2_afx_addr_fltr_cfg1_start_addr_hi_reserved0_SHIFT       8


#define mc2_afx_addr_fltr_cfg1_start_addr_hi_addr_hi_MASK          0x000000ff
#define mc2_afx_addr_fltr_cfg1_start_addr_hi_addr_hi_ALIGN         0
#define mc2_afx_addr_fltr_cfg1_start_addr_hi_addr_hi_BITS          8
#define mc2_afx_addr_fltr_cfg1_start_addr_hi_addr_hi_SHIFT         0
#define mc2_afx_addr_fltr_cfg1_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_afx_addr_fltr_cfg1_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_afx_addr_fltr_cfg1_start_addr_lo_addr_lo_ALIGN         0
#define mc2_afx_addr_fltr_cfg1_start_addr_lo_addr_lo_BITS          32
#define mc2_afx_addr_fltr_cfg1_start_addr_lo_addr_lo_SHIFT         0
#define mc2_afx_addr_fltr_cfg1_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_afx_addr_fltr_cfg1_end_addr_hi_reserved0_MASK          0xffffff00
#define mc2_afx_addr_fltr_cfg1_end_addr_hi_reserved0_ALIGN         0
#define mc2_afx_addr_fltr_cfg1_end_addr_hi_reserved0_BITS          24
#define mc2_afx_addr_fltr_cfg1_end_addr_hi_reserved0_SHIFT         8


#define mc2_afx_addr_fltr_cfg1_end_addr_hi_addr_hi_MASK            0x000000ff
#define mc2_afx_addr_fltr_cfg1_end_addr_hi_addr_hi_ALIGN           0
#define mc2_afx_addr_fltr_cfg1_end_addr_hi_addr_hi_BITS            8
#define mc2_afx_addr_fltr_cfg1_end_addr_hi_addr_hi_SHIFT           0
#define mc2_afx_addr_fltr_cfg1_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_afx_addr_fltr_cfg1_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_afx_addr_fltr_cfg1_end_addr_lo_addr_lo_ALIGN           0
#define mc2_afx_addr_fltr_cfg1_end_addr_lo_addr_lo_BITS            32
#define mc2_afx_addr_fltr_cfg1_end_addr_lo_addr_lo_SHIFT           0
#define mc2_afx_addr_fltr_cfg1_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_afx_addr_fltr_cfg2_start_addr_hi_enable_MASK           0xf0000000
#define mc2_afx_addr_fltr_cfg2_start_addr_hi_enable_ALIGN          0
#define mc2_afx_addr_fltr_cfg2_start_addr_hi_enable_BITS           4
#define mc2_afx_addr_fltr_cfg2_start_addr_hi_enable_SHIFT          28
#define mc2_afx_addr_fltr_cfg2_start_addr_hi_enable_DEFAULT        0x00000000


#define mc2_afx_addr_fltr_cfg2_start_addr_hi_reserved0_MASK        0x0fffff00
#define mc2_afx_addr_fltr_cfg2_start_addr_hi_reserved0_ALIGN       0
#define mc2_afx_addr_fltr_cfg2_start_addr_hi_reserved0_BITS        20
#define mc2_afx_addr_fltr_cfg2_start_addr_hi_reserved0_SHIFT       8


#define mc2_afx_addr_fltr_cfg2_start_addr_hi_addr_hi_MASK          0x000000ff
#define mc2_afx_addr_fltr_cfg2_start_addr_hi_addr_hi_ALIGN         0
#define mc2_afx_addr_fltr_cfg2_start_addr_hi_addr_hi_BITS          8
#define mc2_afx_addr_fltr_cfg2_start_addr_hi_addr_hi_SHIFT         0
#define mc2_afx_addr_fltr_cfg2_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_afx_addr_fltr_cfg2_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_afx_addr_fltr_cfg2_start_addr_lo_addr_lo_ALIGN         0
#define mc2_afx_addr_fltr_cfg2_start_addr_lo_addr_lo_BITS          32
#define mc2_afx_addr_fltr_cfg2_start_addr_lo_addr_lo_SHIFT         0
#define mc2_afx_addr_fltr_cfg2_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_afx_addr_fltr_cfg2_end_addr_hi_reserved0_MASK          0xffffff00
#define mc2_afx_addr_fltr_cfg2_end_addr_hi_reserved0_ALIGN         0
#define mc2_afx_addr_fltr_cfg2_end_addr_hi_reserved0_BITS          24
#define mc2_afx_addr_fltr_cfg2_end_addr_hi_reserved0_SHIFT         8


#define mc2_afx_addr_fltr_cfg2_end_addr_hi_addr_hi_MASK            0x000000ff
#define mc2_afx_addr_fltr_cfg2_end_addr_hi_addr_hi_ALIGN           0
#define mc2_afx_addr_fltr_cfg2_end_addr_hi_addr_hi_BITS            8
#define mc2_afx_addr_fltr_cfg2_end_addr_hi_addr_hi_SHIFT           0
#define mc2_afx_addr_fltr_cfg2_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_afx_addr_fltr_cfg2_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_afx_addr_fltr_cfg2_end_addr_lo_addr_lo_ALIGN           0
#define mc2_afx_addr_fltr_cfg2_end_addr_lo_addr_lo_BITS            32
#define mc2_afx_addr_fltr_cfg2_end_addr_lo_addr_lo_SHIFT           0
#define mc2_afx_addr_fltr_cfg2_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_afx_addr_fltr_cfg3_start_addr_hi_enable_MASK           0xf0000000
#define mc2_afx_addr_fltr_cfg3_start_addr_hi_enable_ALIGN          0
#define mc2_afx_addr_fltr_cfg3_start_addr_hi_enable_BITS           4
#define mc2_afx_addr_fltr_cfg3_start_addr_hi_enable_SHIFT          28
#define mc2_afx_addr_fltr_cfg3_start_addr_hi_enable_DEFAULT        0x00000000


#define mc2_afx_addr_fltr_cfg3_start_addr_hi_reserved0_MASK        0x0fffff00
#define mc2_afx_addr_fltr_cfg3_start_addr_hi_reserved0_ALIGN       0
#define mc2_afx_addr_fltr_cfg3_start_addr_hi_reserved0_BITS        20
#define mc2_afx_addr_fltr_cfg3_start_addr_hi_reserved0_SHIFT       8


#define mc2_afx_addr_fltr_cfg3_start_addr_hi_addr_hi_MASK          0x000000ff
#define mc2_afx_addr_fltr_cfg3_start_addr_hi_addr_hi_ALIGN         0
#define mc2_afx_addr_fltr_cfg3_start_addr_hi_addr_hi_BITS          8
#define mc2_afx_addr_fltr_cfg3_start_addr_hi_addr_hi_SHIFT         0
#define mc2_afx_addr_fltr_cfg3_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_afx_addr_fltr_cfg3_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_afx_addr_fltr_cfg3_start_addr_lo_addr_lo_ALIGN         0
#define mc2_afx_addr_fltr_cfg3_start_addr_lo_addr_lo_BITS          32
#define mc2_afx_addr_fltr_cfg3_start_addr_lo_addr_lo_SHIFT         0
#define mc2_afx_addr_fltr_cfg3_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_afx_addr_fltr_cfg3_end_addr_hi_reserved0_MASK          0xffffff00
#define mc2_afx_addr_fltr_cfg3_end_addr_hi_reserved0_ALIGN         0
#define mc2_afx_addr_fltr_cfg3_end_addr_hi_reserved0_BITS          24
#define mc2_afx_addr_fltr_cfg3_end_addr_hi_reserved0_SHIFT         8


#define mc2_afx_addr_fltr_cfg3_end_addr_hi_addr_hi_MASK            0x000000ff
#define mc2_afx_addr_fltr_cfg3_end_addr_hi_addr_hi_ALIGN           0
#define mc2_afx_addr_fltr_cfg3_end_addr_hi_addr_hi_BITS            8
#define mc2_afx_addr_fltr_cfg3_end_addr_hi_addr_hi_SHIFT           0
#define mc2_afx_addr_fltr_cfg3_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_afx_addr_fltr_cfg3_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_afx_addr_fltr_cfg3_end_addr_lo_addr_lo_ALIGN           0
#define mc2_afx_addr_fltr_cfg3_end_addr_lo_addr_lo_BITS            32
#define mc2_afx_addr_fltr_cfg3_end_addr_lo_addr_lo_SHIFT           0
#define mc2_afx_addr_fltr_cfg3_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_afx_srcid_fltr_cfg0_srcid_enable_MASK                  0xf0000000
#define mc2_afx_srcid_fltr_cfg0_srcid_enable_ALIGN                 0
#define mc2_afx_srcid_fltr_cfg0_srcid_enable_BITS                  4
#define mc2_afx_srcid_fltr_cfg0_srcid_enable_SHIFT                 28
#define mc2_afx_srcid_fltr_cfg0_srcid_enable_DEFAULT               0x00000000


#define mc2_afx_srcid_fltr_cfg0_srcid_start_srcid_MASK             0x0fff0000
#define mc2_afx_srcid_fltr_cfg0_srcid_start_srcid_ALIGN            0
#define mc2_afx_srcid_fltr_cfg0_srcid_start_srcid_BITS             12
#define mc2_afx_srcid_fltr_cfg0_srcid_start_srcid_SHIFT            16
#define mc2_afx_srcid_fltr_cfg0_srcid_start_srcid_DEFAULT          0x00000000


#define mc2_afx_srcid_fltr_cfg0_srcid_reserved0_MASK               0x0000f000
#define mc2_afx_srcid_fltr_cfg0_srcid_reserved0_ALIGN              0
#define mc2_afx_srcid_fltr_cfg0_srcid_reserved0_BITS               4
#define mc2_afx_srcid_fltr_cfg0_srcid_reserved0_SHIFT              12


#define mc2_afx_srcid_fltr_cfg0_srcid_end_srcid_MASK               0x00000fff
#define mc2_afx_srcid_fltr_cfg0_srcid_end_srcid_ALIGN              0
#define mc2_afx_srcid_fltr_cfg0_srcid_end_srcid_BITS               12
#define mc2_afx_srcid_fltr_cfg0_srcid_end_srcid_SHIFT              0
#define mc2_afx_srcid_fltr_cfg0_srcid_end_srcid_DEFAULT            0x00000000




#define mc2_afx_srcid_fltr_cfg1_srcid_enable_MASK                  0xf0000000
#define mc2_afx_srcid_fltr_cfg1_srcid_enable_ALIGN                 0
#define mc2_afx_srcid_fltr_cfg1_srcid_enable_BITS                  4
#define mc2_afx_srcid_fltr_cfg1_srcid_enable_SHIFT                 28
#define mc2_afx_srcid_fltr_cfg1_srcid_enable_DEFAULT               0x00000000


#define mc2_afx_srcid_fltr_cfg1_srcid_start_srcid_MASK             0x0fff0000
#define mc2_afx_srcid_fltr_cfg1_srcid_start_srcid_ALIGN            0
#define mc2_afx_srcid_fltr_cfg1_srcid_start_srcid_BITS             12
#define mc2_afx_srcid_fltr_cfg1_srcid_start_srcid_SHIFT            16
#define mc2_afx_srcid_fltr_cfg1_srcid_start_srcid_DEFAULT          0x00000000


#define mc2_afx_srcid_fltr_cfg1_srcid_reserved0_MASK               0x0000f000
#define mc2_afx_srcid_fltr_cfg1_srcid_reserved0_ALIGN              0
#define mc2_afx_srcid_fltr_cfg1_srcid_reserved0_BITS               4
#define mc2_afx_srcid_fltr_cfg1_srcid_reserved0_SHIFT              12


#define mc2_afx_srcid_fltr_cfg1_srcid_end_srcid_MASK               0x00000fff
#define mc2_afx_srcid_fltr_cfg1_srcid_end_srcid_ALIGN              0
#define mc2_afx_srcid_fltr_cfg1_srcid_end_srcid_BITS               12
#define mc2_afx_srcid_fltr_cfg1_srcid_end_srcid_SHIFT              0
#define mc2_afx_srcid_fltr_cfg1_srcid_end_srcid_DEFAULT            0x00000000




#define mc2_afx_srcid_fltr_cfg2_srcid_enable_MASK                  0xf0000000
#define mc2_afx_srcid_fltr_cfg2_srcid_enable_ALIGN                 0
#define mc2_afx_srcid_fltr_cfg2_srcid_enable_BITS                  4
#define mc2_afx_srcid_fltr_cfg2_srcid_enable_SHIFT                 28
#define mc2_afx_srcid_fltr_cfg2_srcid_enable_DEFAULT               0x00000000


#define mc2_afx_srcid_fltr_cfg2_srcid_start_srcid_MASK             0x0fff0000
#define mc2_afx_srcid_fltr_cfg2_srcid_start_srcid_ALIGN            0
#define mc2_afx_srcid_fltr_cfg2_srcid_start_srcid_BITS             12
#define mc2_afx_srcid_fltr_cfg2_srcid_start_srcid_SHIFT            16
#define mc2_afx_srcid_fltr_cfg2_srcid_start_srcid_DEFAULT          0x00000000


#define mc2_afx_srcid_fltr_cfg2_srcid_reserved0_MASK               0x0000f000
#define mc2_afx_srcid_fltr_cfg2_srcid_reserved0_ALIGN              0
#define mc2_afx_srcid_fltr_cfg2_srcid_reserved0_BITS               4
#define mc2_afx_srcid_fltr_cfg2_srcid_reserved0_SHIFT              12


#define mc2_afx_srcid_fltr_cfg2_srcid_end_srcid_MASK               0x00000fff
#define mc2_afx_srcid_fltr_cfg2_srcid_end_srcid_ALIGN              0
#define mc2_afx_srcid_fltr_cfg2_srcid_end_srcid_BITS               12
#define mc2_afx_srcid_fltr_cfg2_srcid_end_srcid_SHIFT              0
#define mc2_afx_srcid_fltr_cfg2_srcid_end_srcid_DEFAULT            0x00000000




#define mc2_afx_srcid_fltr_cfg3_srcid_enable_MASK                  0xf0000000
#define mc2_afx_srcid_fltr_cfg3_srcid_enable_ALIGN                 0
#define mc2_afx_srcid_fltr_cfg3_srcid_enable_BITS                  4
#define mc2_afx_srcid_fltr_cfg3_srcid_enable_SHIFT                 28
#define mc2_afx_srcid_fltr_cfg3_srcid_enable_DEFAULT               0x00000000


#define mc2_afx_srcid_fltr_cfg3_srcid_start_srcid_MASK             0x0fff0000
#define mc2_afx_srcid_fltr_cfg3_srcid_start_srcid_ALIGN            0
#define mc2_afx_srcid_fltr_cfg3_srcid_start_srcid_BITS             12
#define mc2_afx_srcid_fltr_cfg3_srcid_start_srcid_SHIFT            16
#define mc2_afx_srcid_fltr_cfg3_srcid_start_srcid_DEFAULT          0x00000000


#define mc2_afx_srcid_fltr_cfg3_srcid_reserved0_MASK               0x0000f000
#define mc2_afx_srcid_fltr_cfg3_srcid_reserved0_ALIGN              0
#define mc2_afx_srcid_fltr_cfg3_srcid_reserved0_BITS               4
#define mc2_afx_srcid_fltr_cfg3_srcid_reserved0_SHIFT              12


#define mc2_afx_srcid_fltr_cfg3_srcid_end_srcid_MASK               0x00000fff
#define mc2_afx_srcid_fltr_cfg3_srcid_end_srcid_ALIGN              0
#define mc2_afx_srcid_fltr_cfg3_srcid_end_srcid_BITS               12
#define mc2_afx_srcid_fltr_cfg3_srcid_end_srcid_SHIFT              0
#define mc2_afx_srcid_fltr_cfg3_srcid_end_srcid_DEFAULT            0x00000000




#define mc2_afx_row_xtr_cfg_row_19_16_reserved0_MASK               0xffffffc0
#define mc2_afx_row_xtr_cfg_row_19_16_reserved0_ALIGN              0
#define mc2_afx_row_xtr_cfg_row_19_16_reserved0_BITS               26
#define mc2_afx_row_xtr_cfg_row_19_16_reserved0_SHIFT              6


#define mc2_afx_row_xtr_cfg_row_19_16_bit_16_MASK                  0x0000003f
#define mc2_afx_row_xtr_cfg_row_19_16_bit_16_ALIGN                 0
#define mc2_afx_row_xtr_cfg_row_19_16_bit_16_BITS                  6
#define mc2_afx_row_xtr_cfg_row_19_16_bit_16_SHIFT                 0
#define mc2_afx_row_xtr_cfg_row_19_16_bit_16_DEFAULT               0x0000001e




#define mc2_afx_row_xtr_cfg_row_15_12_reserved0_MASK               0xc0000000
#define mc2_afx_row_xtr_cfg_row_15_12_reserved0_ALIGN              0
#define mc2_afx_row_xtr_cfg_row_15_12_reserved0_BITS               2
#define mc2_afx_row_xtr_cfg_row_15_12_reserved0_SHIFT              30


#define mc2_afx_row_xtr_cfg_row_15_12_bit_15_MASK                  0x3f000000
#define mc2_afx_row_xtr_cfg_row_15_12_bit_15_ALIGN                 0
#define mc2_afx_row_xtr_cfg_row_15_12_bit_15_BITS                  6
#define mc2_afx_row_xtr_cfg_row_15_12_bit_15_SHIFT                 24
#define mc2_afx_row_xtr_cfg_row_15_12_bit_15_DEFAULT               0x0000001d


#define mc2_afx_row_xtr_cfg_row_15_12_reserved1_MASK               0x00c00000
#define mc2_afx_row_xtr_cfg_row_15_12_reserved1_ALIGN              0
#define mc2_afx_row_xtr_cfg_row_15_12_reserved1_BITS               2
#define mc2_afx_row_xtr_cfg_row_15_12_reserved1_SHIFT              22


#define mc2_afx_row_xtr_cfg_row_15_12_bit_14_MASK                  0x003f0000
#define mc2_afx_row_xtr_cfg_row_15_12_bit_14_ALIGN                 0
#define mc2_afx_row_xtr_cfg_row_15_12_bit_14_BITS                  6
#define mc2_afx_row_xtr_cfg_row_15_12_bit_14_SHIFT                 16
#define mc2_afx_row_xtr_cfg_row_15_12_bit_14_DEFAULT               0x0000001c


#define mc2_afx_row_xtr_cfg_row_15_12_reserved2_MASK               0x0000c000
#define mc2_afx_row_xtr_cfg_row_15_12_reserved2_ALIGN              0
#define mc2_afx_row_xtr_cfg_row_15_12_reserved2_BITS               2
#define mc2_afx_row_xtr_cfg_row_15_12_reserved2_SHIFT              14


#define mc2_afx_row_xtr_cfg_row_15_12_bit_13_MASK                  0x00003f00
#define mc2_afx_row_xtr_cfg_row_15_12_bit_13_ALIGN                 0
#define mc2_afx_row_xtr_cfg_row_15_12_bit_13_BITS                  6
#define mc2_afx_row_xtr_cfg_row_15_12_bit_13_SHIFT                 8
#define mc2_afx_row_xtr_cfg_row_15_12_bit_13_DEFAULT               0x0000001b


#define mc2_afx_row_xtr_cfg_row_15_12_reserved3_MASK               0x000000c0
#define mc2_afx_row_xtr_cfg_row_15_12_reserved3_ALIGN              0
#define mc2_afx_row_xtr_cfg_row_15_12_reserved3_BITS               2
#define mc2_afx_row_xtr_cfg_row_15_12_reserved3_SHIFT              6


#define mc2_afx_row_xtr_cfg_row_15_12_bit_12_MASK                  0x0000003f
#define mc2_afx_row_xtr_cfg_row_15_12_bit_12_ALIGN                 0
#define mc2_afx_row_xtr_cfg_row_15_12_bit_12_BITS                  6
#define mc2_afx_row_xtr_cfg_row_15_12_bit_12_SHIFT                 0
#define mc2_afx_row_xtr_cfg_row_15_12_bit_12_DEFAULT               0x0000001a




#define mc2_afx_row_xtr_cfg_row_11_8_reserved0_MASK                0xc0000000
#define mc2_afx_row_xtr_cfg_row_11_8_reserved0_ALIGN               0
#define mc2_afx_row_xtr_cfg_row_11_8_reserved0_BITS                2
#define mc2_afx_row_xtr_cfg_row_11_8_reserved0_SHIFT               30


#define mc2_afx_row_xtr_cfg_row_11_8_bit_11_MASK                   0x3f000000
#define mc2_afx_row_xtr_cfg_row_11_8_bit_11_ALIGN                  0
#define mc2_afx_row_xtr_cfg_row_11_8_bit_11_BITS                   6
#define mc2_afx_row_xtr_cfg_row_11_8_bit_11_SHIFT                  24
#define mc2_afx_row_xtr_cfg_row_11_8_bit_11_DEFAULT                0x00000019


#define mc2_afx_row_xtr_cfg_row_11_8_reserved1_MASK                0x00c00000
#define mc2_afx_row_xtr_cfg_row_11_8_reserved1_ALIGN               0
#define mc2_afx_row_xtr_cfg_row_11_8_reserved1_BITS                2
#define mc2_afx_row_xtr_cfg_row_11_8_reserved1_SHIFT               22


#define mc2_afx_row_xtr_cfg_row_11_8_bit_10_MASK                   0x003f0000
#define mc2_afx_row_xtr_cfg_row_11_8_bit_10_ALIGN                  0
#define mc2_afx_row_xtr_cfg_row_11_8_bit_10_BITS                   6
#define mc2_afx_row_xtr_cfg_row_11_8_bit_10_SHIFT                  16
#define mc2_afx_row_xtr_cfg_row_11_8_bit_10_DEFAULT                0x00000018


#define mc2_afx_row_xtr_cfg_row_11_8_reserved2_MASK                0x0000c000
#define mc2_afx_row_xtr_cfg_row_11_8_reserved2_ALIGN               0
#define mc2_afx_row_xtr_cfg_row_11_8_reserved2_BITS                2
#define mc2_afx_row_xtr_cfg_row_11_8_reserved2_SHIFT               14


#define mc2_afx_row_xtr_cfg_row_11_8_bit_9_MASK                    0x00003f00
#define mc2_afx_row_xtr_cfg_row_11_8_bit_9_ALIGN                   0
#define mc2_afx_row_xtr_cfg_row_11_8_bit_9_BITS                    6
#define mc2_afx_row_xtr_cfg_row_11_8_bit_9_SHIFT                   8
#define mc2_afx_row_xtr_cfg_row_11_8_bit_9_DEFAULT                 0x00000017


#define mc2_afx_row_xtr_cfg_row_11_8_reserved3_MASK                0x000000c0
#define mc2_afx_row_xtr_cfg_row_11_8_reserved3_ALIGN               0
#define mc2_afx_row_xtr_cfg_row_11_8_reserved3_BITS                2
#define mc2_afx_row_xtr_cfg_row_11_8_reserved3_SHIFT               6


#define mc2_afx_row_xtr_cfg_row_11_8_bit_8_MASK                    0x0000003f
#define mc2_afx_row_xtr_cfg_row_11_8_bit_8_ALIGN                   0
#define mc2_afx_row_xtr_cfg_row_11_8_bit_8_BITS                    6
#define mc2_afx_row_xtr_cfg_row_11_8_bit_8_SHIFT                   0
#define mc2_afx_row_xtr_cfg_row_11_8_bit_8_DEFAULT                 0x00000016




#define mc2_afx_row_xtr_cfg_row_7_4_reserved0_MASK                 0xc0000000
#define mc2_afx_row_xtr_cfg_row_7_4_reserved0_ALIGN                0
#define mc2_afx_row_xtr_cfg_row_7_4_reserved0_BITS                 2
#define mc2_afx_row_xtr_cfg_row_7_4_reserved0_SHIFT                30


#define mc2_afx_row_xtr_cfg_row_7_4_bit_7_MASK                     0x3f000000
#define mc2_afx_row_xtr_cfg_row_7_4_bit_7_ALIGN                    0
#define mc2_afx_row_xtr_cfg_row_7_4_bit_7_BITS                     6
#define mc2_afx_row_xtr_cfg_row_7_4_bit_7_SHIFT                    24
#define mc2_afx_row_xtr_cfg_row_7_4_bit_7_DEFAULT                  0x00000015


#define mc2_afx_row_xtr_cfg_row_7_4_reserved1_MASK                 0x00c00000
#define mc2_afx_row_xtr_cfg_row_7_4_reserved1_ALIGN                0
#define mc2_afx_row_xtr_cfg_row_7_4_reserved1_BITS                 2
#define mc2_afx_row_xtr_cfg_row_7_4_reserved1_SHIFT                22


#define mc2_afx_row_xtr_cfg_row_7_4_bit_6_MASK                     0x003f0000
#define mc2_afx_row_xtr_cfg_row_7_4_bit_6_ALIGN                    0
#define mc2_afx_row_xtr_cfg_row_7_4_bit_6_BITS                     6
#define mc2_afx_row_xtr_cfg_row_7_4_bit_6_SHIFT                    16
#define mc2_afx_row_xtr_cfg_row_7_4_bit_6_DEFAULT                  0x00000014


#define mc2_afx_row_xtr_cfg_row_7_4_reserved2_MASK                 0x0000c000
#define mc2_afx_row_xtr_cfg_row_7_4_reserved2_ALIGN                0
#define mc2_afx_row_xtr_cfg_row_7_4_reserved2_BITS                 2
#define mc2_afx_row_xtr_cfg_row_7_4_reserved2_SHIFT                14


#define mc2_afx_row_xtr_cfg_row_7_4_bit_5_MASK                     0x00003f00
#define mc2_afx_row_xtr_cfg_row_7_4_bit_5_ALIGN                    0
#define mc2_afx_row_xtr_cfg_row_7_4_bit_5_BITS                     6
#define mc2_afx_row_xtr_cfg_row_7_4_bit_5_SHIFT                    8
#define mc2_afx_row_xtr_cfg_row_7_4_bit_5_DEFAULT                  0x00000013


#define mc2_afx_row_xtr_cfg_row_7_4_reserved3_MASK                 0x000000c0
#define mc2_afx_row_xtr_cfg_row_7_4_reserved3_ALIGN                0
#define mc2_afx_row_xtr_cfg_row_7_4_reserved3_BITS                 2
#define mc2_afx_row_xtr_cfg_row_7_4_reserved3_SHIFT                6


#define mc2_afx_row_xtr_cfg_row_7_4_bit_4_MASK                     0x0000003f
#define mc2_afx_row_xtr_cfg_row_7_4_bit_4_ALIGN                    0
#define mc2_afx_row_xtr_cfg_row_7_4_bit_4_BITS                     6
#define mc2_afx_row_xtr_cfg_row_7_4_bit_4_SHIFT                    0
#define mc2_afx_row_xtr_cfg_row_7_4_bit_4_DEFAULT                  0x00000012




#define mc2_afx_row_xtr_cfg_row_3_0_reserved0_MASK                 0xc0000000
#define mc2_afx_row_xtr_cfg_row_3_0_reserved0_ALIGN                0
#define mc2_afx_row_xtr_cfg_row_3_0_reserved0_BITS                 2
#define mc2_afx_row_xtr_cfg_row_3_0_reserved0_SHIFT                30


#define mc2_afx_row_xtr_cfg_row_3_0_bit_3_MASK                     0x3f000000
#define mc2_afx_row_xtr_cfg_row_3_0_bit_3_ALIGN                    0
#define mc2_afx_row_xtr_cfg_row_3_0_bit_3_BITS                     6
#define mc2_afx_row_xtr_cfg_row_3_0_bit_3_SHIFT                    24
#define mc2_afx_row_xtr_cfg_row_3_0_bit_3_DEFAULT                  0x00000011


#define mc2_afx_row_xtr_cfg_row_3_0_reserved1_MASK                 0x00c00000
#define mc2_afx_row_xtr_cfg_row_3_0_reserved1_ALIGN                0
#define mc2_afx_row_xtr_cfg_row_3_0_reserved1_BITS                 2
#define mc2_afx_row_xtr_cfg_row_3_0_reserved1_SHIFT                22


#define mc2_afx_row_xtr_cfg_row_3_0_bit_2_MASK                     0x003f0000
#define mc2_afx_row_xtr_cfg_row_3_0_bit_2_ALIGN                    0
#define mc2_afx_row_xtr_cfg_row_3_0_bit_2_BITS                     6
#define mc2_afx_row_xtr_cfg_row_3_0_bit_2_SHIFT                    16
#define mc2_afx_row_xtr_cfg_row_3_0_bit_2_DEFAULT                  0x00000010


#define mc2_afx_row_xtr_cfg_row_3_0_reserved2_MASK                 0x0000c000
#define mc2_afx_row_xtr_cfg_row_3_0_reserved2_ALIGN                0
#define mc2_afx_row_xtr_cfg_row_3_0_reserved2_BITS                 2
#define mc2_afx_row_xtr_cfg_row_3_0_reserved2_SHIFT                14


#define mc2_afx_row_xtr_cfg_row_3_0_bit_1_MASK                     0x00003f00
#define mc2_afx_row_xtr_cfg_row_3_0_bit_1_ALIGN                    0
#define mc2_afx_row_xtr_cfg_row_3_0_bit_1_BITS                     6
#define mc2_afx_row_xtr_cfg_row_3_0_bit_1_SHIFT                    8
#define mc2_afx_row_xtr_cfg_row_3_0_bit_1_DEFAULT                  0x0000000f


#define mc2_afx_row_xtr_cfg_row_3_0_reserved3_MASK                 0x000000c0
#define mc2_afx_row_xtr_cfg_row_3_0_reserved3_ALIGN                0
#define mc2_afx_row_xtr_cfg_row_3_0_reserved3_BITS                 2
#define mc2_afx_row_xtr_cfg_row_3_0_reserved3_SHIFT                6


#define mc2_afx_row_xtr_cfg_row_3_0_bit_0_MASK                     0x0000003f
#define mc2_afx_row_xtr_cfg_row_3_0_bit_0_ALIGN                    0
#define mc2_afx_row_xtr_cfg_row_3_0_bit_0_BITS                     6
#define mc2_afx_row_xtr_cfg_row_3_0_bit_0_SHIFT                    0
#define mc2_afx_row_xtr_cfg_row_3_0_bit_0_DEFAULT                  0x0000000e




#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved0_MASK                   0xc0000000
#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved0_ALIGN                  0
#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved0_BITS                   2
#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved0_SHIFT                  30


#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_3_MASK                       0x3f000000
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_3_ALIGN                      0
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_3_BITS                       6
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_3_SHIFT                      24
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_3_DEFAULT                    0x00000000


#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved1_MASK                   0x00c00000
#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved1_ALIGN                  0
#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved1_BITS                   2
#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved1_SHIFT                  22


#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_2_MASK                       0x003f0000
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_2_ALIGN                      0
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_2_BITS                       6
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_2_SHIFT                      16
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_2_DEFAULT                    0x00000000


#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved2_MASK                   0x0000c000
#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved2_ALIGN                  0
#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved2_BITS                   2
#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved2_SHIFT                  14


#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_1_MASK                       0x00003f00
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_1_ALIGN                      0
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_1_BITS                       6
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_1_SHIFT                      8
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_1_DEFAULT                    0x00000000


#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved3_MASK                   0x000000c0
#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved3_ALIGN                  0
#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved3_BITS                   2
#define mc2_afx_bg_xtr_cfg_bg_3_0_reserved3_SHIFT                  6


#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_0_MASK                       0x0000003f
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_0_ALIGN                      0
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_0_BITS                       6
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_0_SHIFT                      0
#define mc2_afx_bg_xtr_cfg_bg_3_0_bit_0_DEFAULT                    0x00000000




#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved0_MASK                   0xc0000000
#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved0_ALIGN                  0
#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved0_BITS                   2
#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved0_SHIFT                  30


#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_3_MASK                       0x3f000000
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_3_ALIGN                      0
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_3_BITS                       6
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_3_SHIFT                      24
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_3_DEFAULT                    0x00000000


#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved1_MASK                   0x00c00000
#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved1_ALIGN                  0
#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved1_BITS                   2
#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved1_SHIFT                  22


#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_2_MASK                       0x003f0000
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_2_ALIGN                      0
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_2_BITS                       6
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_2_SHIFT                      16
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_2_DEFAULT                    0x0000000d


#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved2_MASK                   0x0000c000
#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved2_ALIGN                  0
#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved2_BITS                   2
#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved2_SHIFT                  14


#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_1_MASK                       0x00003f00
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_1_ALIGN                      0
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_1_BITS                       6
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_1_SHIFT                      8
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_1_DEFAULT                    0x0000000c


#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved3_MASK                   0x000000c0
#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved3_ALIGN                  0
#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved3_BITS                   2
#define mc2_afx_bk_xtr_cfg_bk_3_0_reserved3_SHIFT                  6


#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_0_MASK                       0x0000003f
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_0_ALIGN                      0
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_0_BITS                       6
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_0_SHIFT                      0
#define mc2_afx_bk_xtr_cfg_bk_3_0_bit_0_DEFAULT                    0x0000000b




#define mc2_afx_col_xtr_cfg_col_cfg_normalization_mode_MASK        0x80000000
#define mc2_afx_col_xtr_cfg_col_cfg_normalization_mode_ALIGN       0
#define mc2_afx_col_xtr_cfg_col_cfg_normalization_mode_BITS        1
#define mc2_afx_col_xtr_cfg_col_cfg_normalization_mode_SHIFT       31
#define mc2_afx_col_xtr_cfg_col_cfg_normalization_mode_DEFAULT     0x00000000


#define mc2_afx_col_xtr_cfg_col_cfg_reserved0_MASK                 0x7fffffc0
#define mc2_afx_col_xtr_cfg_col_cfg_reserved0_ALIGN                0
#define mc2_afx_col_xtr_cfg_col_cfg_reserved0_BITS                 25
#define mc2_afx_col_xtr_cfg_col_cfg_reserved0_SHIFT                6


#define mc2_afx_col_xtr_cfg_col_cfg_col_bit_start_MASK             0x00000030
#define mc2_afx_col_xtr_cfg_col_cfg_col_bit_start_ALIGN            0
#define mc2_afx_col_xtr_cfg_col_cfg_col_bit_start_BITS             2
#define mc2_afx_col_xtr_cfg_col_cfg_col_bit_start_SHIFT            4
#define mc2_afx_col_xtr_cfg_col_cfg_col_bit_start_DEFAULT          0x00000001


#define mc2_afx_col_xtr_cfg_col_cfg_col_mode_MASK                  0x0000000c
#define mc2_afx_col_xtr_cfg_col_cfg_col_mode_ALIGN                 0
#define mc2_afx_col_xtr_cfg_col_cfg_col_mode_BITS                  2
#define mc2_afx_col_xtr_cfg_col_cfg_col_mode_SHIFT                 2
#define mc2_afx_col_xtr_cfg_col_cfg_col_mode_DEFAULT               0x00000000


#define mc2_afx_col_xtr_cfg_col_cfg_num_col_bits_MASK              0x00000003
#define mc2_afx_col_xtr_cfg_col_cfg_num_col_bits_ALIGN             0
#define mc2_afx_col_xtr_cfg_col_cfg_num_col_bits_BITS              2
#define mc2_afx_col_xtr_cfg_col_cfg_num_col_bits_SHIFT             0
#define mc2_afx_col_xtr_cfg_col_cfg_num_col_bits_DEFAULT           0x00000001




#define mc2_afx_cs_xtr_cfg_cs_3_0_enable_MASK                      0x80000000
#define mc2_afx_cs_xtr_cfg_cs_3_0_enable_ALIGN                     0
#define mc2_afx_cs_xtr_cfg_cs_3_0_enable_BITS                      1
#define mc2_afx_cs_xtr_cfg_cs_3_0_enable_SHIFT                     31
#define mc2_afx_cs_xtr_cfg_cs_3_0_enable_DEFAULT                   0x00000000


#define mc2_afx_cs_xtr_cfg_cs_3_0_reserved0_MASK                   0x7fffffc0
#define mc2_afx_cs_xtr_cfg_cs_3_0_reserved0_ALIGN                  0
#define mc2_afx_cs_xtr_cfg_cs_3_0_reserved0_BITS                   25
#define mc2_afx_cs_xtr_cfg_cs_3_0_reserved0_SHIFT                  6


#define mc2_afx_cs_xtr_cfg_cs_3_0_bit_0_MASK                       0x0000003f
#define mc2_afx_cs_xtr_cfg_cs_3_0_bit_0_ALIGN                      0
#define mc2_afx_cs_xtr_cfg_cs_3_0_bit_0_BITS                       6
#define mc2_afx_cs_xtr_cfg_cs_3_0_bit_0_SHIFT                      0
#define mc2_afx_cs_xtr_cfg_cs_3_0_bit_0_DEFAULT                    0x0000000b




#define mc2_afx_chn_xtr_cfg_chn_bit_enable_MASK                    0x80000000
#define mc2_afx_chn_xtr_cfg_chn_bit_enable_ALIGN                   0
#define mc2_afx_chn_xtr_cfg_chn_bit_enable_BITS                    1
#define mc2_afx_chn_xtr_cfg_chn_bit_enable_SHIFT                   31
#define mc2_afx_chn_xtr_cfg_chn_bit_enable_DEFAULT                 0x00000001


#define mc2_afx_chn_xtr_cfg_chn_bit_reserved0_MASK                 0x7ffff800
#define mc2_afx_chn_xtr_cfg_chn_bit_reserved0_ALIGN                0
#define mc2_afx_chn_xtr_cfg_chn_bit_reserved0_BITS                 20
#define mc2_afx_chn_xtr_cfg_chn_bit_reserved0_SHIFT                11


#define mc2_afx_chn_xtr_cfg_chn_bit_chn_parity_MASK                0x00000400
#define mc2_afx_chn_xtr_cfg_chn_bit_chn_parity_ALIGN               0
#define mc2_afx_chn_xtr_cfg_chn_bit_chn_parity_BITS                1
#define mc2_afx_chn_xtr_cfg_chn_bit_chn_parity_SHIFT               10
#define mc2_afx_chn_xtr_cfg_chn_bit_chn_parity_DEFAULT             0x00000001


#define mc2_afx_chn_xtr_cfg_chn_bit_chn_mode_MASK                  0x00000300
#define mc2_afx_chn_xtr_cfg_chn_bit_chn_mode_ALIGN                 0
#define mc2_afx_chn_xtr_cfg_chn_bit_chn_mode_BITS                  2
#define mc2_afx_chn_xtr_cfg_chn_bit_chn_mode_SHIFT                 8
#define mc2_afx_chn_xtr_cfg_chn_bit_chn_mode_DEFAULT               0x00000002


#define mc2_afx_chn_xtr_cfg_chn_bit_reserved1_MASK                 0x000000c0
#define mc2_afx_chn_xtr_cfg_chn_bit_reserved1_ALIGN                0
#define mc2_afx_chn_xtr_cfg_chn_bit_reserved1_BITS                 2
#define mc2_afx_chn_xtr_cfg_chn_bit_reserved1_SHIFT                6


#define mc2_afx_chn_xtr_cfg_chn_bit_bit_0_MASK                     0x0000003f
#define mc2_afx_chn_xtr_cfg_chn_bit_bit_0_ALIGN                    0
#define mc2_afx_chn_xtr_cfg_chn_bit_bit_0_BITS                     6
#define mc2_afx_chn_xtr_cfg_chn_bit_bit_0_SHIFT                    0
#define mc2_afx_chn_xtr_cfg_chn_bit_bit_0_DEFAULT                  0x0000000a




#define mc2_afx_ddr_sz_chk_reserved0_MASK                          0xffffff00
#define mc2_afx_ddr_sz_chk_reserved0_ALIGN                         0
#define mc2_afx_ddr_sz_chk_reserved0_BITS                          24
#define mc2_afx_ddr_sz_chk_reserved0_SHIFT                         8


#define mc2_afx_ddr_sz_chk_dram_size_limit_MASK                    0x000000f0
#define mc2_afx_ddr_sz_chk_dram_size_limit_ALIGN                   0
#define mc2_afx_ddr_sz_chk_dram_size_limit_BITS                    4
#define mc2_afx_ddr_sz_chk_dram_size_limit_SHIFT                   4
#define mc2_afx_ddr_sz_chk_dram_size_limit_DEFAULT                 0x0000000c


#define mc2_afx_ddr_sz_chk_reserved1_MASK                          0x0000000f
#define mc2_afx_ddr_sz_chk_reserved1_ALIGN                         0
#define mc2_afx_ddr_sz_chk_reserved1_BITS                          4
#define mc2_afx_ddr_sz_chk_reserved1_SHIFT                         0




#define mc2_rlt_acc_acc_eack_MASK                                  0x80000000
#define mc2_rlt_acc_acc_eack_ALIGN                                 0
#define mc2_rlt_acc_acc_eack_BITS                                  1
#define mc2_rlt_acc_acc_eack_SHIFT                                 31
#define mc2_rlt_acc_acc_eack_DEFAULT                               0x00000000


#define mc2_rlt_acc_reserved0_MASK                                 0x7fffff00
#define mc2_rlt_acc_reserved0_ALIGN                                0
#define mc2_rlt_acc_reserved0_BITS                                 23
#define mc2_rlt_acc_reserved0_SHIFT                                8


#define mc2_rlt_acc_acc_sw_MASK                                    0x00000080
#define mc2_rlt_acc_acc_sw_ALIGN                                   0
#define mc2_rlt_acc_acc_sw_BITS                                    1
#define mc2_rlt_acc_acc_sw_SHIFT                                   7
#define mc2_rlt_acc_acc_sw_DEFAULT                                 0x00000001


#define mc2_rlt_acc_acc_sr_MASK                                    0x00000040
#define mc2_rlt_acc_acc_sr_ALIGN                                   0
#define mc2_rlt_acc_acc_sr_BITS                                    1
#define mc2_rlt_acc_acc_sr_SHIFT                                   6
#define mc2_rlt_acc_acc_sr_DEFAULT                                 0x00000001


#define mc2_rlt_acc_acc_nsw_MASK                                   0x00000020
#define mc2_rlt_acc_acc_nsw_ALIGN                                  0
#define mc2_rlt_acc_acc_nsw_BITS                                   1
#define mc2_rlt_acc_acc_nsw_SHIFT                                  5
#define mc2_rlt_acc_acc_nsw_DEFAULT                                0x00000001


#define mc2_rlt_acc_acc_nsr_MASK                                   0x00000010
#define mc2_rlt_acc_acc_nsr_ALIGN                                  0
#define mc2_rlt_acc_acc_nsr_BITS                                   1
#define mc2_rlt_acc_acc_nsr_SHIFT                                  4
#define mc2_rlt_acc_acc_nsr_DEFAULT                                0x00000001


#define mc2_rlt_acc_perm_sw_MASK                                   0x00000008
#define mc2_rlt_acc_perm_sw_ALIGN                                  0
#define mc2_rlt_acc_perm_sw_BITS                                   1
#define mc2_rlt_acc_perm_sw_SHIFT                                  3
#define mc2_rlt_acc_perm_sw_DEFAULT                                0x00000001


#define mc2_rlt_acc_perm_sr_MASK                                   0x00000004
#define mc2_rlt_acc_perm_sr_ALIGN                                  0
#define mc2_rlt_acc_perm_sr_BITS                                   1
#define mc2_rlt_acc_perm_sr_SHIFT                                  2
#define mc2_rlt_acc_perm_sr_DEFAULT                                0x00000001


#define mc2_rlt_acc_perm_nsw_MASK                                  0x00000002
#define mc2_rlt_acc_perm_nsw_ALIGN                                 0
#define mc2_rlt_acc_perm_nsw_BITS                                  1
#define mc2_rlt_acc_perm_nsw_SHIFT                                 1
#define mc2_rlt_acc_perm_nsw_DEFAULT                               0x00000001


#define mc2_rlt_acc_perm_nsr_MASK                                  0x00000001
#define mc2_rlt_acc_perm_nsr_ALIGN                                 0
#define mc2_rlt_acc_perm_nsr_BITS                                  1
#define mc2_rlt_acc_perm_nsr_SHIFT                                 0
#define mc2_rlt_acc_perm_nsr_DEFAULT                               0x00000001




#define mc2_rlt_vers_reserved0_MASK                                0xffff0000
#define mc2_rlt_vers_reserved0_ALIGN                               0
#define mc2_rlt_vers_reserved0_BITS                                16
#define mc2_rlt_vers_reserved0_SHIFT                               16


#define mc2_rlt_vers_VERSION_MAJOR_MASK                            0x0000ff00
#define mc2_rlt_vers_VERSION_MAJOR_ALIGN                           0
#define mc2_rlt_vers_VERSION_MAJOR_BITS                            8
#define mc2_rlt_vers_VERSION_MAJOR_SHIFT                           8
#define mc2_rlt_vers_VERSION_MAJOR_DEFAULT                         0x00000005


#define mc2_rlt_vers_VERSION_MINOR_MASK                            0x000000ff
#define mc2_rlt_vers_VERSION_MINOR_ALIGN                           0
#define mc2_rlt_vers_VERSION_MINOR_BITS                            8
#define mc2_rlt_vers_VERSION_MINOR_SHIFT                           0
#define mc2_rlt_vers_VERSION_MINOR_DEFAULT                         0x00000000




#define mc2_rlt_rlt_cfg_reserved0_MASK                             0xfffffffe
#define mc2_rlt_rlt_cfg_reserved0_ALIGN                            0
#define mc2_rlt_rlt_cfg_reserved0_BITS                             31
#define mc2_rlt_rlt_cfg_reserved0_SHIFT                            1


#define mc2_rlt_rlt_cfg_BUCKET_INCR_MODE_MASK                      0x00000001
#define mc2_rlt_rlt_cfg_BUCKET_INCR_MODE_ALIGN                     0
#define mc2_rlt_rlt_cfg_BUCKET_INCR_MODE_BITS                      1
#define mc2_rlt_rlt_cfg_BUCKET_INCR_MODE_SHIFT                     0
#define mc2_rlt_rlt_cfg_BUCKET_INCR_MODE_DEFAULT                   0x00000000




#define mc2_rlt_rate_limiter0_cfg_0_reserved0_MASK                 0x80000000
#define mc2_rlt_rate_limiter0_cfg_0_reserved0_ALIGN                0
#define mc2_rlt_rate_limiter0_cfg_0_reserved0_BITS                 1
#define mc2_rlt_rate_limiter0_cfg_0_reserved0_SHIFT                31


#define mc2_rlt_rate_limiter0_cfg_0_bucket_override_MASK           0x60000000
#define mc2_rlt_rate_limiter0_cfg_0_bucket_override_ALIGN          0
#define mc2_rlt_rate_limiter0_cfg_0_bucket_override_BITS           2
#define mc2_rlt_rate_limiter0_cfg_0_bucket_override_SHIFT          29
#define mc2_rlt_rate_limiter0_cfg_0_bucket_override_DEFAULT        0x00000003


#define mc2_rlt_rate_limiter0_cfg_0_reserved1_MASK                 0x10000000
#define mc2_rlt_rate_limiter0_cfg_0_reserved1_ALIGN                0
#define mc2_rlt_rate_limiter0_cfg_0_reserved1_BITS                 1
#define mc2_rlt_rate_limiter0_cfg_0_reserved1_SHIFT                28


#define mc2_rlt_rate_limiter0_cfg_0_bucket_incr_mode_MASK          0x08000000
#define mc2_rlt_rate_limiter0_cfg_0_bucket_incr_mode_ALIGN         0
#define mc2_rlt_rate_limiter0_cfg_0_bucket_incr_mode_BITS          1
#define mc2_rlt_rate_limiter0_cfg_0_bucket_incr_mode_SHIFT         27
#define mc2_rlt_rate_limiter0_cfg_0_bucket_incr_mode_DEFAULT       0x00000000


#define mc2_rlt_rate_limiter0_cfg_0_reserved2_MASK                 0x04000000
#define mc2_rlt_rate_limiter0_cfg_0_reserved2_ALIGN                0
#define mc2_rlt_rate_limiter0_cfg_0_reserved2_BITS                 1
#define mc2_rlt_rate_limiter0_cfg_0_reserved2_SHIFT                26


#define mc2_rlt_rate_limiter0_cfg_0_fill_rate_MASK                 0x03ff0000
#define mc2_rlt_rate_limiter0_cfg_0_fill_rate_ALIGN                0
#define mc2_rlt_rate_limiter0_cfg_0_fill_rate_BITS                 10
#define mc2_rlt_rate_limiter0_cfg_0_fill_rate_SHIFT                16
#define mc2_rlt_rate_limiter0_cfg_0_fill_rate_DEFAULT              0x00000080


#define mc2_rlt_rate_limiter0_cfg_0_cbs_negative_MASK              0x0000ff00
#define mc2_rlt_rate_limiter0_cfg_0_cbs_negative_ALIGN             0
#define mc2_rlt_rate_limiter0_cfg_0_cbs_negative_BITS              8
#define mc2_rlt_rate_limiter0_cfg_0_cbs_negative_SHIFT             8
#define mc2_rlt_rate_limiter0_cfg_0_cbs_negative_DEFAULT           0x00000004


#define mc2_rlt_rate_limiter0_cfg_0_cbs_MASK                       0x000000ff
#define mc2_rlt_rate_limiter0_cfg_0_cbs_ALIGN                      0
#define mc2_rlt_rate_limiter0_cfg_0_cbs_BITS                       8
#define mc2_rlt_rate_limiter0_cfg_0_cbs_SHIFT                      0
#define mc2_rlt_rate_limiter0_cfg_0_cbs_DEFAULT                    0x00000004




#define mc2_rlt_rate_limiter0_cfg_1_reserved0_MASK                 0x80000000
#define mc2_rlt_rate_limiter0_cfg_1_reserved0_ALIGN                0
#define mc2_rlt_rate_limiter0_cfg_1_reserved0_BITS                 1
#define mc2_rlt_rate_limiter0_cfg_1_reserved0_SHIFT                31


#define mc2_rlt_rate_limiter0_cfg_1_bucket_override_MASK           0x60000000
#define mc2_rlt_rate_limiter0_cfg_1_bucket_override_ALIGN          0
#define mc2_rlt_rate_limiter0_cfg_1_bucket_override_BITS           2
#define mc2_rlt_rate_limiter0_cfg_1_bucket_override_SHIFT          29
#define mc2_rlt_rate_limiter0_cfg_1_bucket_override_DEFAULT        0x00000003


#define mc2_rlt_rate_limiter0_cfg_1_update_mode_MASK               0x10000000
#define mc2_rlt_rate_limiter0_cfg_1_update_mode_ALIGN              0
#define mc2_rlt_rate_limiter0_cfg_1_update_mode_BITS               1
#define mc2_rlt_rate_limiter0_cfg_1_update_mode_SHIFT              28
#define mc2_rlt_rate_limiter0_cfg_1_update_mode_DEFAULT            0x00000000


#define mc2_rlt_rate_limiter0_cfg_1_reserved1_MASK                 0x0c000000
#define mc2_rlt_rate_limiter0_cfg_1_reserved1_ALIGN                0
#define mc2_rlt_rate_limiter0_cfg_1_reserved1_BITS                 2
#define mc2_rlt_rate_limiter0_cfg_1_reserved1_SHIFT                26


#define mc2_rlt_rate_limiter0_cfg_1_fill_rate_MASK                 0x03ff0000
#define mc2_rlt_rate_limiter0_cfg_1_fill_rate_ALIGN                0
#define mc2_rlt_rate_limiter0_cfg_1_fill_rate_BITS                 10
#define mc2_rlt_rate_limiter0_cfg_1_fill_rate_SHIFT                16
#define mc2_rlt_rate_limiter0_cfg_1_fill_rate_DEFAULT              0x00000080


#define mc2_rlt_rate_limiter0_cfg_1_ebs_negative_MASK              0x0000ff00
#define mc2_rlt_rate_limiter0_cfg_1_ebs_negative_ALIGN             0
#define mc2_rlt_rate_limiter0_cfg_1_ebs_negative_BITS              8
#define mc2_rlt_rate_limiter0_cfg_1_ebs_negative_SHIFT             8
#define mc2_rlt_rate_limiter0_cfg_1_ebs_negative_DEFAULT           0x00000004


#define mc2_rlt_rate_limiter0_cfg_1_ebs_MASK                       0x000000ff
#define mc2_rlt_rate_limiter0_cfg_1_ebs_ALIGN                      0
#define mc2_rlt_rate_limiter0_cfg_1_ebs_BITS                       8
#define mc2_rlt_rate_limiter0_cfg_1_ebs_SHIFT                      0
#define mc2_rlt_rate_limiter0_cfg_1_ebs_DEFAULT                    0x00000004




#define mc2_rlt_rate_limiter1_cfg_0_reserved0_MASK                 0x80000000
#define mc2_rlt_rate_limiter1_cfg_0_reserved0_ALIGN                0
#define mc2_rlt_rate_limiter1_cfg_0_reserved0_BITS                 1
#define mc2_rlt_rate_limiter1_cfg_0_reserved0_SHIFT                31


#define mc2_rlt_rate_limiter1_cfg_0_bucket_override_MASK           0x60000000
#define mc2_rlt_rate_limiter1_cfg_0_bucket_override_ALIGN          0
#define mc2_rlt_rate_limiter1_cfg_0_bucket_override_BITS           2
#define mc2_rlt_rate_limiter1_cfg_0_bucket_override_SHIFT          29
#define mc2_rlt_rate_limiter1_cfg_0_bucket_override_DEFAULT        0x00000003


#define mc2_rlt_rate_limiter1_cfg_0_reserved1_MASK                 0x10000000
#define mc2_rlt_rate_limiter1_cfg_0_reserved1_ALIGN                0
#define mc2_rlt_rate_limiter1_cfg_0_reserved1_BITS                 1
#define mc2_rlt_rate_limiter1_cfg_0_reserved1_SHIFT                28


#define mc2_rlt_rate_limiter1_cfg_0_bucket_incr_mode_MASK          0x08000000
#define mc2_rlt_rate_limiter1_cfg_0_bucket_incr_mode_ALIGN         0
#define mc2_rlt_rate_limiter1_cfg_0_bucket_incr_mode_BITS          1
#define mc2_rlt_rate_limiter1_cfg_0_bucket_incr_mode_SHIFT         27
#define mc2_rlt_rate_limiter1_cfg_0_bucket_incr_mode_DEFAULT       0x00000000


#define mc2_rlt_rate_limiter1_cfg_0_reserved2_MASK                 0x04000000
#define mc2_rlt_rate_limiter1_cfg_0_reserved2_ALIGN                0
#define mc2_rlt_rate_limiter1_cfg_0_reserved2_BITS                 1
#define mc2_rlt_rate_limiter1_cfg_0_reserved2_SHIFT                26


#define mc2_rlt_rate_limiter1_cfg_0_fill_rate_MASK                 0x03ff0000
#define mc2_rlt_rate_limiter1_cfg_0_fill_rate_ALIGN                0
#define mc2_rlt_rate_limiter1_cfg_0_fill_rate_BITS                 10
#define mc2_rlt_rate_limiter1_cfg_0_fill_rate_SHIFT                16
#define mc2_rlt_rate_limiter1_cfg_0_fill_rate_DEFAULT              0x00000080


#define mc2_rlt_rate_limiter1_cfg_0_cbs_negative_MASK              0x0000ff00
#define mc2_rlt_rate_limiter1_cfg_0_cbs_negative_ALIGN             0
#define mc2_rlt_rate_limiter1_cfg_0_cbs_negative_BITS              8
#define mc2_rlt_rate_limiter1_cfg_0_cbs_negative_SHIFT             8
#define mc2_rlt_rate_limiter1_cfg_0_cbs_negative_DEFAULT           0x00000004


#define mc2_rlt_rate_limiter1_cfg_0_cbs_MASK                       0x000000ff
#define mc2_rlt_rate_limiter1_cfg_0_cbs_ALIGN                      0
#define mc2_rlt_rate_limiter1_cfg_0_cbs_BITS                       8
#define mc2_rlt_rate_limiter1_cfg_0_cbs_SHIFT                      0
#define mc2_rlt_rate_limiter1_cfg_0_cbs_DEFAULT                    0x00000004




#define mc2_rlt_rate_limiter1_cfg_1_reserved0_MASK                 0x80000000
#define mc2_rlt_rate_limiter1_cfg_1_reserved0_ALIGN                0
#define mc2_rlt_rate_limiter1_cfg_1_reserved0_BITS                 1
#define mc2_rlt_rate_limiter1_cfg_1_reserved0_SHIFT                31


#define mc2_rlt_rate_limiter1_cfg_1_bucket_override_MASK           0x60000000
#define mc2_rlt_rate_limiter1_cfg_1_bucket_override_ALIGN          0
#define mc2_rlt_rate_limiter1_cfg_1_bucket_override_BITS           2
#define mc2_rlt_rate_limiter1_cfg_1_bucket_override_SHIFT          29
#define mc2_rlt_rate_limiter1_cfg_1_bucket_override_DEFAULT        0x00000003


#define mc2_rlt_rate_limiter1_cfg_1_update_mode_MASK               0x10000000
#define mc2_rlt_rate_limiter1_cfg_1_update_mode_ALIGN              0
#define mc2_rlt_rate_limiter1_cfg_1_update_mode_BITS               1
#define mc2_rlt_rate_limiter1_cfg_1_update_mode_SHIFT              28
#define mc2_rlt_rate_limiter1_cfg_1_update_mode_DEFAULT            0x00000000


#define mc2_rlt_rate_limiter1_cfg_1_reserved1_MASK                 0x0c000000
#define mc2_rlt_rate_limiter1_cfg_1_reserved1_ALIGN                0
#define mc2_rlt_rate_limiter1_cfg_1_reserved1_BITS                 2
#define mc2_rlt_rate_limiter1_cfg_1_reserved1_SHIFT                26


#define mc2_rlt_rate_limiter1_cfg_1_fill_rate_MASK                 0x03ff0000
#define mc2_rlt_rate_limiter1_cfg_1_fill_rate_ALIGN                0
#define mc2_rlt_rate_limiter1_cfg_1_fill_rate_BITS                 10
#define mc2_rlt_rate_limiter1_cfg_1_fill_rate_SHIFT                16
#define mc2_rlt_rate_limiter1_cfg_1_fill_rate_DEFAULT              0x00000080


#define mc2_rlt_rate_limiter1_cfg_1_ebs_negative_MASK              0x0000ff00
#define mc2_rlt_rate_limiter1_cfg_1_ebs_negative_ALIGN             0
#define mc2_rlt_rate_limiter1_cfg_1_ebs_negative_BITS              8
#define mc2_rlt_rate_limiter1_cfg_1_ebs_negative_SHIFT             8
#define mc2_rlt_rate_limiter1_cfg_1_ebs_negative_DEFAULT           0x00000004


#define mc2_rlt_rate_limiter1_cfg_1_ebs_MASK                       0x000000ff
#define mc2_rlt_rate_limiter1_cfg_1_ebs_ALIGN                      0
#define mc2_rlt_rate_limiter1_cfg_1_ebs_BITS                       8
#define mc2_rlt_rate_limiter1_cfg_1_ebs_SHIFT                      0
#define mc2_rlt_rate_limiter1_cfg_1_ebs_DEFAULT                    0x00000004




#define mc2_rlt_rate_limiter2_cfg_0_reserved0_MASK                 0x80000000
#define mc2_rlt_rate_limiter2_cfg_0_reserved0_ALIGN                0
#define mc2_rlt_rate_limiter2_cfg_0_reserved0_BITS                 1
#define mc2_rlt_rate_limiter2_cfg_0_reserved0_SHIFT                31


#define mc2_rlt_rate_limiter2_cfg_0_bucket_override_MASK           0x60000000
#define mc2_rlt_rate_limiter2_cfg_0_bucket_override_ALIGN          0
#define mc2_rlt_rate_limiter2_cfg_0_bucket_override_BITS           2
#define mc2_rlt_rate_limiter2_cfg_0_bucket_override_SHIFT          29
#define mc2_rlt_rate_limiter2_cfg_0_bucket_override_DEFAULT        0x00000003


#define mc2_rlt_rate_limiter2_cfg_0_reserved1_MASK                 0x10000000
#define mc2_rlt_rate_limiter2_cfg_0_reserved1_ALIGN                0
#define mc2_rlt_rate_limiter2_cfg_0_reserved1_BITS                 1
#define mc2_rlt_rate_limiter2_cfg_0_reserved1_SHIFT                28


#define mc2_rlt_rate_limiter2_cfg_0_bucket_incr_mode_MASK          0x08000000
#define mc2_rlt_rate_limiter2_cfg_0_bucket_incr_mode_ALIGN         0
#define mc2_rlt_rate_limiter2_cfg_0_bucket_incr_mode_BITS          1
#define mc2_rlt_rate_limiter2_cfg_0_bucket_incr_mode_SHIFT         27
#define mc2_rlt_rate_limiter2_cfg_0_bucket_incr_mode_DEFAULT       0x00000000


#define mc2_rlt_rate_limiter2_cfg_0_reserved2_MASK                 0x04000000
#define mc2_rlt_rate_limiter2_cfg_0_reserved2_ALIGN                0
#define mc2_rlt_rate_limiter2_cfg_0_reserved2_BITS                 1
#define mc2_rlt_rate_limiter2_cfg_0_reserved2_SHIFT                26


#define mc2_rlt_rate_limiter2_cfg_0_fill_rate_MASK                 0x03ff0000
#define mc2_rlt_rate_limiter2_cfg_0_fill_rate_ALIGN                0
#define mc2_rlt_rate_limiter2_cfg_0_fill_rate_BITS                 10
#define mc2_rlt_rate_limiter2_cfg_0_fill_rate_SHIFT                16
#define mc2_rlt_rate_limiter2_cfg_0_fill_rate_DEFAULT              0x00000080


#define mc2_rlt_rate_limiter2_cfg_0_cbs_negative_MASK              0x0000ff00
#define mc2_rlt_rate_limiter2_cfg_0_cbs_negative_ALIGN             0
#define mc2_rlt_rate_limiter2_cfg_0_cbs_negative_BITS              8
#define mc2_rlt_rate_limiter2_cfg_0_cbs_negative_SHIFT             8
#define mc2_rlt_rate_limiter2_cfg_0_cbs_negative_DEFAULT           0x00000004


#define mc2_rlt_rate_limiter2_cfg_0_cbs_MASK                       0x000000ff
#define mc2_rlt_rate_limiter2_cfg_0_cbs_ALIGN                      0
#define mc2_rlt_rate_limiter2_cfg_0_cbs_BITS                       8
#define mc2_rlt_rate_limiter2_cfg_0_cbs_SHIFT                      0
#define mc2_rlt_rate_limiter2_cfg_0_cbs_DEFAULT                    0x00000004




#define mc2_rlt_rate_limiter2_cfg_1_reserved0_MASK                 0x80000000
#define mc2_rlt_rate_limiter2_cfg_1_reserved0_ALIGN                0
#define mc2_rlt_rate_limiter2_cfg_1_reserved0_BITS                 1
#define mc2_rlt_rate_limiter2_cfg_1_reserved0_SHIFT                31


#define mc2_rlt_rate_limiter2_cfg_1_bucket_override_MASK           0x60000000
#define mc2_rlt_rate_limiter2_cfg_1_bucket_override_ALIGN          0
#define mc2_rlt_rate_limiter2_cfg_1_bucket_override_BITS           2
#define mc2_rlt_rate_limiter2_cfg_1_bucket_override_SHIFT          29
#define mc2_rlt_rate_limiter2_cfg_1_bucket_override_DEFAULT        0x00000003


#define mc2_rlt_rate_limiter2_cfg_1_update_mode_MASK               0x10000000
#define mc2_rlt_rate_limiter2_cfg_1_update_mode_ALIGN              0
#define mc2_rlt_rate_limiter2_cfg_1_update_mode_BITS               1
#define mc2_rlt_rate_limiter2_cfg_1_update_mode_SHIFT              28
#define mc2_rlt_rate_limiter2_cfg_1_update_mode_DEFAULT            0x00000000


#define mc2_rlt_rate_limiter2_cfg_1_reserved1_MASK                 0x0c000000
#define mc2_rlt_rate_limiter2_cfg_1_reserved1_ALIGN                0
#define mc2_rlt_rate_limiter2_cfg_1_reserved1_BITS                 2
#define mc2_rlt_rate_limiter2_cfg_1_reserved1_SHIFT                26


#define mc2_rlt_rate_limiter2_cfg_1_fill_rate_MASK                 0x03ff0000
#define mc2_rlt_rate_limiter2_cfg_1_fill_rate_ALIGN                0
#define mc2_rlt_rate_limiter2_cfg_1_fill_rate_BITS                 10
#define mc2_rlt_rate_limiter2_cfg_1_fill_rate_SHIFT                16
#define mc2_rlt_rate_limiter2_cfg_1_fill_rate_DEFAULT              0x00000080


#define mc2_rlt_rate_limiter2_cfg_1_ebs_negative_MASK              0x0000ff00
#define mc2_rlt_rate_limiter2_cfg_1_ebs_negative_ALIGN             0
#define mc2_rlt_rate_limiter2_cfg_1_ebs_negative_BITS              8
#define mc2_rlt_rate_limiter2_cfg_1_ebs_negative_SHIFT             8
#define mc2_rlt_rate_limiter2_cfg_1_ebs_negative_DEFAULT           0x00000004


#define mc2_rlt_rate_limiter2_cfg_1_ebs_MASK                       0x000000ff
#define mc2_rlt_rate_limiter2_cfg_1_ebs_ALIGN                      0
#define mc2_rlt_rate_limiter2_cfg_1_ebs_BITS                       8
#define mc2_rlt_rate_limiter2_cfg_1_ebs_SHIFT                      0
#define mc2_rlt_rate_limiter2_cfg_1_ebs_DEFAULT                    0x00000004




#define mc2_rlt_rate_limiter3_cfg_0_reserved0_MASK                 0x80000000
#define mc2_rlt_rate_limiter3_cfg_0_reserved0_ALIGN                0
#define mc2_rlt_rate_limiter3_cfg_0_reserved0_BITS                 1
#define mc2_rlt_rate_limiter3_cfg_0_reserved0_SHIFT                31


#define mc2_rlt_rate_limiter3_cfg_0_bucket_override_MASK           0x60000000
#define mc2_rlt_rate_limiter3_cfg_0_bucket_override_ALIGN          0
#define mc2_rlt_rate_limiter3_cfg_0_bucket_override_BITS           2
#define mc2_rlt_rate_limiter3_cfg_0_bucket_override_SHIFT          29
#define mc2_rlt_rate_limiter3_cfg_0_bucket_override_DEFAULT        0x00000003


#define mc2_rlt_rate_limiter3_cfg_0_reserved1_MASK                 0x10000000
#define mc2_rlt_rate_limiter3_cfg_0_reserved1_ALIGN                0
#define mc2_rlt_rate_limiter3_cfg_0_reserved1_BITS                 1
#define mc2_rlt_rate_limiter3_cfg_0_reserved1_SHIFT                28


#define mc2_rlt_rate_limiter3_cfg_0_bucket_incr_mode_MASK          0x08000000
#define mc2_rlt_rate_limiter3_cfg_0_bucket_incr_mode_ALIGN         0
#define mc2_rlt_rate_limiter3_cfg_0_bucket_incr_mode_BITS          1
#define mc2_rlt_rate_limiter3_cfg_0_bucket_incr_mode_SHIFT         27
#define mc2_rlt_rate_limiter3_cfg_0_bucket_incr_mode_DEFAULT       0x00000000


#define mc2_rlt_rate_limiter3_cfg_0_reserved2_MASK                 0x04000000
#define mc2_rlt_rate_limiter3_cfg_0_reserved2_ALIGN                0
#define mc2_rlt_rate_limiter3_cfg_0_reserved2_BITS                 1
#define mc2_rlt_rate_limiter3_cfg_0_reserved2_SHIFT                26


#define mc2_rlt_rate_limiter3_cfg_0_fill_rate_MASK                 0x03ff0000
#define mc2_rlt_rate_limiter3_cfg_0_fill_rate_ALIGN                0
#define mc2_rlt_rate_limiter3_cfg_0_fill_rate_BITS                 10
#define mc2_rlt_rate_limiter3_cfg_0_fill_rate_SHIFT                16
#define mc2_rlt_rate_limiter3_cfg_0_fill_rate_DEFAULT              0x00000080


#define mc2_rlt_rate_limiter3_cfg_0_cbs_negative_MASK              0x0000ff00
#define mc2_rlt_rate_limiter3_cfg_0_cbs_negative_ALIGN             0
#define mc2_rlt_rate_limiter3_cfg_0_cbs_negative_BITS              8
#define mc2_rlt_rate_limiter3_cfg_0_cbs_negative_SHIFT             8
#define mc2_rlt_rate_limiter3_cfg_0_cbs_negative_DEFAULT           0x00000004


#define mc2_rlt_rate_limiter3_cfg_0_cbs_MASK                       0x000000ff
#define mc2_rlt_rate_limiter3_cfg_0_cbs_ALIGN                      0
#define mc2_rlt_rate_limiter3_cfg_0_cbs_BITS                       8
#define mc2_rlt_rate_limiter3_cfg_0_cbs_SHIFT                      0
#define mc2_rlt_rate_limiter3_cfg_0_cbs_DEFAULT                    0x00000004




#define mc2_rlt_rate_limiter3_cfg_1_reserved0_MASK                 0x80000000
#define mc2_rlt_rate_limiter3_cfg_1_reserved0_ALIGN                0
#define mc2_rlt_rate_limiter3_cfg_1_reserved0_BITS                 1
#define mc2_rlt_rate_limiter3_cfg_1_reserved0_SHIFT                31


#define mc2_rlt_rate_limiter3_cfg_1_bucket_override_MASK           0x60000000
#define mc2_rlt_rate_limiter3_cfg_1_bucket_override_ALIGN          0
#define mc2_rlt_rate_limiter3_cfg_1_bucket_override_BITS           2
#define mc2_rlt_rate_limiter3_cfg_1_bucket_override_SHIFT          29
#define mc2_rlt_rate_limiter3_cfg_1_bucket_override_DEFAULT        0x00000003


#define mc2_rlt_rate_limiter3_cfg_1_update_mode_MASK               0x10000000
#define mc2_rlt_rate_limiter3_cfg_1_update_mode_ALIGN              0
#define mc2_rlt_rate_limiter3_cfg_1_update_mode_BITS               1
#define mc2_rlt_rate_limiter3_cfg_1_update_mode_SHIFT              28
#define mc2_rlt_rate_limiter3_cfg_1_update_mode_DEFAULT            0x00000000


#define mc2_rlt_rate_limiter3_cfg_1_reserved1_MASK                 0x0c000000
#define mc2_rlt_rate_limiter3_cfg_1_reserved1_ALIGN                0
#define mc2_rlt_rate_limiter3_cfg_1_reserved1_BITS                 2
#define mc2_rlt_rate_limiter3_cfg_1_reserved1_SHIFT                26


#define mc2_rlt_rate_limiter3_cfg_1_fill_rate_MASK                 0x03ff0000
#define mc2_rlt_rate_limiter3_cfg_1_fill_rate_ALIGN                0
#define mc2_rlt_rate_limiter3_cfg_1_fill_rate_BITS                 10
#define mc2_rlt_rate_limiter3_cfg_1_fill_rate_SHIFT                16
#define mc2_rlt_rate_limiter3_cfg_1_fill_rate_DEFAULT              0x00000080


#define mc2_rlt_rate_limiter3_cfg_1_ebs_negative_MASK              0x0000ff00
#define mc2_rlt_rate_limiter3_cfg_1_ebs_negative_ALIGN             0
#define mc2_rlt_rate_limiter3_cfg_1_ebs_negative_BITS              8
#define mc2_rlt_rate_limiter3_cfg_1_ebs_negative_SHIFT             8
#define mc2_rlt_rate_limiter3_cfg_1_ebs_negative_DEFAULT           0x00000004


#define mc2_rlt_rate_limiter3_cfg_1_ebs_MASK                       0x000000ff
#define mc2_rlt_rate_limiter3_cfg_1_ebs_ALIGN                      0
#define mc2_rlt_rate_limiter3_cfg_1_ebs_BITS                       8
#define mc2_rlt_rate_limiter3_cfg_1_ebs_SHIFT                      0
#define mc2_rlt_rate_limiter3_cfg_1_ebs_DEFAULT                    0x00000004




#define mc2_rlt_rate_limiter4_cfg_0_reserved0_MASK                 0x80000000
#define mc2_rlt_rate_limiter4_cfg_0_reserved0_ALIGN                0
#define mc2_rlt_rate_limiter4_cfg_0_reserved0_BITS                 1
#define mc2_rlt_rate_limiter4_cfg_0_reserved0_SHIFT                31


#define mc2_rlt_rate_limiter4_cfg_0_bucket_override_MASK           0x60000000
#define mc2_rlt_rate_limiter4_cfg_0_bucket_override_ALIGN          0
#define mc2_rlt_rate_limiter4_cfg_0_bucket_override_BITS           2
#define mc2_rlt_rate_limiter4_cfg_0_bucket_override_SHIFT          29
#define mc2_rlt_rate_limiter4_cfg_0_bucket_override_DEFAULT        0x00000003


#define mc2_rlt_rate_limiter4_cfg_0_reserved1_MASK                 0x10000000
#define mc2_rlt_rate_limiter4_cfg_0_reserved1_ALIGN                0
#define mc2_rlt_rate_limiter4_cfg_0_reserved1_BITS                 1
#define mc2_rlt_rate_limiter4_cfg_0_reserved1_SHIFT                28


#define mc2_rlt_rate_limiter4_cfg_0_bucket_incr_mode_MASK          0x08000000
#define mc2_rlt_rate_limiter4_cfg_0_bucket_incr_mode_ALIGN         0
#define mc2_rlt_rate_limiter4_cfg_0_bucket_incr_mode_BITS          1
#define mc2_rlt_rate_limiter4_cfg_0_bucket_incr_mode_SHIFT         27
#define mc2_rlt_rate_limiter4_cfg_0_bucket_incr_mode_DEFAULT       0x00000000


#define mc2_rlt_rate_limiter4_cfg_0_reserved2_MASK                 0x04000000
#define mc2_rlt_rate_limiter4_cfg_0_reserved2_ALIGN                0
#define mc2_rlt_rate_limiter4_cfg_0_reserved2_BITS                 1
#define mc2_rlt_rate_limiter4_cfg_0_reserved2_SHIFT                26


#define mc2_rlt_rate_limiter4_cfg_0_fill_rate_MASK                 0x03ff0000
#define mc2_rlt_rate_limiter4_cfg_0_fill_rate_ALIGN                0
#define mc2_rlt_rate_limiter4_cfg_0_fill_rate_BITS                 10
#define mc2_rlt_rate_limiter4_cfg_0_fill_rate_SHIFT                16
#define mc2_rlt_rate_limiter4_cfg_0_fill_rate_DEFAULT              0x00000080


#define mc2_rlt_rate_limiter4_cfg_0_cbs_negative_MASK              0x0000ff00
#define mc2_rlt_rate_limiter4_cfg_0_cbs_negative_ALIGN             0
#define mc2_rlt_rate_limiter4_cfg_0_cbs_negative_BITS              8
#define mc2_rlt_rate_limiter4_cfg_0_cbs_negative_SHIFT             8
#define mc2_rlt_rate_limiter4_cfg_0_cbs_negative_DEFAULT           0x00000004


#define mc2_rlt_rate_limiter4_cfg_0_cbs_MASK                       0x000000ff
#define mc2_rlt_rate_limiter4_cfg_0_cbs_ALIGN                      0
#define mc2_rlt_rate_limiter4_cfg_0_cbs_BITS                       8
#define mc2_rlt_rate_limiter4_cfg_0_cbs_SHIFT                      0
#define mc2_rlt_rate_limiter4_cfg_0_cbs_DEFAULT                    0x00000004




#define mc2_rlt_rate_limiter4_cfg_1_reserved0_MASK                 0x80000000
#define mc2_rlt_rate_limiter4_cfg_1_reserved0_ALIGN                0
#define mc2_rlt_rate_limiter4_cfg_1_reserved0_BITS                 1
#define mc2_rlt_rate_limiter4_cfg_1_reserved0_SHIFT                31


#define mc2_rlt_rate_limiter4_cfg_1_bucket_override_MASK           0x60000000
#define mc2_rlt_rate_limiter4_cfg_1_bucket_override_ALIGN          0
#define mc2_rlt_rate_limiter4_cfg_1_bucket_override_BITS           2
#define mc2_rlt_rate_limiter4_cfg_1_bucket_override_SHIFT          29
#define mc2_rlt_rate_limiter4_cfg_1_bucket_override_DEFAULT        0x00000003


#define mc2_rlt_rate_limiter4_cfg_1_update_mode_MASK               0x10000000
#define mc2_rlt_rate_limiter4_cfg_1_update_mode_ALIGN              0
#define mc2_rlt_rate_limiter4_cfg_1_update_mode_BITS               1
#define mc2_rlt_rate_limiter4_cfg_1_update_mode_SHIFT              28
#define mc2_rlt_rate_limiter4_cfg_1_update_mode_DEFAULT            0x00000000


#define mc2_rlt_rate_limiter4_cfg_1_reserved1_MASK                 0x0c000000
#define mc2_rlt_rate_limiter4_cfg_1_reserved1_ALIGN                0
#define mc2_rlt_rate_limiter4_cfg_1_reserved1_BITS                 2
#define mc2_rlt_rate_limiter4_cfg_1_reserved1_SHIFT                26


#define mc2_rlt_rate_limiter4_cfg_1_fill_rate_MASK                 0x03ff0000
#define mc2_rlt_rate_limiter4_cfg_1_fill_rate_ALIGN                0
#define mc2_rlt_rate_limiter4_cfg_1_fill_rate_BITS                 10
#define mc2_rlt_rate_limiter4_cfg_1_fill_rate_SHIFT                16
#define mc2_rlt_rate_limiter4_cfg_1_fill_rate_DEFAULT              0x00000080


#define mc2_rlt_rate_limiter4_cfg_1_ebs_negative_MASK              0x0000ff00
#define mc2_rlt_rate_limiter4_cfg_1_ebs_negative_ALIGN             0
#define mc2_rlt_rate_limiter4_cfg_1_ebs_negative_BITS              8
#define mc2_rlt_rate_limiter4_cfg_1_ebs_negative_SHIFT             8
#define mc2_rlt_rate_limiter4_cfg_1_ebs_negative_DEFAULT           0x00000004


#define mc2_rlt_rate_limiter4_cfg_1_ebs_MASK                       0x000000ff
#define mc2_rlt_rate_limiter4_cfg_1_ebs_ALIGN                      0
#define mc2_rlt_rate_limiter4_cfg_1_ebs_BITS                       8
#define mc2_rlt_rate_limiter4_cfg_1_ebs_SHIFT                      0
#define mc2_rlt_rate_limiter4_cfg_1_ebs_DEFAULT                    0x00000004




#define mc2_rlt_rate_limiter5_cfg_0_reserved0_MASK                 0x80000000
#define mc2_rlt_rate_limiter5_cfg_0_reserved0_ALIGN                0
#define mc2_rlt_rate_limiter5_cfg_0_reserved0_BITS                 1
#define mc2_rlt_rate_limiter5_cfg_0_reserved0_SHIFT                31


#define mc2_rlt_rate_limiter5_cfg_0_bucket_override_MASK           0x60000000
#define mc2_rlt_rate_limiter5_cfg_0_bucket_override_ALIGN          0
#define mc2_rlt_rate_limiter5_cfg_0_bucket_override_BITS           2
#define mc2_rlt_rate_limiter5_cfg_0_bucket_override_SHIFT          29
#define mc2_rlt_rate_limiter5_cfg_0_bucket_override_DEFAULT        0x00000003


#define mc2_rlt_rate_limiter5_cfg_0_reserved1_MASK                 0x10000000
#define mc2_rlt_rate_limiter5_cfg_0_reserved1_ALIGN                0
#define mc2_rlt_rate_limiter5_cfg_0_reserved1_BITS                 1
#define mc2_rlt_rate_limiter5_cfg_0_reserved1_SHIFT                28


#define mc2_rlt_rate_limiter5_cfg_0_bucket_incr_mode_MASK          0x08000000
#define mc2_rlt_rate_limiter5_cfg_0_bucket_incr_mode_ALIGN         0
#define mc2_rlt_rate_limiter5_cfg_0_bucket_incr_mode_BITS          1
#define mc2_rlt_rate_limiter5_cfg_0_bucket_incr_mode_SHIFT         27
#define mc2_rlt_rate_limiter5_cfg_0_bucket_incr_mode_DEFAULT       0x00000000


#define mc2_rlt_rate_limiter5_cfg_0_reserved2_MASK                 0x04000000
#define mc2_rlt_rate_limiter5_cfg_0_reserved2_ALIGN                0
#define mc2_rlt_rate_limiter5_cfg_0_reserved2_BITS                 1
#define mc2_rlt_rate_limiter5_cfg_0_reserved2_SHIFT                26


#define mc2_rlt_rate_limiter5_cfg_0_fill_rate_MASK                 0x03ff0000
#define mc2_rlt_rate_limiter5_cfg_0_fill_rate_ALIGN                0
#define mc2_rlt_rate_limiter5_cfg_0_fill_rate_BITS                 10
#define mc2_rlt_rate_limiter5_cfg_0_fill_rate_SHIFT                16
#define mc2_rlt_rate_limiter5_cfg_0_fill_rate_DEFAULT              0x00000080


#define mc2_rlt_rate_limiter5_cfg_0_cbs_negative_MASK              0x0000ff00
#define mc2_rlt_rate_limiter5_cfg_0_cbs_negative_ALIGN             0
#define mc2_rlt_rate_limiter5_cfg_0_cbs_negative_BITS              8
#define mc2_rlt_rate_limiter5_cfg_0_cbs_negative_SHIFT             8
#define mc2_rlt_rate_limiter5_cfg_0_cbs_negative_DEFAULT           0x00000004


#define mc2_rlt_rate_limiter5_cfg_0_cbs_MASK                       0x000000ff
#define mc2_rlt_rate_limiter5_cfg_0_cbs_ALIGN                      0
#define mc2_rlt_rate_limiter5_cfg_0_cbs_BITS                       8
#define mc2_rlt_rate_limiter5_cfg_0_cbs_SHIFT                      0
#define mc2_rlt_rate_limiter5_cfg_0_cbs_DEFAULT                    0x00000004




#define mc2_rlt_rate_limiter5_cfg_1_reserved0_MASK                 0x80000000
#define mc2_rlt_rate_limiter5_cfg_1_reserved0_ALIGN                0
#define mc2_rlt_rate_limiter5_cfg_1_reserved0_BITS                 1
#define mc2_rlt_rate_limiter5_cfg_1_reserved0_SHIFT                31


#define mc2_rlt_rate_limiter5_cfg_1_bucket_override_MASK           0x60000000
#define mc2_rlt_rate_limiter5_cfg_1_bucket_override_ALIGN          0
#define mc2_rlt_rate_limiter5_cfg_1_bucket_override_BITS           2
#define mc2_rlt_rate_limiter5_cfg_1_bucket_override_SHIFT          29
#define mc2_rlt_rate_limiter5_cfg_1_bucket_override_DEFAULT        0x00000003


#define mc2_rlt_rate_limiter5_cfg_1_update_mode_MASK               0x10000000
#define mc2_rlt_rate_limiter5_cfg_1_update_mode_ALIGN              0
#define mc2_rlt_rate_limiter5_cfg_1_update_mode_BITS               1
#define mc2_rlt_rate_limiter5_cfg_1_update_mode_SHIFT              28
#define mc2_rlt_rate_limiter5_cfg_1_update_mode_DEFAULT            0x00000000


#define mc2_rlt_rate_limiter5_cfg_1_reserved1_MASK                 0x0c000000
#define mc2_rlt_rate_limiter5_cfg_1_reserved1_ALIGN                0
#define mc2_rlt_rate_limiter5_cfg_1_reserved1_BITS                 2
#define mc2_rlt_rate_limiter5_cfg_1_reserved1_SHIFT                26


#define mc2_rlt_rate_limiter5_cfg_1_fill_rate_MASK                 0x03ff0000
#define mc2_rlt_rate_limiter5_cfg_1_fill_rate_ALIGN                0
#define mc2_rlt_rate_limiter5_cfg_1_fill_rate_BITS                 10
#define mc2_rlt_rate_limiter5_cfg_1_fill_rate_SHIFT                16
#define mc2_rlt_rate_limiter5_cfg_1_fill_rate_DEFAULT              0x00000080


#define mc2_rlt_rate_limiter5_cfg_1_ebs_negative_MASK              0x0000ff00
#define mc2_rlt_rate_limiter5_cfg_1_ebs_negative_ALIGN             0
#define mc2_rlt_rate_limiter5_cfg_1_ebs_negative_BITS              8
#define mc2_rlt_rate_limiter5_cfg_1_ebs_negative_SHIFT             8
#define mc2_rlt_rate_limiter5_cfg_1_ebs_negative_DEFAULT           0x00000004


#define mc2_rlt_rate_limiter5_cfg_1_ebs_MASK                       0x000000ff
#define mc2_rlt_rate_limiter5_cfg_1_ebs_ALIGN                      0
#define mc2_rlt_rate_limiter5_cfg_1_ebs_BITS                       8
#define mc2_rlt_rate_limiter5_cfg_1_ebs_SHIFT                      0
#define mc2_rlt_rate_limiter5_cfg_1_ebs_DEFAULT                    0x00000004




#define mc2_rlt_monitor0_mon_0_reserved0_MASK                      0xfffc0000
#define mc2_rlt_monitor0_mon_0_reserved0_ALIGN                     0
#define mc2_rlt_monitor0_mon_0_reserved0_BITS                      14
#define mc2_rlt_monitor0_mon_0_reserved0_SHIFT                     18


#define mc2_rlt_monitor0_mon_0_bucket_MASK                         0x0003fe00
#define mc2_rlt_monitor0_mon_0_bucket_ALIGN                        0
#define mc2_rlt_monitor0_mon_0_bucket_BITS                         9
#define mc2_rlt_monitor0_mon_0_bucket_SHIFT                        9
#define mc2_rlt_monitor0_mon_0_bucket_DEFAULT                      0x00000000


#define mc2_rlt_monitor0_mon_0_fill_count_MASK                     0x000001ff
#define mc2_rlt_monitor0_mon_0_fill_count_ALIGN                    0
#define mc2_rlt_monitor0_mon_0_fill_count_BITS                     9
#define mc2_rlt_monitor0_mon_0_fill_count_SHIFT                    0
#define mc2_rlt_monitor0_mon_0_fill_count_DEFAULT                  0x00000000




#define mc2_rlt_monitor0_mon_1_reserved0_MASK                      0xfffc0000
#define mc2_rlt_monitor0_mon_1_reserved0_ALIGN                     0
#define mc2_rlt_monitor0_mon_1_reserved0_BITS                      14
#define mc2_rlt_monitor0_mon_1_reserved0_SHIFT                     18


#define mc2_rlt_monitor0_mon_1_bucket_MASK                         0x0003fe00
#define mc2_rlt_monitor0_mon_1_bucket_ALIGN                        0
#define mc2_rlt_monitor0_mon_1_bucket_BITS                         9
#define mc2_rlt_monitor0_mon_1_bucket_SHIFT                        9
#define mc2_rlt_monitor0_mon_1_bucket_DEFAULT                      0x00000000


#define mc2_rlt_monitor0_mon_1_fill_count_MASK                     0x000001ff
#define mc2_rlt_monitor0_mon_1_fill_count_ALIGN                    0
#define mc2_rlt_monitor0_mon_1_fill_count_BITS                     9
#define mc2_rlt_monitor0_mon_1_fill_count_SHIFT                    0
#define mc2_rlt_monitor0_mon_1_fill_count_DEFAULT                  0x00000000




#define mc2_rlt_monitor1_mon_0_reserved0_MASK                      0xfffc0000
#define mc2_rlt_monitor1_mon_0_reserved0_ALIGN                     0
#define mc2_rlt_monitor1_mon_0_reserved0_BITS                      14
#define mc2_rlt_monitor1_mon_0_reserved0_SHIFT                     18


#define mc2_rlt_monitor1_mon_0_bucket_MASK                         0x0003fe00
#define mc2_rlt_monitor1_mon_0_bucket_ALIGN                        0
#define mc2_rlt_monitor1_mon_0_bucket_BITS                         9
#define mc2_rlt_monitor1_mon_0_bucket_SHIFT                        9
#define mc2_rlt_monitor1_mon_0_bucket_DEFAULT                      0x00000000


#define mc2_rlt_monitor1_mon_0_fill_count_MASK                     0x000001ff
#define mc2_rlt_monitor1_mon_0_fill_count_ALIGN                    0
#define mc2_rlt_monitor1_mon_0_fill_count_BITS                     9
#define mc2_rlt_monitor1_mon_0_fill_count_SHIFT                    0
#define mc2_rlt_monitor1_mon_0_fill_count_DEFAULT                  0x00000000




#define mc2_rlt_monitor1_mon_1_reserved0_MASK                      0xfffc0000
#define mc2_rlt_monitor1_mon_1_reserved0_ALIGN                     0
#define mc2_rlt_monitor1_mon_1_reserved0_BITS                      14
#define mc2_rlt_monitor1_mon_1_reserved0_SHIFT                     18


#define mc2_rlt_monitor1_mon_1_bucket_MASK                         0x0003fe00
#define mc2_rlt_monitor1_mon_1_bucket_ALIGN                        0
#define mc2_rlt_monitor1_mon_1_bucket_BITS                         9
#define mc2_rlt_monitor1_mon_1_bucket_SHIFT                        9
#define mc2_rlt_monitor1_mon_1_bucket_DEFAULT                      0x00000000


#define mc2_rlt_monitor1_mon_1_fill_count_MASK                     0x000001ff
#define mc2_rlt_monitor1_mon_1_fill_count_ALIGN                    0
#define mc2_rlt_monitor1_mon_1_fill_count_BITS                     9
#define mc2_rlt_monitor1_mon_1_fill_count_SHIFT                    0
#define mc2_rlt_monitor1_mon_1_fill_count_DEFAULT                  0x00000000




#define mc2_rlt_monitor2_mon_0_reserved0_MASK                      0xfffc0000
#define mc2_rlt_monitor2_mon_0_reserved0_ALIGN                     0
#define mc2_rlt_monitor2_mon_0_reserved0_BITS                      14
#define mc2_rlt_monitor2_mon_0_reserved0_SHIFT                     18


#define mc2_rlt_monitor2_mon_0_bucket_MASK                         0x0003fe00
#define mc2_rlt_monitor2_mon_0_bucket_ALIGN                        0
#define mc2_rlt_monitor2_mon_0_bucket_BITS                         9
#define mc2_rlt_monitor2_mon_0_bucket_SHIFT                        9
#define mc2_rlt_monitor2_mon_0_bucket_DEFAULT                      0x00000000


#define mc2_rlt_monitor2_mon_0_fill_count_MASK                     0x000001ff
#define mc2_rlt_monitor2_mon_0_fill_count_ALIGN                    0
#define mc2_rlt_monitor2_mon_0_fill_count_BITS                     9
#define mc2_rlt_monitor2_mon_0_fill_count_SHIFT                    0
#define mc2_rlt_monitor2_mon_0_fill_count_DEFAULT                  0x00000000




#define mc2_rlt_monitor2_mon_1_reserved0_MASK                      0xfffc0000
#define mc2_rlt_monitor2_mon_1_reserved0_ALIGN                     0
#define mc2_rlt_monitor2_mon_1_reserved0_BITS                      14
#define mc2_rlt_monitor2_mon_1_reserved0_SHIFT                     18


#define mc2_rlt_monitor2_mon_1_bucket_MASK                         0x0003fe00
#define mc2_rlt_monitor2_mon_1_bucket_ALIGN                        0
#define mc2_rlt_monitor2_mon_1_bucket_BITS                         9
#define mc2_rlt_monitor2_mon_1_bucket_SHIFT                        9
#define mc2_rlt_monitor2_mon_1_bucket_DEFAULT                      0x00000000


#define mc2_rlt_monitor2_mon_1_fill_count_MASK                     0x000001ff
#define mc2_rlt_monitor2_mon_1_fill_count_ALIGN                    0
#define mc2_rlt_monitor2_mon_1_fill_count_BITS                     9
#define mc2_rlt_monitor2_mon_1_fill_count_SHIFT                    0
#define mc2_rlt_monitor2_mon_1_fill_count_DEFAULT                  0x00000000




#define mc2_rlt_monitor3_mon_0_reserved0_MASK                      0xfffc0000
#define mc2_rlt_monitor3_mon_0_reserved0_ALIGN                     0
#define mc2_rlt_monitor3_mon_0_reserved0_BITS                      14
#define mc2_rlt_monitor3_mon_0_reserved0_SHIFT                     18


#define mc2_rlt_monitor3_mon_0_bucket_MASK                         0x0003fe00
#define mc2_rlt_monitor3_mon_0_bucket_ALIGN                        0
#define mc2_rlt_monitor3_mon_0_bucket_BITS                         9
#define mc2_rlt_monitor3_mon_0_bucket_SHIFT                        9
#define mc2_rlt_monitor3_mon_0_bucket_DEFAULT                      0x00000000


#define mc2_rlt_monitor3_mon_0_fill_count_MASK                     0x000001ff
#define mc2_rlt_monitor3_mon_0_fill_count_ALIGN                    0
#define mc2_rlt_monitor3_mon_0_fill_count_BITS                     9
#define mc2_rlt_monitor3_mon_0_fill_count_SHIFT                    0
#define mc2_rlt_monitor3_mon_0_fill_count_DEFAULT                  0x00000000




#define mc2_rlt_monitor3_mon_1_reserved0_MASK                      0xfffc0000
#define mc2_rlt_monitor3_mon_1_reserved0_ALIGN                     0
#define mc2_rlt_monitor3_mon_1_reserved0_BITS                      14
#define mc2_rlt_monitor3_mon_1_reserved0_SHIFT                     18


#define mc2_rlt_monitor3_mon_1_bucket_MASK                         0x0003fe00
#define mc2_rlt_monitor3_mon_1_bucket_ALIGN                        0
#define mc2_rlt_monitor3_mon_1_bucket_BITS                         9
#define mc2_rlt_monitor3_mon_1_bucket_SHIFT                        9
#define mc2_rlt_monitor3_mon_1_bucket_DEFAULT                      0x00000000


#define mc2_rlt_monitor3_mon_1_fill_count_MASK                     0x000001ff
#define mc2_rlt_monitor3_mon_1_fill_count_ALIGN                    0
#define mc2_rlt_monitor3_mon_1_fill_count_BITS                     9
#define mc2_rlt_monitor3_mon_1_fill_count_SHIFT                    0
#define mc2_rlt_monitor3_mon_1_fill_count_DEFAULT                  0x00000000




#define mc2_rlt_monitor4_mon_0_reserved0_MASK                      0xfffc0000
#define mc2_rlt_monitor4_mon_0_reserved0_ALIGN                     0
#define mc2_rlt_monitor4_mon_0_reserved0_BITS                      14
#define mc2_rlt_monitor4_mon_0_reserved0_SHIFT                     18


#define mc2_rlt_monitor4_mon_0_bucket_MASK                         0x0003fe00
#define mc2_rlt_monitor4_mon_0_bucket_ALIGN                        0
#define mc2_rlt_monitor4_mon_0_bucket_BITS                         9
#define mc2_rlt_monitor4_mon_0_bucket_SHIFT                        9
#define mc2_rlt_monitor4_mon_0_bucket_DEFAULT                      0x00000000


#define mc2_rlt_monitor4_mon_0_fill_count_MASK                     0x000001ff
#define mc2_rlt_monitor4_mon_0_fill_count_ALIGN                    0
#define mc2_rlt_monitor4_mon_0_fill_count_BITS                     9
#define mc2_rlt_monitor4_mon_0_fill_count_SHIFT                    0
#define mc2_rlt_monitor4_mon_0_fill_count_DEFAULT                  0x00000000




#define mc2_rlt_monitor4_mon_1_reserved0_MASK                      0xfffc0000
#define mc2_rlt_monitor4_mon_1_reserved0_ALIGN                     0
#define mc2_rlt_monitor4_mon_1_reserved0_BITS                      14
#define mc2_rlt_monitor4_mon_1_reserved0_SHIFT                     18


#define mc2_rlt_monitor4_mon_1_bucket_MASK                         0x0003fe00
#define mc2_rlt_monitor4_mon_1_bucket_ALIGN                        0
#define mc2_rlt_monitor4_mon_1_bucket_BITS                         9
#define mc2_rlt_monitor4_mon_1_bucket_SHIFT                        9
#define mc2_rlt_monitor4_mon_1_bucket_DEFAULT                      0x00000000


#define mc2_rlt_monitor4_mon_1_fill_count_MASK                     0x000001ff
#define mc2_rlt_monitor4_mon_1_fill_count_ALIGN                    0
#define mc2_rlt_monitor4_mon_1_fill_count_BITS                     9
#define mc2_rlt_monitor4_mon_1_fill_count_SHIFT                    0
#define mc2_rlt_monitor4_mon_1_fill_count_DEFAULT                  0x00000000




#define mc2_rlt_monitor5_mon_0_reserved0_MASK                      0xfffc0000
#define mc2_rlt_monitor5_mon_0_reserved0_ALIGN                     0
#define mc2_rlt_monitor5_mon_0_reserved0_BITS                      14
#define mc2_rlt_monitor5_mon_0_reserved0_SHIFT                     18


#define mc2_rlt_monitor5_mon_0_bucket_MASK                         0x0003fe00
#define mc2_rlt_monitor5_mon_0_bucket_ALIGN                        0
#define mc2_rlt_monitor5_mon_0_bucket_BITS                         9
#define mc2_rlt_monitor5_mon_0_bucket_SHIFT                        9
#define mc2_rlt_monitor5_mon_0_bucket_DEFAULT                      0x00000000


#define mc2_rlt_monitor5_mon_0_fill_count_MASK                     0x000001ff
#define mc2_rlt_monitor5_mon_0_fill_count_ALIGN                    0
#define mc2_rlt_monitor5_mon_0_fill_count_BITS                     9
#define mc2_rlt_monitor5_mon_0_fill_count_SHIFT                    0
#define mc2_rlt_monitor5_mon_0_fill_count_DEFAULT                  0x00000000




#define mc2_rlt_monitor5_mon_1_reserved0_MASK                      0xfffc0000
#define mc2_rlt_monitor5_mon_1_reserved0_ALIGN                     0
#define mc2_rlt_monitor5_mon_1_reserved0_BITS                      14
#define mc2_rlt_monitor5_mon_1_reserved0_SHIFT                     18


#define mc2_rlt_monitor5_mon_1_bucket_MASK                         0x0003fe00
#define mc2_rlt_monitor5_mon_1_bucket_ALIGN                        0
#define mc2_rlt_monitor5_mon_1_bucket_BITS                         9
#define mc2_rlt_monitor5_mon_1_bucket_SHIFT                        9
#define mc2_rlt_monitor5_mon_1_bucket_DEFAULT                      0x00000000


#define mc2_rlt_monitor5_mon_1_fill_count_MASK                     0x000001ff
#define mc2_rlt_monitor5_mon_1_fill_count_ALIGN                    0
#define mc2_rlt_monitor5_mon_1_fill_count_BITS                     9
#define mc2_rlt_monitor5_mon_1_fill_count_SHIFT                    0
#define mc2_rlt_monitor5_mon_1_fill_count_DEFAULT                  0x00000000




#define mc2_chn_ddr_acc_acc_eack_MASK                              0x80000000
#define mc2_chn_ddr_acc_acc_eack_ALIGN                             0
#define mc2_chn_ddr_acc_acc_eack_BITS                              1
#define mc2_chn_ddr_acc_acc_eack_SHIFT                             31
#define mc2_chn_ddr_acc_acc_eack_DEFAULT                           0x00000000


#define mc2_chn_ddr_acc_reserved0_MASK                             0x7fffff00
#define mc2_chn_ddr_acc_reserved0_ALIGN                            0
#define mc2_chn_ddr_acc_reserved0_BITS                             23
#define mc2_chn_ddr_acc_reserved0_SHIFT                            8


#define mc2_chn_ddr_acc_acc_sw_MASK                                0x00000080
#define mc2_chn_ddr_acc_acc_sw_ALIGN                               0
#define mc2_chn_ddr_acc_acc_sw_BITS                                1
#define mc2_chn_ddr_acc_acc_sw_SHIFT                               7
#define mc2_chn_ddr_acc_acc_sw_DEFAULT                             0x00000001


#define mc2_chn_ddr_acc_acc_sr_MASK                                0x00000040
#define mc2_chn_ddr_acc_acc_sr_ALIGN                               0
#define mc2_chn_ddr_acc_acc_sr_BITS                                1
#define mc2_chn_ddr_acc_acc_sr_SHIFT                               6
#define mc2_chn_ddr_acc_acc_sr_DEFAULT                             0x00000001


#define mc2_chn_ddr_acc_acc_nsw_MASK                               0x00000020
#define mc2_chn_ddr_acc_acc_nsw_ALIGN                              0
#define mc2_chn_ddr_acc_acc_nsw_BITS                               1
#define mc2_chn_ddr_acc_acc_nsw_SHIFT                              5
#define mc2_chn_ddr_acc_acc_nsw_DEFAULT                            0x00000001


#define mc2_chn_ddr_acc_acc_nsr_MASK                               0x00000010
#define mc2_chn_ddr_acc_acc_nsr_ALIGN                              0
#define mc2_chn_ddr_acc_acc_nsr_BITS                               1
#define mc2_chn_ddr_acc_acc_nsr_SHIFT                              4
#define mc2_chn_ddr_acc_acc_nsr_DEFAULT                            0x00000001


#define mc2_chn_ddr_acc_perm_sw_MASK                               0x00000008
#define mc2_chn_ddr_acc_perm_sw_ALIGN                              0
#define mc2_chn_ddr_acc_perm_sw_BITS                               1
#define mc2_chn_ddr_acc_perm_sw_SHIFT                              3
#define mc2_chn_ddr_acc_perm_sw_DEFAULT                            0x00000001


#define mc2_chn_ddr_acc_perm_sr_MASK                               0x00000004
#define mc2_chn_ddr_acc_perm_sr_ALIGN                              0
#define mc2_chn_ddr_acc_perm_sr_BITS                               1
#define mc2_chn_ddr_acc_perm_sr_SHIFT                              2
#define mc2_chn_ddr_acc_perm_sr_DEFAULT                            0x00000001


#define mc2_chn_ddr_acc_perm_nsw_MASK                              0x00000002
#define mc2_chn_ddr_acc_perm_nsw_ALIGN                             0
#define mc2_chn_ddr_acc_perm_nsw_BITS                              1
#define mc2_chn_ddr_acc_perm_nsw_SHIFT                             1
#define mc2_chn_ddr_acc_perm_nsw_DEFAULT                           0x00000001


#define mc2_chn_ddr_acc_perm_nsr_MASK                              0x00000001
#define mc2_chn_ddr_acc_perm_nsr_ALIGN                             0
#define mc2_chn_ddr_acc_perm_nsr_BITS                              1
#define mc2_chn_ddr_acc_perm_nsr_SHIFT                             0
#define mc2_chn_ddr_acc_perm_nsr_DEFAULT                           0x00000001




#define mc2_chn_ddr_ver_reserved0_MASK                             0xffffff00
#define mc2_chn_ddr_ver_reserved0_ALIGN                            0
#define mc2_chn_ddr_ver_reserved0_BITS                             24
#define mc2_chn_ddr_ver_reserved0_SHIFT                            8


#define mc2_chn_ddr_ver_version_MASK                               0x000000ff
#define mc2_chn_ddr_ver_version_ALIGN                              0
#define mc2_chn_ddr_ver_version_BITS                               8
#define mc2_chn_ddr_ver_version_SHIFT                              0
#define mc2_chn_ddr_ver_version_DEFAULT                            0x00000000




#define mc2_chn_ddr_chn_arb_cfg_fifo_mode_MASK                     0x80000000
#define mc2_chn_ddr_chn_arb_cfg_fifo_mode_ALIGN                    0
#define mc2_chn_ddr_chn_arb_cfg_fifo_mode_BITS                     1
#define mc2_chn_ddr_chn_arb_cfg_fifo_mode_SHIFT                    31
#define mc2_chn_ddr_chn_arb_cfg_fifo_mode_DEFAULT                  0x00000000


#define mc2_chn_ddr_chn_arb_cfg_addr_chk_disable_MASK              0x40000000
#define mc2_chn_ddr_chn_arb_cfg_addr_chk_disable_ALIGN             0
#define mc2_chn_ddr_chn_arb_cfg_addr_chk_disable_BITS              1
#define mc2_chn_ddr_chn_arb_cfg_addr_chk_disable_SHIFT             30
#define mc2_chn_ddr_chn_arb_cfg_addr_chk_disable_DEFAULT           0x00000000


#define mc2_chn_ddr_chn_arb_cfg_stage2_single_cycle_en_MASK        0x20000000
#define mc2_chn_ddr_chn_arb_cfg_stage2_single_cycle_en_ALIGN       0
#define mc2_chn_ddr_chn_arb_cfg_stage2_single_cycle_en_BITS        1
#define mc2_chn_ddr_chn_arb_cfg_stage2_single_cycle_en_SHIFT       29
#define mc2_chn_ddr_chn_arb_cfg_stage2_single_cycle_en_DEFAULT     0x00000000


#define mc2_chn_ddr_chn_arb_cfg_rlt_state_elevate_MASK             0x10000000
#define mc2_chn_ddr_chn_arb_cfg_rlt_state_elevate_ALIGN            0
#define mc2_chn_ddr_chn_arb_cfg_rlt_state_elevate_BITS             1
#define mc2_chn_ddr_chn_arb_cfg_rlt_state_elevate_SHIFT            28
#define mc2_chn_ddr_chn_arb_cfg_rlt_state_elevate_DEFAULT          0x00000000


#define mc2_chn_ddr_chn_arb_cfg_stage2_half_fifo_size_MASK         0x08000000
#define mc2_chn_ddr_chn_arb_cfg_stage2_half_fifo_size_ALIGN        0
#define mc2_chn_ddr_chn_arb_cfg_stage2_half_fifo_size_BITS         1
#define mc2_chn_ddr_chn_arb_cfg_stage2_half_fifo_size_SHIFT        27
#define mc2_chn_ddr_chn_arb_cfg_stage2_half_fifo_size_DEFAULT      0x00000000


#define mc2_chn_ddr_chn_arb_cfg_reserved0_MASK                     0x04000000
#define mc2_chn_ddr_chn_arb_cfg_reserved0_ALIGN                    0
#define mc2_chn_ddr_chn_arb_cfg_reserved0_BITS                     1
#define mc2_chn_ddr_chn_arb_cfg_reserved0_SHIFT                    26


#define mc2_chn_ddr_chn_arb_cfg_always_auto_precharge_MASK         0x02000000
#define mc2_chn_ddr_chn_arb_cfg_always_auto_precharge_ALIGN        0
#define mc2_chn_ddr_chn_arb_cfg_always_auto_precharge_BITS         1
#define mc2_chn_ddr_chn_arb_cfg_always_auto_precharge_SHIFT        25
#define mc2_chn_ddr_chn_arb_cfg_always_auto_precharge_DEFAULT      0x00000000


#define mc2_chn_ddr_chn_arb_cfg_auto_precharge_MASK                0x01000000
#define mc2_chn_ddr_chn_arb_cfg_auto_precharge_ALIGN               0
#define mc2_chn_ddr_chn_arb_cfg_auto_precharge_BITS                1
#define mc2_chn_ddr_chn_arb_cfg_auto_precharge_SHIFT               24
#define mc2_chn_ddr_chn_arb_cfg_auto_precharge_DEFAULT             0x00000000


#define mc2_chn_ddr_chn_arb_cfg_reserved1_MASK                     0x00e00000
#define mc2_chn_ddr_chn_arb_cfg_reserved1_ALIGN                    0
#define mc2_chn_ddr_chn_arb_cfg_reserved1_BITS                     3
#define mc2_chn_ddr_chn_arb_cfg_reserved1_SHIFT                    21


#define mc2_chn_ddr_chn_arb_cfg_stage1_mode_MASK                   0x00180000
#define mc2_chn_ddr_chn_arb_cfg_stage1_mode_ALIGN                  0
#define mc2_chn_ddr_chn_arb_cfg_stage1_mode_BITS                   2
#define mc2_chn_ddr_chn_arb_cfg_stage1_mode_SHIFT                  19
#define mc2_chn_ddr_chn_arb_cfg_stage1_mode_DEFAULT                0x00000000


#define mc2_chn_ddr_chn_arb_cfg_cci2_reuse_rw_grouping_en_MASK     0x00040000
#define mc2_chn_ddr_chn_arb_cfg_cci2_reuse_rw_grouping_en_ALIGN    0
#define mc2_chn_ddr_chn_arb_cfg_cci2_reuse_rw_grouping_en_BITS     1
#define mc2_chn_ddr_chn_arb_cfg_cci2_reuse_rw_grouping_en_SHIFT    18
#define mc2_chn_ddr_chn_arb_cfg_cci2_reuse_rw_grouping_en_DEFAULT  0x00000001


#define mc2_chn_ddr_chn_arb_cfg_cci2_rw_grouping_en_MASK           0x00020000
#define mc2_chn_ddr_chn_arb_cfg_cci2_rw_grouping_en_ALIGN          0
#define mc2_chn_ddr_chn_arb_cfg_cci2_rw_grouping_en_BITS           1
#define mc2_chn_ddr_chn_arb_cfg_cci2_rw_grouping_en_SHIFT          17
#define mc2_chn_ddr_chn_arb_cfg_cci2_rw_grouping_en_DEFAULT        0x00000001


#define mc2_chn_ddr_chn_arb_cfg_cci2_reuse_en_MASK                 0x00010000
#define mc2_chn_ddr_chn_arb_cfg_cci2_reuse_en_ALIGN                0
#define mc2_chn_ddr_chn_arb_cfg_cci2_reuse_en_BITS                 1
#define mc2_chn_ddr_chn_arb_cfg_cci2_reuse_en_SHIFT                16
#define mc2_chn_ddr_chn_arb_cfg_cci2_reuse_en_DEFAULT              0x00000001


#define mc2_chn_ddr_chn_arb_cfg_ubus_arb_reuse_high_priority_en_MASK 0x00008000
#define mc2_chn_ddr_chn_arb_cfg_ubus_arb_reuse_high_priority_en_ALIGN 0
#define mc2_chn_ddr_chn_arb_cfg_ubus_arb_reuse_high_priority_en_BITS 1
#define mc2_chn_ddr_chn_arb_cfg_ubus_arb_reuse_high_priority_en_SHIFT 15
#define mc2_chn_ddr_chn_arb_cfg_ubus_arb_reuse_high_priority_en_DEFAULT 0x00000000


#define mc2_chn_ddr_chn_arb_cfg_vq_sta_if_red_blocked_repurpose_MASK 0x00004000
#define mc2_chn_ddr_chn_arb_cfg_vq_sta_if_red_blocked_repurpose_ALIGN 0
#define mc2_chn_ddr_chn_arb_cfg_vq_sta_if_red_blocked_repurpose_BITS 1
#define mc2_chn_ddr_chn_arb_cfg_vq_sta_if_red_blocked_repurpose_SHIFT 14
#define mc2_chn_ddr_chn_arb_cfg_vq_sta_if_red_blocked_repurpose_DEFAULT 0x00000000


#define mc2_chn_ddr_chn_arb_cfg_reserved2_MASK                     0x00002000
#define mc2_chn_ddr_chn_arb_cfg_reserved2_ALIGN                    0
#define mc2_chn_ddr_chn_arb_cfg_reserved2_BITS                     1
#define mc2_chn_ddr_chn_arb_cfg_reserved2_SHIFT                    13


#define mc2_chn_ddr_chn_arb_cfg_rdwr_wrr_weight_MASK               0x00001f00
#define mc2_chn_ddr_chn_arb_cfg_rdwr_wrr_weight_ALIGN              0
#define mc2_chn_ddr_chn_arb_cfg_rdwr_wrr_weight_BITS               5
#define mc2_chn_ddr_chn_arb_cfg_rdwr_wrr_weight_SHIFT              8
#define mc2_chn_ddr_chn_arb_cfg_rdwr_wrr_weight_DEFAULT            0x00000010


#define mc2_chn_ddr_chn_arb_cfg_reserved3_MASK                     0x000000e0
#define mc2_chn_ddr_chn_arb_cfg_reserved3_ALIGN                    0
#define mc2_chn_ddr_chn_arb_cfg_reserved3_BITS                     3
#define mc2_chn_ddr_chn_arb_cfg_reserved3_SHIFT                    5


#define mc2_chn_ddr_chn_arb_cfg_extra_slot_en_MASK                 0x00000010
#define mc2_chn_ddr_chn_arb_cfg_extra_slot_en_ALIGN                0
#define mc2_chn_ddr_chn_arb_cfg_extra_slot_en_BITS                 1
#define mc2_chn_ddr_chn_arb_cfg_extra_slot_en_SHIFT                4
#define mc2_chn_ddr_chn_arb_cfg_extra_slot_en_DEFAULT              0x00000000


#define mc2_chn_ddr_chn_arb_cfg_per_intf_rl_cpq_MASK               0x00000008
#define mc2_chn_ddr_chn_arb_cfg_per_intf_rl_cpq_ALIGN              0
#define mc2_chn_ddr_chn_arb_cfg_per_intf_rl_cpq_BITS               1
#define mc2_chn_ddr_chn_arb_cfg_per_intf_rl_cpq_SHIFT              3
#define mc2_chn_ddr_chn_arb_cfg_per_intf_rl_cpq_DEFAULT            0x00000000


#define mc2_chn_ddr_chn_arb_cfg_per_intf_rl_cpu_MASK               0x00000004
#define mc2_chn_ddr_chn_arb_cfg_per_intf_rl_cpu_ALIGN              0
#define mc2_chn_ddr_chn_arb_cfg_per_intf_rl_cpu_BITS               1
#define mc2_chn_ddr_chn_arb_cfg_per_intf_rl_cpu_SHIFT              2
#define mc2_chn_ddr_chn_arb_cfg_per_intf_rl_cpu_DEFAULT            0x00000000


#define mc2_chn_ddr_chn_arb_cfg_pri_elevate_dis_MASK               0x00000002
#define mc2_chn_ddr_chn_arb_cfg_pri_elevate_dis_ALIGN              0
#define mc2_chn_ddr_chn_arb_cfg_pri_elevate_dis_BITS               1
#define mc2_chn_ddr_chn_arb_cfg_pri_elevate_dis_SHIFT              1
#define mc2_chn_ddr_chn_arb_cfg_pri_elevate_dis_DEFAULT            0x00000000


#define mc2_chn_ddr_chn_arb_cfg_reserved4_MASK                     0x00000001
#define mc2_chn_ddr_chn_arb_cfg_reserved4_ALIGN                    0
#define mc2_chn_ddr_chn_arb_cfg_reserved4_BITS                     1
#define mc2_chn_ddr_chn_arb_cfg_reserved4_SHIFT                    0




#define mc2_chn_ddr_chn_arb_param_reserved0_MASK                   0x80000000
#define mc2_chn_ddr_chn_arb_param_reserved0_ALIGN                  0
#define mc2_chn_ddr_chn_arb_param_reserved0_BITS                   1
#define mc2_chn_ddr_chn_arb_param_reserved0_SHIFT                  31


#define mc2_chn_ddr_chn_arb_param_vq2_timeout_reuse_MASK           0x7f000000
#define mc2_chn_ddr_chn_arb_param_vq2_timeout_reuse_ALIGN          0
#define mc2_chn_ddr_chn_arb_param_vq2_timeout_reuse_BITS           7
#define mc2_chn_ddr_chn_arb_param_vq2_timeout_reuse_SHIFT          24
#define mc2_chn_ddr_chn_arb_param_vq2_timeout_reuse_DEFAULT        0x00000000


#define mc2_chn_ddr_chn_arb_param_reserved1_MASK                   0x00800000
#define mc2_chn_ddr_chn_arb_param_reserved1_ALIGN                  0
#define mc2_chn_ddr_chn_arb_param_reserved1_BITS                   1
#define mc2_chn_ddr_chn_arb_param_reserved1_SHIFT                  23


#define mc2_chn_ddr_chn_arb_param_vq2_timeout_MASK                 0x007f0000
#define mc2_chn_ddr_chn_arb_param_vq2_timeout_ALIGN                0
#define mc2_chn_ddr_chn_arb_param_vq2_timeout_BITS                 7
#define mc2_chn_ddr_chn_arb_param_vq2_timeout_SHIFT                16
#define mc2_chn_ddr_chn_arb_param_vq2_timeout_DEFAULT              0x00000008


#define mc2_chn_ddr_chn_arb_param_reserved2_MASK                   0x00008000
#define mc2_chn_ddr_chn_arb_param_reserved2_ALIGN                  0
#define mc2_chn_ddr_chn_arb_param_reserved2_BITS                   1
#define mc2_chn_ddr_chn_arb_param_reserved2_SHIFT                  15


#define mc2_chn_ddr_chn_arb_param_vq0_timeout_reuse_MASK           0x00007f00
#define mc2_chn_ddr_chn_arb_param_vq0_timeout_reuse_ALIGN          0
#define mc2_chn_ddr_chn_arb_param_vq0_timeout_reuse_BITS           7
#define mc2_chn_ddr_chn_arb_param_vq0_timeout_reuse_SHIFT          8
#define mc2_chn_ddr_chn_arb_param_vq0_timeout_reuse_DEFAULT        0x00000000


#define mc2_chn_ddr_chn_arb_param_reserved3_MASK                   0x00000080
#define mc2_chn_ddr_chn_arb_param_reserved3_ALIGN                  0
#define mc2_chn_ddr_chn_arb_param_reserved3_BITS                   1
#define mc2_chn_ddr_chn_arb_param_reserved3_SHIFT                  7


#define mc2_chn_ddr_chn_arb_param_vq0_timeout_MASK                 0x0000007f
#define mc2_chn_ddr_chn_arb_param_vq0_timeout_ALIGN                0
#define mc2_chn_ddr_chn_arb_param_vq0_timeout_BITS                 7
#define mc2_chn_ddr_chn_arb_param_vq0_timeout_SHIFT                0
#define mc2_chn_ddr_chn_arb_param_vq0_timeout_DEFAULT              0x00000008




#define mc2_chn_ddr_chn_arb_param1_reserved0_MASK                  0xfc000000
#define mc2_chn_ddr_chn_arb_param1_reserved0_ALIGN                 0
#define mc2_chn_ddr_chn_arb_param1_reserved0_BITS                  6
#define mc2_chn_ddr_chn_arb_param1_reserved0_SHIFT                 26


#define mc2_chn_ddr_chn_arb_param1_wrr6_weight1_MASK               0x03c00000
#define mc2_chn_ddr_chn_arb_param1_wrr6_weight1_ALIGN              0
#define mc2_chn_ddr_chn_arb_param1_wrr6_weight1_BITS               4
#define mc2_chn_ddr_chn_arb_param1_wrr6_weight1_SHIFT              22
#define mc2_chn_ddr_chn_arb_param1_wrr6_weight1_DEFAULT            0x00000008


#define mc2_chn_ddr_chn_arb_param1_wrr5_weight1_MASK               0x003c0000
#define mc2_chn_ddr_chn_arb_param1_wrr5_weight1_ALIGN              0
#define mc2_chn_ddr_chn_arb_param1_wrr5_weight1_BITS               4
#define mc2_chn_ddr_chn_arb_param1_wrr5_weight1_SHIFT              18
#define mc2_chn_ddr_chn_arb_param1_wrr5_weight1_DEFAULT            0x00000008


#define mc2_chn_ddr_chn_arb_param1_wrr0_weight1_MASK               0x0003e000
#define mc2_chn_ddr_chn_arb_param1_wrr0_weight1_ALIGN              0
#define mc2_chn_ddr_chn_arb_param1_wrr0_weight1_BITS               5
#define mc2_chn_ddr_chn_arb_param1_wrr0_weight1_SHIFT              13
#define mc2_chn_ddr_chn_arb_param1_wrr0_weight1_DEFAULT            0x00000010


#define mc2_chn_ddr_chn_arb_param1_wrr6_weight0_MASK               0x00001e00
#define mc2_chn_ddr_chn_arb_param1_wrr6_weight0_ALIGN              0
#define mc2_chn_ddr_chn_arb_param1_wrr6_weight0_BITS               4
#define mc2_chn_ddr_chn_arb_param1_wrr6_weight0_SHIFT              9
#define mc2_chn_ddr_chn_arb_param1_wrr6_weight0_DEFAULT            0x00000008


#define mc2_chn_ddr_chn_arb_param1_wrr5_weight0_MASK               0x000001e0
#define mc2_chn_ddr_chn_arb_param1_wrr5_weight0_ALIGN              0
#define mc2_chn_ddr_chn_arb_param1_wrr5_weight0_BITS               4
#define mc2_chn_ddr_chn_arb_param1_wrr5_weight0_SHIFT              5
#define mc2_chn_ddr_chn_arb_param1_wrr5_weight0_DEFAULT            0x00000008


#define mc2_chn_ddr_chn_arb_param1_wrr0_weight0_MASK               0x0000001f
#define mc2_chn_ddr_chn_arb_param1_wrr0_weight0_ALIGN              0
#define mc2_chn_ddr_chn_arb_param1_wrr0_weight0_BITS               5
#define mc2_chn_ddr_chn_arb_param1_wrr0_weight0_SHIFT              0
#define mc2_chn_ddr_chn_arb_param1_wrr0_weight0_DEFAULT            0x00000010




#define mc2_chn_ddr_chn_arb_param2_reserved0_MASK                  0xfc000000
#define mc2_chn_ddr_chn_arb_param2_reserved0_ALIGN                 0
#define mc2_chn_ddr_chn_arb_param2_reserved0_BITS                  6
#define mc2_chn_ddr_chn_arb_param2_reserved0_SHIFT                 26


#define mc2_chn_ddr_chn_arb_param2_wrr6_weight1_reuse_MASK         0x03c00000
#define mc2_chn_ddr_chn_arb_param2_wrr6_weight1_reuse_ALIGN        0
#define mc2_chn_ddr_chn_arb_param2_wrr6_weight1_reuse_BITS         4
#define mc2_chn_ddr_chn_arb_param2_wrr6_weight1_reuse_SHIFT        22
#define mc2_chn_ddr_chn_arb_param2_wrr6_weight1_reuse_DEFAULT      0x00000002


#define mc2_chn_ddr_chn_arb_param2_wrr5_weight1_reuse_MASK         0x003c0000
#define mc2_chn_ddr_chn_arb_param2_wrr5_weight1_reuse_ALIGN        0
#define mc2_chn_ddr_chn_arb_param2_wrr5_weight1_reuse_BITS         4
#define mc2_chn_ddr_chn_arb_param2_wrr5_weight1_reuse_SHIFT        18
#define mc2_chn_ddr_chn_arb_param2_wrr5_weight1_reuse_DEFAULT      0x00000002


#define mc2_chn_ddr_chn_arb_param2_wrr0_weight1_reuse_MASK         0x0003e000
#define mc2_chn_ddr_chn_arb_param2_wrr0_weight1_reuse_ALIGN        0
#define mc2_chn_ddr_chn_arb_param2_wrr0_weight1_reuse_BITS         5
#define mc2_chn_ddr_chn_arb_param2_wrr0_weight1_reuse_SHIFT        13
#define mc2_chn_ddr_chn_arb_param2_wrr0_weight1_reuse_DEFAULT      0x00000004


#define mc2_chn_ddr_chn_arb_param2_wrr6_weight0_reuse_MASK         0x00001e00
#define mc2_chn_ddr_chn_arb_param2_wrr6_weight0_reuse_ALIGN        0
#define mc2_chn_ddr_chn_arb_param2_wrr6_weight0_reuse_BITS         4
#define mc2_chn_ddr_chn_arb_param2_wrr6_weight0_reuse_SHIFT        9
#define mc2_chn_ddr_chn_arb_param2_wrr6_weight0_reuse_DEFAULT      0x00000002


#define mc2_chn_ddr_chn_arb_param2_wrr5_weight0_reuse_MASK         0x000001e0
#define mc2_chn_ddr_chn_arb_param2_wrr5_weight0_reuse_ALIGN        0
#define mc2_chn_ddr_chn_arb_param2_wrr5_weight0_reuse_BITS         4
#define mc2_chn_ddr_chn_arb_param2_wrr5_weight0_reuse_SHIFT        5
#define mc2_chn_ddr_chn_arb_param2_wrr5_weight0_reuse_DEFAULT      0x00000002


#define mc2_chn_ddr_chn_arb_param2_wrr0_weight0_reuse_MASK         0x0000001f
#define mc2_chn_ddr_chn_arb_param2_wrr0_weight0_reuse_ALIGN        0
#define mc2_chn_ddr_chn_arb_param2_wrr0_weight0_reuse_BITS         5
#define mc2_chn_ddr_chn_arb_param2_wrr0_weight0_reuse_SHIFT        0
#define mc2_chn_ddr_chn_arb_param2_wrr0_weight0_reuse_DEFAULT      0x00000004




#define mc2_chn_ddr_chn_arb_param4_reserved0_MASK                  0xffff0000
#define mc2_chn_ddr_chn_arb_param4_reserved0_ALIGN                 0
#define mc2_chn_ddr_chn_arb_param4_reserved0_BITS                  16
#define mc2_chn_ddr_chn_arb_param4_reserved0_SHIFT                 16


#define mc2_chn_ddr_chn_arb_param4_stage2_max_age_MASK             0x0000ff00
#define mc2_chn_ddr_chn_arb_param4_stage2_max_age_ALIGN            0
#define mc2_chn_ddr_chn_arb_param4_stage2_max_age_BITS             8
#define mc2_chn_ddr_chn_arb_param4_stage2_max_age_SHIFT            8
#define mc2_chn_ddr_chn_arb_param4_stage2_max_age_DEFAULT          0x00000000


#define mc2_chn_ddr_chn_arb_param4_reserved1_MASK                  0x000000ff
#define mc2_chn_ddr_chn_arb_param4_reserved1_ALIGN                 0
#define mc2_chn_ddr_chn_arb_param4_reserved1_BITS                  8
#define mc2_chn_ddr_chn_arb_param4_reserved1_SHIFT                 0




#define mc2_chn_ddr_chn_arb_dbg_reserved0_MASK                     0xffffff00
#define mc2_chn_ddr_chn_arb_dbg_reserved0_ALIGN                    0
#define mc2_chn_ddr_chn_arb_dbg_reserved0_BITS                     24
#define mc2_chn_ddr_chn_arb_dbg_reserved0_SHIFT                    8


#define mc2_chn_ddr_chn_arb_dbg_debug_capture_sel_MASK             0x000000f0
#define mc2_chn_ddr_chn_arb_dbg_debug_capture_sel_ALIGN            0
#define mc2_chn_ddr_chn_arb_dbg_debug_capture_sel_BITS             4
#define mc2_chn_ddr_chn_arb_dbg_debug_capture_sel_SHIFT            4
#define mc2_chn_ddr_chn_arb_dbg_debug_capture_sel_DEFAULT          0x00000000


#define mc2_chn_ddr_chn_arb_dbg_debug_capture_vld_MASK             0x0000000c
#define mc2_chn_ddr_chn_arb_dbg_debug_capture_vld_ALIGN            0
#define mc2_chn_ddr_chn_arb_dbg_debug_capture_vld_BITS             2
#define mc2_chn_ddr_chn_arb_dbg_debug_capture_vld_SHIFT            2
#define mc2_chn_ddr_chn_arb_dbg_debug_capture_vld_DEFAULT          0x00000000


#define mc2_chn_ddr_chn_arb_dbg_debug_capture_trig_MASK            0x00000003
#define mc2_chn_ddr_chn_arb_dbg_debug_capture_trig_ALIGN           0
#define mc2_chn_ddr_chn_arb_dbg_debug_capture_trig_BITS            2
#define mc2_chn_ddr_chn_arb_dbg_debug_capture_trig_SHIFT           0
#define mc2_chn_ddr_chn_arb_dbg_debug_capture_trig_DEFAULT         0x00000000




#define mc2_chn_ddr_chn_sch_cfg_opt_chn_hshk_dis_MASK              0x80000000
#define mc2_chn_ddr_chn_sch_cfg_opt_chn_hshk_dis_ALIGN             0
#define mc2_chn_ddr_chn_sch_cfg_opt_chn_hshk_dis_BITS              1
#define mc2_chn_ddr_chn_sch_cfg_opt_chn_hshk_dis_SHIFT             31
#define mc2_chn_ddr_chn_sch_cfg_opt_chn_hshk_dis_DEFAULT           0x00000000


#define mc2_chn_ddr_chn_sch_cfg_rmx_stop_read_threshold_MASK       0x7f000000
#define mc2_chn_ddr_chn_sch_cfg_rmx_stop_read_threshold_ALIGN      0
#define mc2_chn_ddr_chn_sch_cfg_rmx_stop_read_threshold_BITS       7
#define mc2_chn_ddr_chn_sch_cfg_rmx_stop_read_threshold_SHIFT      24
#define mc2_chn_ddr_chn_sch_cfg_rmx_stop_read_threshold_DEFAULT    0x0000003c


#define mc2_chn_ddr_chn_sch_cfg_reserved0_MASK                     0x00800000
#define mc2_chn_ddr_chn_sch_cfg_reserved0_ALIGN                    0
#define mc2_chn_ddr_chn_sch_cfg_reserved0_BITS                     1
#define mc2_chn_ddr_chn_sch_cfg_reserved0_SHIFT                    23


#define mc2_chn_ddr_chn_sch_cfg_ubus_stop_read_threshold_MASK      0x007f0000
#define mc2_chn_ddr_chn_sch_cfg_ubus_stop_read_threshold_ALIGN     0
#define mc2_chn_ddr_chn_sch_cfg_ubus_stop_read_threshold_BITS      7
#define mc2_chn_ddr_chn_sch_cfg_ubus_stop_read_threshold_SHIFT     16
#define mc2_chn_ddr_chn_sch_cfg_ubus_stop_read_threshold_DEFAULT   0x0000003c


#define mc2_chn_ddr_chn_sch_cfg_reserved1_MASK                     0x0000fe00
#define mc2_chn_ddr_chn_sch_cfg_reserved1_ALIGN                    0
#define mc2_chn_ddr_chn_sch_cfg_reserved1_BITS                     7
#define mc2_chn_ddr_chn_sch_cfg_reserved1_SHIFT                    9


#define mc2_chn_ddr_chn_sch_cfg_both_rank_zq_dis_MASK              0x00000100
#define mc2_chn_ddr_chn_sch_cfg_both_rank_zq_dis_ALIGN             0
#define mc2_chn_ddr_chn_sch_cfg_both_rank_zq_dis_BITS              1
#define mc2_chn_ddr_chn_sch_cfg_both_rank_zq_dis_SHIFT             8
#define mc2_chn_ddr_chn_sch_cfg_both_rank_zq_dis_DEFAULT           0x00000000


#define mc2_chn_ddr_chn_sch_cfg_reserved2_MASK                     0x000000e0
#define mc2_chn_ddr_chn_sch_cfg_reserved2_ALIGN                    0
#define mc2_chn_ddr_chn_sch_cfg_reserved2_BITS                     3
#define mc2_chn_ddr_chn_sch_cfg_reserved2_SHIFT                    5


#define mc2_chn_ddr_chn_sch_cfg_num_cmdr_MASK                      0x0000001f
#define mc2_chn_ddr_chn_sch_cfg_num_cmdr_ALIGN                     0
#define mc2_chn_ddr_chn_sch_cfg_num_cmdr_BITS                      5
#define mc2_chn_ddr_chn_sch_cfg_num_cmdr_SHIFT                     0
#define mc2_chn_ddr_chn_sch_cfg_num_cmdr_DEFAULT                   0x00000007




#define mc2_chn_ddr_phy_st_reserved0_MASK                          0xffffffe0
#define mc2_chn_ddr_phy_st_reserved0_ALIGN                         0
#define mc2_chn_ddr_phy_st_reserved0_BITS                          27
#define mc2_chn_ddr_phy_st_reserved0_SHIFT                         5


#define mc2_chn_ddr_phy_st_phy_st_phy_ready_MASK                   0x00000010
#define mc2_chn_ddr_phy_st_phy_st_phy_ready_ALIGN                  0
#define mc2_chn_ddr_phy_st_phy_st_phy_ready_BITS                   1
#define mc2_chn_ddr_phy_st_phy_st_phy_ready_SHIFT                  4
#define mc2_chn_ddr_phy_st_phy_st_phy_ready_DEFAULT                0x00000000


#define mc2_chn_ddr_phy_st_reserved1_MASK                          0x00000008
#define mc2_chn_ddr_phy_st_reserved1_ALIGN                         0
#define mc2_chn_ddr_phy_st_reserved1_BITS                          1
#define mc2_chn_ddr_phy_st_reserved1_SHIFT                         3


#define mc2_chn_ddr_phy_st_phy_st_sw_reset_MASK                    0x00000004
#define mc2_chn_ddr_phy_st_phy_st_sw_reset_ALIGN                   0
#define mc2_chn_ddr_phy_st_phy_st_sw_reset_BITS                    1
#define mc2_chn_ddr_phy_st_phy_st_sw_reset_SHIFT                   2
#define mc2_chn_ddr_phy_st_phy_st_sw_reset_DEFAULT                 0x00000000


#define mc2_chn_ddr_phy_st_phy_st_hw_reset_MASK                    0x00000002
#define mc2_chn_ddr_phy_st_phy_st_hw_reset_ALIGN                   0
#define mc2_chn_ddr_phy_st_phy_st_hw_reset_BITS                    1
#define mc2_chn_ddr_phy_st_phy_st_hw_reset_SHIFT                   1
#define mc2_chn_ddr_phy_st_phy_st_hw_reset_DEFAULT                 0x00000000


#define mc2_chn_ddr_phy_st_phy_st_phy_power_up_MASK                0x00000001
#define mc2_chn_ddr_phy_st_phy_st_phy_power_up_ALIGN               0
#define mc2_chn_ddr_phy_st_phy_st_phy_power_up_BITS                1
#define mc2_chn_ddr_phy_st_phy_st_phy_power_up_SHIFT               0
#define mc2_chn_ddr_phy_st_phy_st_phy_power_up_DEFAULT             0x00000000




#define mc2_chn_ddr_dram_cfg_reserved0_MASK                        0xfffe0000
#define mc2_chn_ddr_dram_cfg_reserved0_ALIGN                       0
#define mc2_chn_ddr_dram_cfg_reserved0_BITS                        15
#define mc2_chn_ddr_dram_cfg_reserved0_SHIFT                       17


#define mc2_chn_ddr_dram_cfg_dram_srx_cmd_MASK                     0x00010000
#define mc2_chn_ddr_dram_cfg_dram_srx_cmd_ALIGN                    0
#define mc2_chn_ddr_dram_cfg_dram_srx_cmd_BITS                     1
#define mc2_chn_ddr_dram_cfg_dram_srx_cmd_SHIFT                    16
#define mc2_chn_ddr_dram_cfg_dram_srx_cmd_DEFAULT                  0x00000000


#define mc2_chn_ddr_dram_cfg_dram_cfg_cs_mode_MASK                 0x0000c000
#define mc2_chn_ddr_dram_cfg_dram_cfg_cs_mode_ALIGN                0
#define mc2_chn_ddr_dram_cfg_dram_cfg_cs_mode_BITS                 2
#define mc2_chn_ddr_dram_cfg_dram_cfg_cs_mode_SHIFT                14
#define mc2_chn_ddr_dram_cfg_dram_cfg_cs_mode_DEFAULT              0x00000000


#define mc2_chn_ddr_dram_cfg_dram_cfg_cs1_enable_MASK              0x00002000
#define mc2_chn_ddr_dram_cfg_dram_cfg_cs1_enable_ALIGN             0
#define mc2_chn_ddr_dram_cfg_dram_cfg_cs1_enable_BITS              1
#define mc2_chn_ddr_dram_cfg_dram_cfg_cs1_enable_SHIFT             13
#define mc2_chn_ddr_dram_cfg_dram_cfg_cs1_enable_DEFAULT           0x00000000


#define mc2_chn_ddr_dram_cfg_dram_bank_arch_MASK                   0x00001800
#define mc2_chn_ddr_dram_cfg_dram_bank_arch_ALIGN                  0
#define mc2_chn_ddr_dram_cfg_dram_bank_arch_BITS                   2
#define mc2_chn_ddr_dram_cfg_dram_bank_arch_SHIFT                  11
#define mc2_chn_ddr_dram_cfg_dram_bank_arch_DEFAULT                0x00000001


#define mc2_chn_ddr_dram_cfg_dram_cfg_2taddrcmd_MASK               0x00000400
#define mc2_chn_ddr_dram_cfg_dram_cfg_2taddrcmd_ALIGN              0
#define mc2_chn_ddr_dram_cfg_dram_cfg_2taddrcmd_BITS               1
#define mc2_chn_ddr_dram_cfg_dram_cfg_2taddrcmd_SHIFT              10
#define mc2_chn_ddr_dram_cfg_dram_cfg_2taddrcmd_DEFAULT            0x00000000


#define mc2_chn_ddr_dram_cfg_cmd_timeout_MASK                      0x000003f0
#define mc2_chn_ddr_dram_cfg_cmd_timeout_ALIGN                     0
#define mc2_chn_ddr_dram_cfg_cmd_timeout_BITS                      6
#define mc2_chn_ddr_dram_cfg_cmd_timeout_SHIFT                     4
#define mc2_chn_ddr_dram_cfg_cmd_timeout_DEFAULT                   0x0000003f


#define mc2_chn_ddr_dram_cfg_dram_cfg_dramtype_MASK                0x0000000f
#define mc2_chn_ddr_dram_cfg_dram_cfg_dramtype_ALIGN               0
#define mc2_chn_ddr_dram_cfg_dram_cfg_dramtype_BITS                4
#define mc2_chn_ddr_dram_cfg_dram_cfg_dramtype_SHIFT               0
#define mc2_chn_ddr_dram_cfg_dram_cfg_dramtype_DEFAULT             0x00000004




#define mc2_chn_ddr_dcmd_sch_sel_MASK                              0x80000000
#define mc2_chn_ddr_dcmd_sch_sel_ALIGN                             0
#define mc2_chn_ddr_dcmd_sch_sel_BITS                              1
#define mc2_chn_ddr_dcmd_sch_sel_SHIFT                             31
#define mc2_chn_ddr_dcmd_sch_sel_DEFAULT                           0x00000000


#define mc2_chn_ddr_dcmd_reserved0_MASK                            0x7ffe0000
#define mc2_chn_ddr_dcmd_reserved0_ALIGN                           0
#define mc2_chn_ddr_dcmd_reserved0_BITS                            14
#define mc2_chn_ddr_dcmd_reserved0_SHIFT                           17


#define mc2_chn_ddr_dcmd_dramcmdreq_MASK                           0x00010000
#define mc2_chn_ddr_dcmd_dramcmdreq_ALIGN                          0
#define mc2_chn_ddr_dcmd_dramcmdreq_BITS                           1
#define mc2_chn_ddr_dcmd_dramcmdreq_SHIFT                          16
#define mc2_chn_ddr_dcmd_dramcmdreq_DEFAULT                        0x00000000


#define mc2_chn_ddr_dcmd_reserved1_MASK                            0x0000fc00
#define mc2_chn_ddr_dcmd_reserved1_ALIGN                           0
#define mc2_chn_ddr_dcmd_reserved1_BITS                            6
#define mc2_chn_ddr_dcmd_reserved1_SHIFT                           10


#define mc2_chn_ddr_dcmd_dcmd_memcmdcs1_MASK                       0x00000200
#define mc2_chn_ddr_dcmd_dcmd_memcmdcs1_ALIGN                      0
#define mc2_chn_ddr_dcmd_dcmd_memcmdcs1_BITS                       1
#define mc2_chn_ddr_dcmd_dcmd_memcmdcs1_SHIFT                      9
#define mc2_chn_ddr_dcmd_dcmd_memcmdcs1_DEFAULT                    0x00000000


#define mc2_chn_ddr_dcmd_dcmd_memcmdcs0_MASK                       0x00000100
#define mc2_chn_ddr_dcmd_dcmd_memcmdcs0_ALIGN                      0
#define mc2_chn_ddr_dcmd_dcmd_memcmdcs0_BITS                       1
#define mc2_chn_ddr_dcmd_dcmd_memcmdcs0_SHIFT                      8
#define mc2_chn_ddr_dcmd_dcmd_memcmdcs0_DEFAULT                    0x00000000


#define mc2_chn_ddr_dcmd_reserved2_MASK                            0x000000e0
#define mc2_chn_ddr_dcmd_reserved2_ALIGN                           0
#define mc2_chn_ddr_dcmd_reserved2_BITS                            3
#define mc2_chn_ddr_dcmd_reserved2_SHIFT                           5


#define mc2_chn_ddr_dcmd_dcmd_memcmd_MASK                          0x0000001f
#define mc2_chn_ddr_dcmd_dcmd_memcmd_ALIGN                         0
#define mc2_chn_ddr_dcmd_dcmd_memcmd_BITS                          5
#define mc2_chn_ddr_dcmd_dcmd_memcmd_SHIFT                         0
#define mc2_chn_ddr_dcmd_dcmd_memcmd_DEFAULT                       0x00000000




#define mc2_chn_ddr_dmode_0_reserved0_MASK                         0x80000000
#define mc2_chn_ddr_dmode_0_reserved0_ALIGN                        0
#define mc2_chn_ddr_dmode_0_reserved0_BITS                         1
#define mc2_chn_ddr_dmode_0_reserved0_SHIFT                        31


#define mc2_chn_ddr_dmode_0_dmode_modedata_MASK                    0x7fff0000
#define mc2_chn_ddr_dmode_0_dmode_modedata_ALIGN                   0
#define mc2_chn_ddr_dmode_0_dmode_modedata_BITS                    15
#define mc2_chn_ddr_dmode_0_dmode_modedata_SHIFT                   16
#define mc2_chn_ddr_dmode_0_dmode_modedata_DEFAULT                 0x00000000


#define mc2_chn_ddr_dmode_0_reserved1_MASK                         0x00008000
#define mc2_chn_ddr_dmode_0_reserved1_ALIGN                        0
#define mc2_chn_ddr_dmode_0_reserved1_BITS                         1
#define mc2_chn_ddr_dmode_0_reserved1_SHIFT                        15


#define mc2_chn_ddr_dmode_0_dmode_emodedata_MASK                   0x00007fff
#define mc2_chn_ddr_dmode_0_dmode_emodedata_ALIGN                  0
#define mc2_chn_ddr_dmode_0_dmode_emodedata_BITS                   15
#define mc2_chn_ddr_dmode_0_dmode_emodedata_SHIFT                  0
#define mc2_chn_ddr_dmode_0_dmode_emodedata_DEFAULT                0x00000000




#define mc2_chn_ddr_dmode_2_reserved0_MASK                         0x80000000
#define mc2_chn_ddr_dmode_2_reserved0_ALIGN                        0
#define mc2_chn_ddr_dmode_2_reserved0_BITS                         1
#define mc2_chn_ddr_dmode_2_reserved0_SHIFT                        31


#define mc2_chn_ddr_dmode_2_dmode_emode3data_MASK                  0x7fff0000
#define mc2_chn_ddr_dmode_2_dmode_emode3data_ALIGN                 0
#define mc2_chn_ddr_dmode_2_dmode_emode3data_BITS                  15
#define mc2_chn_ddr_dmode_2_dmode_emode3data_SHIFT                 16
#define mc2_chn_ddr_dmode_2_dmode_emode3data_DEFAULT               0x00000000


#define mc2_chn_ddr_dmode_2_reserved1_MASK                         0x00008000
#define mc2_chn_ddr_dmode_2_reserved1_ALIGN                        0
#define mc2_chn_ddr_dmode_2_reserved1_BITS                         1
#define mc2_chn_ddr_dmode_2_reserved1_SHIFT                        15


#define mc2_chn_ddr_dmode_2_dmode_emode2data_MASK                  0x00007fff
#define mc2_chn_ddr_dmode_2_dmode_emode2data_ALIGN                 0
#define mc2_chn_ddr_dmode_2_dmode_emode2data_BITS                  15
#define mc2_chn_ddr_dmode_2_dmode_emode2data_SHIFT                 0
#define mc2_chn_ddr_dmode_2_dmode_emode2data_DEFAULT               0x00000000




#define mc2_chn_ddr_odt_reserved0_MASK                             0xfffffc00
#define mc2_chn_ddr_odt_reserved0_ALIGN                            0
#define mc2_chn_ddr_odt_reserved0_BITS                             22
#define mc2_chn_ddr_odt_reserved0_SHIFT                            10


#define mc2_chn_ddr_odt_odt_dynodten_MASK                          0x00000200
#define mc2_chn_ddr_odt_odt_dynodten_ALIGN                         0
#define mc2_chn_ddr_odt_odt_dynodten_BITS                          1
#define mc2_chn_ddr_odt_odt_dynodten_SHIFT                         9
#define mc2_chn_ddr_odt_odt_dynodten_DEFAULT                       0x00000001


#define mc2_chn_ddr_odt_odt_csoddodten_MASK                        0x00000100
#define mc2_chn_ddr_odt_odt_csoddodten_ALIGN                       0
#define mc2_chn_ddr_odt_odt_csoddodten_BITS                        1
#define mc2_chn_ddr_odt_odt_csoddodten_SHIFT                       8
#define mc2_chn_ddr_odt_odt_csoddodten_DEFAULT                     0x00000000


#define mc2_chn_ddr_odt_cs1_odt_wr_cs1_MASK                        0x00000080
#define mc2_chn_ddr_odt_cs1_odt_wr_cs1_ALIGN                       0
#define mc2_chn_ddr_odt_cs1_odt_wr_cs1_BITS                        1
#define mc2_chn_ddr_odt_cs1_odt_wr_cs1_SHIFT                       7
#define mc2_chn_ddr_odt_cs1_odt_wr_cs1_DEFAULT                     0x00000000


#define mc2_chn_ddr_odt_cs1_odt_wr_cs0_MASK                        0x00000040
#define mc2_chn_ddr_odt_cs1_odt_wr_cs0_ALIGN                       0
#define mc2_chn_ddr_odt_cs1_odt_wr_cs0_BITS                        1
#define mc2_chn_ddr_odt_cs1_odt_wr_cs0_SHIFT                       6
#define mc2_chn_ddr_odt_cs1_odt_wr_cs0_DEFAULT                     0x00000000


#define mc2_chn_ddr_odt_cs1_odt_rd_cs1_MASK                        0x00000020
#define mc2_chn_ddr_odt_cs1_odt_rd_cs1_ALIGN                       0
#define mc2_chn_ddr_odt_cs1_odt_rd_cs1_BITS                        1
#define mc2_chn_ddr_odt_cs1_odt_rd_cs1_SHIFT                       5
#define mc2_chn_ddr_odt_cs1_odt_rd_cs1_DEFAULT                     0x00000000


#define mc2_chn_ddr_odt_cs1_odt_rd_cs0_MASK                        0x00000010
#define mc2_chn_ddr_odt_cs1_odt_rd_cs0_ALIGN                       0
#define mc2_chn_ddr_odt_cs1_odt_rd_cs0_BITS                        1
#define mc2_chn_ddr_odt_cs1_odt_rd_cs0_SHIFT                       4
#define mc2_chn_ddr_odt_cs1_odt_rd_cs0_DEFAULT                     0x00000000


#define mc2_chn_ddr_odt_cs0_odt_wr_cs1_MASK                        0x00000008
#define mc2_chn_ddr_odt_cs0_odt_wr_cs1_ALIGN                       0
#define mc2_chn_ddr_odt_cs0_odt_wr_cs1_BITS                        1
#define mc2_chn_ddr_odt_cs0_odt_wr_cs1_SHIFT                       3
#define mc2_chn_ddr_odt_cs0_odt_wr_cs1_DEFAULT                     0x00000000


#define mc2_chn_ddr_odt_cs0_odt_wr_cs0_MASK                        0x00000004
#define mc2_chn_ddr_odt_cs0_odt_wr_cs0_ALIGN                       0
#define mc2_chn_ddr_odt_cs0_odt_wr_cs0_BITS                        1
#define mc2_chn_ddr_odt_cs0_odt_wr_cs0_SHIFT                       2
#define mc2_chn_ddr_odt_cs0_odt_wr_cs0_DEFAULT                     0x00000000


#define mc2_chn_ddr_odt_cs0_odt_rd_cs1_MASK                        0x00000002
#define mc2_chn_ddr_odt_cs0_odt_rd_cs1_ALIGN                       0
#define mc2_chn_ddr_odt_cs0_odt_rd_cs1_BITS                        1
#define mc2_chn_ddr_odt_cs0_odt_rd_cs1_SHIFT                       1
#define mc2_chn_ddr_odt_cs0_odt_rd_cs1_DEFAULT                     0x00000000


#define mc2_chn_ddr_odt_cs0_odt_rd_cs0_MASK                        0x00000001
#define mc2_chn_ddr_odt_cs0_odt_rd_cs0_ALIGN                       0
#define mc2_chn_ddr_odt_cs0_odt_rd_cs0_BITS                        1
#define mc2_chn_ddr_odt_cs0_odt_rd_cs0_SHIFT                       0
#define mc2_chn_ddr_odt_cs0_odt_rd_cs0_DEFAULT                     0x00000000




#define mc2_chn_ddr_ddr_param_cmd0_tAL_MASK                        0xff000000
#define mc2_chn_ddr_ddr_param_cmd0_tAL_ALIGN                       0
#define mc2_chn_ddr_ddr_param_cmd0_tAL_BITS                        8
#define mc2_chn_ddr_ddr_param_cmd0_tAL_SHIFT                       24
#define mc2_chn_ddr_ddr_param_cmd0_tAL_DEFAULT                     0x00000000


#define mc2_chn_ddr_ddr_param_cmd0_tRCD_MASK                       0x00ff0000
#define mc2_chn_ddr_ddr_param_cmd0_tRCD_ALIGN                      0
#define mc2_chn_ddr_ddr_param_cmd0_tRCD_BITS                       8
#define mc2_chn_ddr_ddr_param_cmd0_tRCD_SHIFT                      16
#define mc2_chn_ddr_ddr_param_cmd0_tRCD_DEFAULT                    0x00000006


#define mc2_chn_ddr_ddr_param_cmd0_tCWL_MASK                       0x0000ff00
#define mc2_chn_ddr_ddr_param_cmd0_tCWL_ALIGN                      0
#define mc2_chn_ddr_ddr_param_cmd0_tCWL_BITS                       8
#define mc2_chn_ddr_ddr_param_cmd0_tCWL_SHIFT                      8
#define mc2_chn_ddr_ddr_param_cmd0_tCWL_DEFAULT                    0x00000004


#define mc2_chn_ddr_ddr_param_cmd0_tCL_MASK                        0x000000ff
#define mc2_chn_ddr_ddr_param_cmd0_tCL_ALIGN                       0
#define mc2_chn_ddr_ddr_param_cmd0_tCL_BITS                        8
#define mc2_chn_ddr_ddr_param_cmd0_tCL_SHIFT                       0
#define mc2_chn_ddr_ddr_param_cmd0_tCL_DEFAULT                     0x00000005




#define mc2_chn_ddr_ddr_param_cmd1_tCCD_L_MASK                     0xff000000
#define mc2_chn_ddr_ddr_param_cmd1_tCCD_L_ALIGN                    0
#define mc2_chn_ddr_ddr_param_cmd1_tCCD_L_BITS                     8
#define mc2_chn_ddr_ddr_param_cmd1_tCCD_L_SHIFT                    24
#define mc2_chn_ddr_ddr_param_cmd1_tCCD_L_DEFAULT                  0x00000008


#define mc2_chn_ddr_ddr_param_cmd1_tCCD_S_MASK                     0x00ff0000
#define mc2_chn_ddr_ddr_param_cmd1_tCCD_S_ALIGN                    0
#define mc2_chn_ddr_ddr_param_cmd1_tCCD_S_BITS                     8
#define mc2_chn_ddr_ddr_param_cmd1_tCCD_S_SHIFT                    16
#define mc2_chn_ddr_ddr_param_cmd1_tCCD_S_DEFAULT                  0x00000008


#define mc2_chn_ddr_ddr_param_cmd1_tRRD_L_MASK                     0x0000ff00
#define mc2_chn_ddr_ddr_param_cmd1_tRRD_L_ALIGN                    0
#define mc2_chn_ddr_ddr_param_cmd1_tRRD_L_BITS                     8
#define mc2_chn_ddr_ddr_param_cmd1_tRRD_L_SHIFT                    8
#define mc2_chn_ddr_ddr_param_cmd1_tRRD_L_DEFAULT                  0x00000004


#define mc2_chn_ddr_ddr_param_cmd1_tRRD_S_MASK                     0x000000ff
#define mc2_chn_ddr_ddr_param_cmd1_tRRD_S_ALIGN                    0
#define mc2_chn_ddr_ddr_param_cmd1_tRRD_S_BITS                     8
#define mc2_chn_ddr_ddr_param_cmd1_tRRD_S_SHIFT                    0
#define mc2_chn_ddr_ddr_param_cmd1_tRRD_S_DEFAULT                  0x00000004




#define mc2_chn_ddr_ddr_param_cmd2_reserved0_MASK                  0xffffff00
#define mc2_chn_ddr_ddr_param_cmd2_reserved0_ALIGN                 0
#define mc2_chn_ddr_ddr_param_cmd2_reserved0_BITS                  24
#define mc2_chn_ddr_ddr_param_cmd2_reserved0_SHIFT                 8


#define mc2_chn_ddr_ddr_param_cmd2_tCCDMW_MASK                     0x000000ff
#define mc2_chn_ddr_ddr_param_cmd2_tCCDMW_ALIGN                    0
#define mc2_chn_ddr_ddr_param_cmd2_tCCDMW_BITS                     8
#define mc2_chn_ddr_ddr_param_cmd2_tCCDMW_SHIFT                    0
#define mc2_chn_ddr_ddr_param_cmd2_tCCDMW_DEFAULT                  0x00000020




#define mc2_chn_ddr_ddr_param_cmd3_tFAW_MASK                       0xff000000
#define mc2_chn_ddr_ddr_param_cmd3_tFAW_ALIGN                      0
#define mc2_chn_ddr_ddr_param_cmd3_tFAW_BITS                       8
#define mc2_chn_ddr_ddr_param_cmd3_tFAW_SHIFT                      24
#define mc2_chn_ddr_ddr_param_cmd3_tFAW_DEFAULT                    0x00000000


#define mc2_chn_ddr_ddr_param_cmd3_tRPpb_MASK                      0x00ff0000
#define mc2_chn_ddr_ddr_param_cmd3_tRPpb_ALIGN                     0
#define mc2_chn_ddr_ddr_param_cmd3_tRPpb_BITS                      8
#define mc2_chn_ddr_ddr_param_cmd3_tRPpb_SHIFT                     16
#define mc2_chn_ddr_ddr_param_cmd3_tRPpb_DEFAULT                   0x00000000


#define mc2_chn_ddr_ddr_param_cmd3_tRPab_MASK                      0x0000ff00
#define mc2_chn_ddr_ddr_param_cmd3_tRPab_ALIGN                     0
#define mc2_chn_ddr_ddr_param_cmd3_tRPab_BITS                      8
#define mc2_chn_ddr_ddr_param_cmd3_tRPab_SHIFT                     8
#define mc2_chn_ddr_ddr_param_cmd3_tRPab_DEFAULT                   0x00000000


#define mc2_chn_ddr_ddr_param_cmd3_tRAS_MASK                       0x000000ff
#define mc2_chn_ddr_ddr_param_cmd3_tRAS_ALIGN                      0
#define mc2_chn_ddr_ddr_param_cmd3_tRAS_BITS                       8
#define mc2_chn_ddr_ddr_param_cmd3_tRAS_SHIFT                      0
#define mc2_chn_ddr_ddr_param_cmd3_tRAS_DEFAULT                    0x00000011




#define mc2_chn_ddr_ddr_param_dat0_tWTR_L_MASK                     0xff000000
#define mc2_chn_ddr_ddr_param_dat0_tWTR_L_ALIGN                    0
#define mc2_chn_ddr_ddr_param_dat0_tWTR_L_BITS                     8
#define mc2_chn_ddr_ddr_param_dat0_tWTR_L_SHIFT                    24
#define mc2_chn_ddr_ddr_param_dat0_tWTR_L_DEFAULT                  0x00000002


#define mc2_chn_ddr_ddr_param_dat0_tWTR_S_MASK                     0x00ff0000
#define mc2_chn_ddr_ddr_param_dat0_tWTR_S_ALIGN                    0
#define mc2_chn_ddr_ddr_param_dat0_tWTR_S_BITS                     8
#define mc2_chn_ddr_ddr_param_dat0_tWTR_S_SHIFT                    16
#define mc2_chn_ddr_ddr_param_dat0_tWTR_S_DEFAULT                  0x00000002


#define mc2_chn_ddr_ddr_param_dat0_tWR_MASK                        0x0000ff00
#define mc2_chn_ddr_ddr_param_dat0_tWR_ALIGN                       0
#define mc2_chn_ddr_ddr_param_dat0_tWR_BITS                        8
#define mc2_chn_ddr_ddr_param_dat0_tWR_SHIFT                       8
#define mc2_chn_ddr_ddr_param_dat0_tWR_DEFAULT                     0x00000020


#define mc2_chn_ddr_ddr_param_dat0_tDQSCK_MASK                     0x000000f0
#define mc2_chn_ddr_ddr_param_dat0_tDQSCK_ALIGN                    0
#define mc2_chn_ddr_ddr_param_dat0_tDQSCK_BITS                     4
#define mc2_chn_ddr_ddr_param_dat0_tDQSCK_SHIFT                    4
#define mc2_chn_ddr_ddr_param_dat0_tDQSCK_DEFAULT                  0x00000007


#define mc2_chn_ddr_ddr_param_dat0_reserved0_MASK                  0x00000008
#define mc2_chn_ddr_ddr_param_dat0_reserved0_ALIGN                 0
#define mc2_chn_ddr_ddr_param_dat0_reserved0_BITS                  1
#define mc2_chn_ddr_ddr_param_dat0_reserved0_SHIFT                 3


#define mc2_chn_ddr_ddr_param_dat0_tWPST_MASK                      0x00000004
#define mc2_chn_ddr_ddr_param_dat0_tWPST_ALIGN                     0
#define mc2_chn_ddr_ddr_param_dat0_tWPST_BITS                      1
#define mc2_chn_ddr_ddr_param_dat0_tWPST_SHIFT                     2
#define mc2_chn_ddr_ddr_param_dat0_tWPST_DEFAULT                   0x00000000


#define mc2_chn_ddr_ddr_param_dat0_tWPRE_MASK                      0x00000003
#define mc2_chn_ddr_ddr_param_dat0_tWPRE_ALIGN                     0
#define mc2_chn_ddr_ddr_param_dat0_tWPRE_BITS                      2
#define mc2_chn_ddr_ddr_param_dat0_tWPRE_SHIFT                     0
#define mc2_chn_ddr_ddr_param_dat0_tWPRE_DEFAULT                   0x00000000




#define mc2_chn_ddr_ddr_param_dat1_tRPST_MASK                      0x80000000
#define mc2_chn_ddr_ddr_param_dat1_tRPST_ALIGN                     0
#define mc2_chn_ddr_ddr_param_dat1_tRPST_BITS                      1
#define mc2_chn_ddr_ddr_param_dat1_tRPST_SHIFT                     31
#define mc2_chn_ddr_ddr_param_dat1_tRPST_DEFAULT                   0x00000001


#define mc2_chn_ddr_ddr_param_dat1_tRPRE_MASK                      0x40000000
#define mc2_chn_ddr_ddr_param_dat1_tRPRE_ALIGN                     0
#define mc2_chn_ddr_ddr_param_dat1_tRPRE_BITS                      1
#define mc2_chn_ddr_ddr_param_dat1_tRPRE_SHIFT                     30
#define mc2_chn_ddr_ddr_param_dat1_tRPRE_DEFAULT                   0x00000000


#define mc2_chn_ddr_ddr_param_dat1_reserved0_MASK                  0x30000000
#define mc2_chn_ddr_ddr_param_dat1_reserved0_ALIGN                 0
#define mc2_chn_ddr_ddr_param_dat1_reserved0_BITS                  2
#define mc2_chn_ddr_ddr_param_dat1_reserved0_SHIFT                 28


#define mc2_chn_ddr_ddr_param_dat1_tDQSS_MASK                      0x0c000000
#define mc2_chn_ddr_ddr_param_dat1_tDQSS_ALIGN                     0
#define mc2_chn_ddr_ddr_param_dat1_tDQSS_BITS                      2
#define mc2_chn_ddr_ddr_param_dat1_tDQSS_SHIFT                     26
#define mc2_chn_ddr_ddr_param_dat1_tDQSS_DEFAULT                   0x00000000


#define mc2_chn_ddr_ddr_param_dat1_tDQS2DQ_MASK                    0x03000000
#define mc2_chn_ddr_ddr_param_dat1_tDQS2DQ_ALIGN                   0
#define mc2_chn_ddr_ddr_param_dat1_tDQS2DQ_BITS                    2
#define mc2_chn_ddr_ddr_param_dat1_tDQS2DQ_SHIFT                   24
#define mc2_chn_ddr_ddr_param_dat1_tDQS2DQ_DEFAULT                 0x00000000


#define mc2_chn_ddr_ddr_param_dat1_tW2R_MASK                       0x00ff0000
#define mc2_chn_ddr_ddr_param_dat1_tW2R_ALIGN                      0
#define mc2_chn_ddr_ddr_param_dat1_tW2R_BITS                       8
#define mc2_chn_ddr_ddr_param_dat1_tW2R_SHIFT                      16
#define mc2_chn_ddr_ddr_param_dat1_tW2R_DEFAULT                    0x00000000


#define mc2_chn_ddr_ddr_param_dat1_tR2R_MASK                       0x0000f000
#define mc2_chn_ddr_ddr_param_dat1_tR2R_ALIGN                      0
#define mc2_chn_ddr_ddr_param_dat1_tR2R_BITS                       4
#define mc2_chn_ddr_ddr_param_dat1_tR2R_SHIFT                      12
#define mc2_chn_ddr_ddr_param_dat1_tR2R_DEFAULT                    0x00000003


#define mc2_chn_ddr_ddr_param_dat1_tW2W_MASK                       0x00000f00
#define mc2_chn_ddr_ddr_param_dat1_tW2W_ALIGN                      0
#define mc2_chn_ddr_ddr_param_dat1_tW2W_BITS                       4
#define mc2_chn_ddr_ddr_param_dat1_tW2W_SHIFT                      8
#define mc2_chn_ddr_ddr_param_dat1_tW2W_DEFAULT                    0x00000008


#define mc2_chn_ddr_ddr_param_dat1_tR2W_MASK                       0x000000f0
#define mc2_chn_ddr_ddr_param_dat1_tR2W_ALIGN                      0
#define mc2_chn_ddr_ddr_param_dat1_tR2W_BITS                       4
#define mc2_chn_ddr_ddr_param_dat1_tR2W_SHIFT                      4
#define mc2_chn_ddr_ddr_param_dat1_tR2W_DEFAULT                    0x00000000


#define mc2_chn_ddr_ddr_param_dat1_reserved1_MASK                  0x0000000f
#define mc2_chn_ddr_ddr_param_dat1_reserved1_ALIGN                 0
#define mc2_chn_ddr_ddr_param_dat1_reserved1_BITS                  4
#define mc2_chn_ddr_ddr_param_dat1_reserved1_SHIFT                 0




#define mc2_chn_ddr_ddr_param_dat2_reserved0_MASK                  0xffff0000
#define mc2_chn_ddr_ddr_param_dat2_reserved0_ALIGN                 0
#define mc2_chn_ddr_ddr_param_dat2_reserved0_BITS                  16
#define mc2_chn_ddr_ddr_param_dat2_reserved0_SHIFT                 16


#define mc2_chn_ddr_ddr_param_dat2_tWTRdr_MASK                     0x0000ff00
#define mc2_chn_ddr_ddr_param_dat2_tWTRdr_ALIGN                    0
#define mc2_chn_ddr_ddr_param_dat2_tWTRdr_BITS                     8
#define mc2_chn_ddr_ddr_param_dat2_tWTRdr_SHIFT                    8
#define mc2_chn_ddr_ddr_param_dat2_tWTRdr_DEFAULT                  0x00000000


#define mc2_chn_ddr_ddr_param_dat2_tRTW_MASK                       0x000000ff
#define mc2_chn_ddr_ddr_param_dat2_tRTW_ALIGN                      0
#define mc2_chn_ddr_ddr_param_dat2_tRTW_BITS                       8
#define mc2_chn_ddr_ddr_param_dat2_tRTW_SHIFT                      0
#define mc2_chn_ddr_ddr_param_dat2_tRTW_DEFAULT                    0x00000000




#define mc2_chn_ddr_ddr_param_pre0_autoprecharge_MASK              0x80000000
#define mc2_chn_ddr_ddr_param_pre0_autoprecharge_ALIGN             0
#define mc2_chn_ddr_ddr_param_pre0_autoprecharge_BITS              1
#define mc2_chn_ddr_ddr_param_pre0_autoprecharge_SHIFT             31
#define mc2_chn_ddr_ddr_param_pre0_autoprecharge_DEFAULT           0x00000000


#define mc2_chn_ddr_ddr_param_pre0_reserved0_MASK                  0x7fff0000
#define mc2_chn_ddr_ddr_param_pre0_reserved0_ALIGN                 0
#define mc2_chn_ddr_ddr_param_pre0_reserved0_BITS                  15
#define mc2_chn_ddr_ddr_param_pre0_reserved0_SHIFT                 16


#define mc2_chn_ddr_ddr_param_pre0_tPPD_MASK                       0x0000ff00
#define mc2_chn_ddr_ddr_param_pre0_tPPD_ALIGN                      0
#define mc2_chn_ddr_ddr_param_pre0_tPPD_BITS                       8
#define mc2_chn_ddr_ddr_param_pre0_tPPD_SHIFT                      8
#define mc2_chn_ddr_ddr_param_pre0_tPPD_DEFAULT                    0x00000002


#define mc2_chn_ddr_ddr_param_pre0_tRTP_MASK                       0x000000ff
#define mc2_chn_ddr_ddr_param_pre0_tRTP_ALIGN                      0
#define mc2_chn_ddr_ddr_param_pre0_tRTP_BITS                       8
#define mc2_chn_ddr_ddr_param_pre0_tRTP_SHIFT                      0
#define mc2_chn_ddr_ddr_param_pre0_tRTP_DEFAULT                    0x00000002




#define mc2_chn_ddr_ddr_param_pwr0_tXP_MASK                        0xfff00000
#define mc2_chn_ddr_ddr_param_pwr0_tXP_ALIGN                       0
#define mc2_chn_ddr_ddr_param_pwr0_tXP_BITS                        12
#define mc2_chn_ddr_ddr_param_pwr0_tXP_SHIFT                       20
#define mc2_chn_ddr_ddr_param_pwr0_tXP_DEFAULT                     0x00000003


#define mc2_chn_ddr_ddr_param_pwr0_tXSR_MASK                       0x000fff00
#define mc2_chn_ddr_ddr_param_pwr0_tXSR_ALIGN                      0
#define mc2_chn_ddr_ddr_param_pwr0_tXSR_BITS                       12
#define mc2_chn_ddr_ddr_param_pwr0_tXSR_SHIFT                      8
#define mc2_chn_ddr_ddr_param_pwr0_tXSR_DEFAULT                    0x00000002


#define mc2_chn_ddr_ddr_param_pwr0_tSR_MASK                        0x000000ff
#define mc2_chn_ddr_ddr_param_pwr0_tSR_ALIGN                       0
#define mc2_chn_ddr_ddr_param_pwr0_tSR_BITS                        8
#define mc2_chn_ddr_ddr_param_pwr0_tSR_SHIFT                       0
#define mc2_chn_ddr_ddr_param_pwr0_tSR_DEFAULT                     0x00000003




#define mc2_chn_ddr_ddr_param_zqc0_tZQCL_MASK                      0xffff0000
#define mc2_chn_ddr_ddr_param_zqc0_tZQCL_ALIGN                     0
#define mc2_chn_ddr_ddr_param_zqc0_tZQCL_BITS                      16
#define mc2_chn_ddr_ddr_param_zqc0_tZQCL_SHIFT                     16
#define mc2_chn_ddr_ddr_param_zqc0_tZQCL_DEFAULT                   0x00000100


#define mc2_chn_ddr_ddr_param_zqc0_tZQCS_MASK                      0x0000ffff
#define mc2_chn_ddr_ddr_param_zqc0_tZQCS_ALIGN                     0
#define mc2_chn_ddr_ddr_param_zqc0_tZQCS_BITS                      16
#define mc2_chn_ddr_ddr_param_zqc0_tZQCS_SHIFT                     0
#define mc2_chn_ddr_ddr_param_zqc0_tZQCS_DEFAULT                   0x00000040




#define mc2_chn_ddr_refresh_aref0_refmaxdelay_MASK                 0xf0000000
#define mc2_chn_ddr_refresh_aref0_refmaxdelay_ALIGN                0
#define mc2_chn_ddr_refresh_aref0_refmaxdelay_BITS                 4
#define mc2_chn_ddr_refresh_aref0_refmaxdelay_SHIFT                28
#define mc2_chn_ddr_refresh_aref0_refmaxdelay_DEFAULT              0x00000004


#define mc2_chn_ddr_refresh_aref0_reserved0_MASK                   0x0e000000
#define mc2_chn_ddr_refresh_aref0_reserved0_ALIGN                  0
#define mc2_chn_ddr_refresh_aref0_reserved0_BITS                   3
#define mc2_chn_ddr_refresh_aref0_reserved0_SHIFT                  25


#define mc2_chn_ddr_refresh_aref0_pbref_ordered_MASK               0x01000000
#define mc2_chn_ddr_refresh_aref0_pbref_ordered_ALIGN              0
#define mc2_chn_ddr_refresh_aref0_pbref_ordered_BITS               1
#define mc2_chn_ddr_refresh_aref0_pbref_ordered_SHIFT              24
#define mc2_chn_ddr_refresh_aref0_pbref_ordered_DEFAULT            0x00000000


#define mc2_chn_ddr_refresh_aref0_pbref_intlv_MASK                 0x00ff0000
#define mc2_chn_ddr_refresh_aref0_pbref_intlv_ALIGN                0
#define mc2_chn_ddr_refresh_aref0_pbref_intlv_BITS                 8
#define mc2_chn_ddr_refresh_aref0_pbref_intlv_SHIFT                16
#define mc2_chn_ddr_refresh_aref0_pbref_intlv_DEFAULT              0x00000000


#define mc2_chn_ddr_refresh_aref0_abref_num_MASK                   0x0000f000
#define mc2_chn_ddr_refresh_aref0_abref_num_ALIGN                  0
#define mc2_chn_ddr_refresh_aref0_abref_num_BITS                   4
#define mc2_chn_ddr_refresh_aref0_abref_num_SHIFT                  12
#define mc2_chn_ddr_refresh_aref0_abref_num_DEFAULT                0x00000001


#define mc2_chn_ddr_refresh_aref0_reserved1_MASK                   0x00000c00
#define mc2_chn_ddr_refresh_aref0_reserved1_ALIGN                  0
#define mc2_chn_ddr_refresh_aref0_reserved1_BITS                   2
#define mc2_chn_ddr_refresh_aref0_reserved1_SHIFT                  10


#define mc2_chn_ddr_refresh_aref0_tREFI_MASK                       0x000003ff
#define mc2_chn_ddr_refresh_aref0_tREFI_ALIGN                      0
#define mc2_chn_ddr_refresh_aref0_tREFI_BITS                       10
#define mc2_chn_ddr_refresh_aref0_tREFI_SHIFT                      0
#define mc2_chn_ddr_refresh_aref0_tREFI_DEFAULT                    0x00000103




#define mc2_chn_ddr_refresh_aref1_refdisable_MASK                  0x80000000
#define mc2_chn_ddr_refresh_aref1_refdisable_ALIGN                 0
#define mc2_chn_ddr_refresh_aref1_refdisable_BITS                  1
#define mc2_chn_ddr_refresh_aref1_refdisable_SHIFT                 31
#define mc2_chn_ddr_refresh_aref1_refdisable_DEFAULT               0x00000000


#define mc2_chn_ddr_refresh_aref1_reserved0_MASK                   0x70000000
#define mc2_chn_ddr_refresh_aref1_reserved0_ALIGN                  0
#define mc2_chn_ddr_refresh_aref1_reserved0_BITS                   3
#define mc2_chn_ddr_refresh_aref1_reserved0_SHIFT                  28


#define mc2_chn_ddr_refresh_aref1_tRFCpb_MASK                      0x0fff0000
#define mc2_chn_ddr_refresh_aref1_tRFCpb_ALIGN                     0
#define mc2_chn_ddr_refresh_aref1_tRFCpb_BITS                      12
#define mc2_chn_ddr_refresh_aref1_tRFCpb_SHIFT                     16
#define mc2_chn_ddr_refresh_aref1_tRFCpb_DEFAULT                   0x0000008d


#define mc2_chn_ddr_refresh_aref1_reserved1_MASK                   0x0000f000
#define mc2_chn_ddr_refresh_aref1_reserved1_ALIGN                  0
#define mc2_chn_ddr_refresh_aref1_reserved1_BITS                   4
#define mc2_chn_ddr_refresh_aref1_reserved1_SHIFT                  12


#define mc2_chn_ddr_refresh_aref1_tRFCab_MASK                      0x00000fff
#define mc2_chn_ddr_refresh_aref1_tRFCab_ALIGN                     0
#define mc2_chn_ddr_refresh_aref1_tRFCab_BITS                      12
#define mc2_chn_ddr_refresh_aref1_tRFCab_SHIFT                     0
#define mc2_chn_ddr_refresh_aref1_tRFCab_DEFAULT                   0x0000011a




#define mc2_chn_ddr_refresh_aref2_reserved0_MASK                   0xffc00000
#define mc2_chn_ddr_refresh_aref2_reserved0_ALIGN                  0
#define mc2_chn_ddr_refresh_aref2_reserved0_BITS                   10
#define mc2_chn_ddr_refresh_aref2_reserved0_SHIFT                  22


#define mc2_chn_ddr_refresh_aref2_tbr2act_MASK                     0x003f0000
#define mc2_chn_ddr_refresh_aref2_tbr2act_ALIGN                    0
#define mc2_chn_ddr_refresh_aref2_tbr2act_BITS                     6
#define mc2_chn_ddr_refresh_aref2_tbr2act_SHIFT                    16
#define mc2_chn_ddr_refresh_aref2_tbr2act_DEFAULT                  0x00000000


#define mc2_chn_ddr_refresh_aref2_reserved1_MASK                   0x0000fc00
#define mc2_chn_ddr_refresh_aref2_reserved1_ALIGN                  0
#define mc2_chn_ddr_refresh_aref2_reserved1_BITS                   6
#define mc2_chn_ddr_refresh_aref2_reserved1_SHIFT                  10


#define mc2_chn_ddr_refresh_aref2_tpbr2pbr_MASK                    0x000003ff
#define mc2_chn_ddr_refresh_aref2_tpbr2pbr_ALIGN                   0
#define mc2_chn_ddr_refresh_aref2_tpbr2pbr_BITS                    10
#define mc2_chn_ddr_refresh_aref2_tpbr2pbr_SHIFT                   0
#define mc2_chn_ddr_refresh_aref2_tpbr2pbr_DEFAULT                 0x00000000




#define mc2_chn_ddr_refresh_rfm_reserved0_MASK                     0xfffc0000
#define mc2_chn_ddr_refresh_rfm_reserved0_ALIGN                    0
#define mc2_chn_ddr_refresh_rfm_reserved0_BITS                     14
#define mc2_chn_ddr_refresh_rfm_reserved0_SHIFT                    18


#define mc2_chn_ddr_refresh_rfm_raadec_MASK                        0x00030000
#define mc2_chn_ddr_refresh_rfm_raadec_ALIGN                       0
#define mc2_chn_ddr_refresh_rfm_raadec_BITS                        2
#define mc2_chn_ddr_refresh_rfm_raadec_SHIFT                       16
#define mc2_chn_ddr_refresh_rfm_raadec_DEFAULT                     0x00000000


#define mc2_chn_ddr_refresh_rfm_reserved1_MASK                     0x0000ff00
#define mc2_chn_ddr_refresh_rfm_reserved1_ALIGN                    0
#define mc2_chn_ddr_refresh_rfm_reserved1_BITS                     8
#define mc2_chn_ddr_refresh_rfm_reserved1_SHIFT                    8


#define mc2_chn_ddr_refresh_rfm_raamult_MASK                       0x000000c0
#define mc2_chn_ddr_refresh_rfm_raamult_ALIGN                      0
#define mc2_chn_ddr_refresh_rfm_raamult_BITS                       2
#define mc2_chn_ddr_refresh_rfm_raamult_SHIFT                      6
#define mc2_chn_ddr_refresh_rfm_raamult_DEFAULT                    0x00000000


#define mc2_chn_ddr_refresh_rfm_raaimt_MASK                        0x0000003e
#define mc2_chn_ddr_refresh_rfm_raaimt_ALIGN                       0
#define mc2_chn_ddr_refresh_rfm_raaimt_BITS                        5
#define mc2_chn_ddr_refresh_rfm_raaimt_SHIFT                       1
#define mc2_chn_ddr_refresh_rfm_raaimt_DEFAULT                     0x00000001


#define mc2_chn_ddr_refresh_rfm_rfm_enable_MASK                    0x00000001
#define mc2_chn_ddr_refresh_rfm_rfm_enable_ALIGN                   0
#define mc2_chn_ddr_refresh_rfm_rfm_enable_BITS                    1
#define mc2_chn_ddr_refresh_rfm_rfm_enable_SHIFT                   0
#define mc2_chn_ddr_refresh_rfm_rfm_enable_DEFAULT                 0x00000000




#define mc2_chn_ddr_auto_self_refresh_enable_MASK                  0x80000000
#define mc2_chn_ddr_auto_self_refresh_enable_ALIGN                 0
#define mc2_chn_ddr_auto_self_refresh_enable_BITS                  1
#define mc2_chn_ddr_auto_self_refresh_enable_SHIFT                 31
#define mc2_chn_ddr_auto_self_refresh_enable_DEFAULT               0x00000000


#define mc2_chn_ddr_auto_self_refresh_immediate_MASK               0x40000000
#define mc2_chn_ddr_auto_self_refresh_immediate_ALIGN              0
#define mc2_chn_ddr_auto_self_refresh_immediate_BITS               1
#define mc2_chn_ddr_auto_self_refresh_immediate_SHIFT              30
#define mc2_chn_ddr_auto_self_refresh_immediate_DEFAULT            0x00000000


#define mc2_chn_ddr_auto_self_refresh_idle_count_MASK              0x3fffffff
#define mc2_chn_ddr_auto_self_refresh_idle_count_ALIGN             0
#define mc2_chn_ddr_auto_self_refresh_idle_count_BITS              30
#define mc2_chn_ddr_auto_self_refresh_idle_count_SHIFT             0
#define mc2_chn_ddr_auto_self_refresh_idle_count_DEFAULT           0x00000000




#define mc2_chn_ddr_auto_zqcs_enable_MASK                          0x80000000
#define mc2_chn_ddr_auto_zqcs_enable_ALIGN                         0
#define mc2_chn_ddr_auto_zqcs_enable_BITS                          1
#define mc2_chn_ddr_auto_zqcs_enable_SHIFT                         31
#define mc2_chn_ddr_auto_zqcs_enable_DEFAULT                       0x00000000


#define mc2_chn_ddr_auto_zqcs_timer_count_MASK                     0x7fffffe0
#define mc2_chn_ddr_auto_zqcs_timer_count_ALIGN                    0
#define mc2_chn_ddr_auto_zqcs_timer_count_BITS                     26
#define mc2_chn_ddr_auto_zqcs_timer_count_SHIFT                    5
#define mc2_chn_ddr_auto_zqcs_timer_count_DEFAULT                  0x00000000


#define mc2_chn_ddr_auto_zqcs_reserved0_MASK                       0x0000001f
#define mc2_chn_ddr_auto_zqcs_reserved0_ALIGN                      0
#define mc2_chn_ddr_auto_zqcs_reserved0_BITS                       5
#define mc2_chn_ddr_auto_zqcs_reserved0_SHIFT                      0




#define mc2_chn_ddr_dfi_error_dfi_error_b_vld_MASK                 0x80000000
#define mc2_chn_ddr_dfi_error_dfi_error_b_vld_ALIGN                0
#define mc2_chn_ddr_dfi_error_dfi_error_b_vld_BITS                 1
#define mc2_chn_ddr_dfi_error_dfi_error_b_vld_SHIFT                31
#define mc2_chn_ddr_dfi_error_dfi_error_b_vld_DEFAULT              0x00000000


#define mc2_chn_ddr_dfi_error_dfi_error_b_clr_MASK                 0x40000000
#define mc2_chn_ddr_dfi_error_dfi_error_b_clr_ALIGN                0
#define mc2_chn_ddr_dfi_error_dfi_error_b_clr_BITS                 1
#define mc2_chn_ddr_dfi_error_dfi_error_b_clr_SHIFT                30
#define mc2_chn_ddr_dfi_error_dfi_error_b_clr_DEFAULT              0x00000000


#define mc2_chn_ddr_dfi_error_reserved0_MASK                       0x3f000000
#define mc2_chn_ddr_dfi_error_reserved0_ALIGN                      0
#define mc2_chn_ddr_dfi_error_reserved0_BITS                       6
#define mc2_chn_ddr_dfi_error_reserved0_SHIFT                      24


#define mc2_chn_ddr_dfi_error_dfi_error_b_info_MASK                0x00ff0000
#define mc2_chn_ddr_dfi_error_dfi_error_b_info_ALIGN               0
#define mc2_chn_ddr_dfi_error_dfi_error_b_info_BITS                8
#define mc2_chn_ddr_dfi_error_dfi_error_b_info_SHIFT               16
#define mc2_chn_ddr_dfi_error_dfi_error_b_info_DEFAULT             0x00000000


#define mc2_chn_ddr_dfi_error_dfi_error_a_vld_MASK                 0x00008000
#define mc2_chn_ddr_dfi_error_dfi_error_a_vld_ALIGN                0
#define mc2_chn_ddr_dfi_error_dfi_error_a_vld_BITS                 1
#define mc2_chn_ddr_dfi_error_dfi_error_a_vld_SHIFT                15
#define mc2_chn_ddr_dfi_error_dfi_error_a_vld_DEFAULT              0x00000000


#define mc2_chn_ddr_dfi_error_dfi_error_a_clr_MASK                 0x00004000
#define mc2_chn_ddr_dfi_error_dfi_error_a_clr_ALIGN                0
#define mc2_chn_ddr_dfi_error_dfi_error_a_clr_BITS                 1
#define mc2_chn_ddr_dfi_error_dfi_error_a_clr_SHIFT                14
#define mc2_chn_ddr_dfi_error_dfi_error_a_clr_DEFAULT              0x00000000


#define mc2_chn_ddr_dfi_error_reserved1_MASK                       0x00003f00
#define mc2_chn_ddr_dfi_error_reserved1_ALIGN                      0
#define mc2_chn_ddr_dfi_error_reserved1_BITS                       6
#define mc2_chn_ddr_dfi_error_reserved1_SHIFT                      8


#define mc2_chn_ddr_dfi_error_dfi_error_a_info_MASK                0x000000ff
#define mc2_chn_ddr_dfi_error_dfi_error_a_info_ALIGN               0
#define mc2_chn_ddr_dfi_error_dfi_error_a_info_BITS                8
#define mc2_chn_ddr_dfi_error_dfi_error_a_info_SHIFT               0
#define mc2_chn_ddr_dfi_error_dfi_error_a_info_DEFAULT             0x00000000




#define mc2_chn_sram_acc_acc_eack_MASK                             0x80000000
#define mc2_chn_sram_acc_acc_eack_ALIGN                            0
#define mc2_chn_sram_acc_acc_eack_BITS                             1
#define mc2_chn_sram_acc_acc_eack_SHIFT                            31
#define mc2_chn_sram_acc_acc_eack_DEFAULT                          0x00000000


#define mc2_chn_sram_acc_reserved0_MASK                            0x7fffff00
#define mc2_chn_sram_acc_reserved0_ALIGN                           0
#define mc2_chn_sram_acc_reserved0_BITS                            23
#define mc2_chn_sram_acc_reserved0_SHIFT                           8


#define mc2_chn_sram_acc_acc_sw_MASK                               0x00000080
#define mc2_chn_sram_acc_acc_sw_ALIGN                              0
#define mc2_chn_sram_acc_acc_sw_BITS                               1
#define mc2_chn_sram_acc_acc_sw_SHIFT                              7
#define mc2_chn_sram_acc_acc_sw_DEFAULT                            0x00000001


#define mc2_chn_sram_acc_acc_sr_MASK                               0x00000040
#define mc2_chn_sram_acc_acc_sr_ALIGN                              0
#define mc2_chn_sram_acc_acc_sr_BITS                               1
#define mc2_chn_sram_acc_acc_sr_SHIFT                              6
#define mc2_chn_sram_acc_acc_sr_DEFAULT                            0x00000001


#define mc2_chn_sram_acc_acc_nsw_MASK                              0x00000020
#define mc2_chn_sram_acc_acc_nsw_ALIGN                             0
#define mc2_chn_sram_acc_acc_nsw_BITS                              1
#define mc2_chn_sram_acc_acc_nsw_SHIFT                             5
#define mc2_chn_sram_acc_acc_nsw_DEFAULT                           0x00000001


#define mc2_chn_sram_acc_acc_nsr_MASK                              0x00000010
#define mc2_chn_sram_acc_acc_nsr_ALIGN                             0
#define mc2_chn_sram_acc_acc_nsr_BITS                              1
#define mc2_chn_sram_acc_acc_nsr_SHIFT                             4
#define mc2_chn_sram_acc_acc_nsr_DEFAULT                           0x00000001


#define mc2_chn_sram_acc_perm_sw_MASK                              0x00000008
#define mc2_chn_sram_acc_perm_sw_ALIGN                             0
#define mc2_chn_sram_acc_perm_sw_BITS                              1
#define mc2_chn_sram_acc_perm_sw_SHIFT                             3
#define mc2_chn_sram_acc_perm_sw_DEFAULT                           0x00000001


#define mc2_chn_sram_acc_perm_sr_MASK                              0x00000004
#define mc2_chn_sram_acc_perm_sr_ALIGN                             0
#define mc2_chn_sram_acc_perm_sr_BITS                              1
#define mc2_chn_sram_acc_perm_sr_SHIFT                             2
#define mc2_chn_sram_acc_perm_sr_DEFAULT                           0x00000001


#define mc2_chn_sram_acc_perm_nsw_MASK                             0x00000002
#define mc2_chn_sram_acc_perm_nsw_ALIGN                            0
#define mc2_chn_sram_acc_perm_nsw_BITS                             1
#define mc2_chn_sram_acc_perm_nsw_SHIFT                            1
#define mc2_chn_sram_acc_perm_nsw_DEFAULT                          0x00000001


#define mc2_chn_sram_acc_perm_nsr_MASK                             0x00000001
#define mc2_chn_sram_acc_perm_nsr_ALIGN                            0
#define mc2_chn_sram_acc_perm_nsr_BITS                             1
#define mc2_chn_sram_acc_perm_nsr_SHIFT                            0
#define mc2_chn_sram_acc_perm_nsr_DEFAULT                          0x00000001




#define mc2_chn_sram_ver_reserved0_MASK                            0xffffff00
#define mc2_chn_sram_ver_reserved0_ALIGN                           0
#define mc2_chn_sram_ver_reserved0_BITS                            24
#define mc2_chn_sram_ver_reserved0_SHIFT                           8


#define mc2_chn_sram_ver_version_MASK                              0x000000ff
#define mc2_chn_sram_ver_version_ALIGN                             0
#define mc2_chn_sram_ver_version_BITS                              8
#define mc2_chn_sram_ver_version_SHIFT                             0
#define mc2_chn_sram_ver_version_DEFAULT                           0x00000000




#define mc2_chn_sram_ind_ctrl_go_MASK                              0x80000000
#define mc2_chn_sram_ind_ctrl_go_ALIGN                             0
#define mc2_chn_sram_ind_ctrl_go_BITS                              1
#define mc2_chn_sram_ind_ctrl_go_SHIFT                             31
#define mc2_chn_sram_ind_ctrl_go_DEFAULT                           0x00000000


#define mc2_chn_sram_ind_ctrl_reserved0_MASK                       0x40000000
#define mc2_chn_sram_ind_ctrl_reserved0_ALIGN                      0
#define mc2_chn_sram_ind_ctrl_reserved0_BITS                       1
#define mc2_chn_sram_ind_ctrl_reserved0_SHIFT                      30


#define mc2_chn_sram_ind_ctrl_auto_incr_MASK                       0x20000000
#define mc2_chn_sram_ind_ctrl_auto_incr_ALIGN                      0
#define mc2_chn_sram_ind_ctrl_auto_incr_BITS                       1
#define mc2_chn_sram_ind_ctrl_auto_incr_SHIFT                      29
#define mc2_chn_sram_ind_ctrl_auto_incr_DEFAULT                    0x00000000


#define mc2_chn_sram_ind_ctrl_cmd_MASK                             0x10000000
#define mc2_chn_sram_ind_ctrl_cmd_ALIGN                            0
#define mc2_chn_sram_ind_ctrl_cmd_BITS                             1
#define mc2_chn_sram_ind_ctrl_cmd_SHIFT                            28
#define mc2_chn_sram_ind_ctrl_cmd_DEFAULT                          0x00000000


#define mc2_chn_sram_ind_ctrl_reserved1_MASK                       0x0fff0000
#define mc2_chn_sram_ind_ctrl_reserved1_ALIGN                      0
#define mc2_chn_sram_ind_ctrl_reserved1_BITS                       12
#define mc2_chn_sram_ind_ctrl_reserved1_SHIFT                      16


#define mc2_chn_sram_ind_ctrl_addr_MASK                            0x0000ffff
#define mc2_chn_sram_ind_ctrl_addr_ALIGN                           0
#define mc2_chn_sram_ind_ctrl_addr_BITS                            16
#define mc2_chn_sram_ind_ctrl_addr_SHIFT                           0
#define mc2_chn_sram_ind_ctrl_addr_DEFAULT                         0x00000000




#define mc2_chn_sram_init_reserved0_MASK                           0xfffffffc
#define mc2_chn_sram_init_reserved0_ALIGN                          0
#define mc2_chn_sram_init_reserved0_BITS                           30
#define mc2_chn_sram_init_reserved0_SHIFT                          2


#define mc2_chn_sram_init_init_done_MASK                           0x00000002
#define mc2_chn_sram_init_init_done_ALIGN                          0
#define mc2_chn_sram_init_init_done_BITS                           1
#define mc2_chn_sram_init_init_done_SHIFT                          1
#define mc2_chn_sram_init_init_done_DEFAULT                        0x00000000


#define mc2_chn_sram_init_init_start_MASK                          0x00000001
#define mc2_chn_sram_init_init_start_ALIGN                         0
#define mc2_chn_sram_init_init_start_BITS                          1
#define mc2_chn_sram_init_init_start_SHIFT                         0
#define mc2_chn_sram_init_init_start_DEFAULT                       0x00000000



#define mc2_chn_sram_ind_datai_ARRAY_BASE                          0x00000a10
#define mc2_chn_sram_ind_datai_ARRAY_START                         0
#define mc2_chn_sram_ind_datai_ARRAY_END                           3
#define mc2_chn_sram_ind_datai_ARRAY_ELEMENT_SIZE                  32




#define mc2_chn_sram_ind_datai_data_MASK                           0xffffffff
#define mc2_chn_sram_ind_datai_data_ALIGN                          0
#define mc2_chn_sram_ind_datai_data_BITS                           32
#define mc2_chn_sram_ind_datai_data_SHIFT                          0
#define mc2_chn_sram_ind_datai_data_DEFAULT                        0x00000000





#define mc2_chn_sram_ind_data0_data_MASK                           0xffffffff
#define mc2_chn_sram_ind_data0_data_ALIGN                          0
#define mc2_chn_sram_ind_data0_data_BITS                           32
#define mc2_chn_sram_ind_data0_data_SHIFT                          0
#define mc2_chn_sram_ind_data0_data_DEFAULT                        0x00000000




#define mc2_chn_sram_ind_data1_data_MASK                           0xffffffff
#define mc2_chn_sram_ind_data1_data_ALIGN                          0
#define mc2_chn_sram_ind_data1_data_BITS                           32
#define mc2_chn_sram_ind_data1_data_SHIFT                          0
#define mc2_chn_sram_ind_data1_data_DEFAULT                        0x00000000




#define mc2_chn_sram_ind_data2_data_MASK                           0xffffffff
#define mc2_chn_sram_ind_data2_data_ALIGN                          0
#define mc2_chn_sram_ind_data2_data_BITS                           32
#define mc2_chn_sram_ind_data2_data_SHIFT                          0
#define mc2_chn_sram_ind_data2_data_DEFAULT                        0x00000000




#define mc2_chn_sram_ind_data3_data_MASK                           0xffffffff
#define mc2_chn_sram_ind_data3_data_ALIGN                          0
#define mc2_chn_sram_ind_data3_data_BITS                           32
#define mc2_chn_sram_ind_data3_data_SHIFT                          0
#define mc2_chn_sram_ind_data3_data_DEFAULT                        0x00000000




#define mc2_chn_sram_wr_cmd_cnt_reserved0_MASK                     0xfff00000
#define mc2_chn_sram_wr_cmd_cnt_reserved0_ALIGN                    0
#define mc2_chn_sram_wr_cmd_cnt_reserved0_BITS                     12
#define mc2_chn_sram_wr_cmd_cnt_reserved0_SHIFT                    20


#define mc2_chn_sram_wr_cmd_cnt_count_MASK                         0x000fffff
#define mc2_chn_sram_wr_cmd_cnt_count_ALIGN                        0
#define mc2_chn_sram_wr_cmd_cnt_count_BITS                         20
#define mc2_chn_sram_wr_cmd_cnt_count_SHIFT                        0
#define mc2_chn_sram_wr_cmd_cnt_count_DEFAULT                      0x00000000




#define mc2_chn_sram_rd_cmd_cnt_reserved0_MASK                     0xfff00000
#define mc2_chn_sram_rd_cmd_cnt_reserved0_ALIGN                    0
#define mc2_chn_sram_rd_cmd_cnt_reserved0_BITS                     12
#define mc2_chn_sram_rd_cmd_cnt_reserved0_SHIFT                    20


#define mc2_chn_sram_rd_cmd_cnt_count_MASK                         0x000fffff
#define mc2_chn_sram_rd_cmd_cnt_count_ALIGN                        0
#define mc2_chn_sram_rd_cmd_cnt_count_BITS                         20
#define mc2_chn_sram_rd_cmd_cnt_count_SHIFT                        0
#define mc2_chn_sram_rd_cmd_cnt_count_DEFAULT                      0x00000000




#define mc2_chn_sram_cap_0_cnt_reserved0_MASK                      0xfff00000
#define mc2_chn_sram_cap_0_cnt_reserved0_ALIGN                     0
#define mc2_chn_sram_cap_0_cnt_reserved0_BITS                      12
#define mc2_chn_sram_cap_0_cnt_reserved0_SHIFT                     20


#define mc2_chn_sram_cap_0_cnt_count_MASK                          0x000fffff
#define mc2_chn_sram_cap_0_cnt_count_ALIGN                         0
#define mc2_chn_sram_cap_0_cnt_count_BITS                          20
#define mc2_chn_sram_cap_0_cnt_count_SHIFT                         0
#define mc2_chn_sram_cap_0_cnt_count_DEFAULT                       0x00000000




#define mc2_chn_sram_cap_1_cnt_reserved0_MASK                      0xfff00000
#define mc2_chn_sram_cap_1_cnt_reserved0_ALIGN                     0
#define mc2_chn_sram_cap_1_cnt_reserved0_BITS                      12
#define mc2_chn_sram_cap_1_cnt_reserved0_SHIFT                     20


#define mc2_chn_sram_cap_1_cnt_count_MASK                          0x000fffff
#define mc2_chn_sram_cap_1_cnt_count_ALIGN                         0
#define mc2_chn_sram_cap_1_cnt_count_BITS                          20
#define mc2_chn_sram_cap_1_cnt_count_SHIFT                         0
#define mc2_chn_sram_cap_1_cnt_count_DEFAULT                       0x00000000




#define mc2_sta_acc_acc_eack_MASK                                  0x80000000
#define mc2_sta_acc_acc_eack_ALIGN                                 0
#define mc2_sta_acc_acc_eack_BITS                                  1
#define mc2_sta_acc_acc_eack_SHIFT                                 31
#define mc2_sta_acc_acc_eack_DEFAULT                               0x00000000


#define mc2_sta_acc_reserved0_MASK                                 0x7fffff00
#define mc2_sta_acc_reserved0_ALIGN                                0
#define mc2_sta_acc_reserved0_BITS                                 23
#define mc2_sta_acc_reserved0_SHIFT                                8


#define mc2_sta_acc_acc_sw_MASK                                    0x00000080
#define mc2_sta_acc_acc_sw_ALIGN                                   0
#define mc2_sta_acc_acc_sw_BITS                                    1
#define mc2_sta_acc_acc_sw_SHIFT                                   7
#define mc2_sta_acc_acc_sw_DEFAULT                                 0x00000001


#define mc2_sta_acc_acc_sr_MASK                                    0x00000040
#define mc2_sta_acc_acc_sr_ALIGN                                   0
#define mc2_sta_acc_acc_sr_BITS                                    1
#define mc2_sta_acc_acc_sr_SHIFT                                   6
#define mc2_sta_acc_acc_sr_DEFAULT                                 0x00000001


#define mc2_sta_acc_acc_nsw_MASK                                   0x00000020
#define mc2_sta_acc_acc_nsw_ALIGN                                  0
#define mc2_sta_acc_acc_nsw_BITS                                   1
#define mc2_sta_acc_acc_nsw_SHIFT                                  5
#define mc2_sta_acc_acc_nsw_DEFAULT                                0x00000001


#define mc2_sta_acc_acc_nsr_MASK                                   0x00000010
#define mc2_sta_acc_acc_nsr_ALIGN                                  0
#define mc2_sta_acc_acc_nsr_BITS                                   1
#define mc2_sta_acc_acc_nsr_SHIFT                                  4
#define mc2_sta_acc_acc_nsr_DEFAULT                                0x00000001


#define mc2_sta_acc_perm_sw_MASK                                   0x00000008
#define mc2_sta_acc_perm_sw_ALIGN                                  0
#define mc2_sta_acc_perm_sw_BITS                                   1
#define mc2_sta_acc_perm_sw_SHIFT                                  3
#define mc2_sta_acc_perm_sw_DEFAULT                                0x00000001


#define mc2_sta_acc_perm_sr_MASK                                   0x00000004
#define mc2_sta_acc_perm_sr_ALIGN                                  0
#define mc2_sta_acc_perm_sr_BITS                                   1
#define mc2_sta_acc_perm_sr_SHIFT                                  2
#define mc2_sta_acc_perm_sr_DEFAULT                                0x00000001


#define mc2_sta_acc_perm_nsw_MASK                                  0x00000002
#define mc2_sta_acc_perm_nsw_ALIGN                                 0
#define mc2_sta_acc_perm_nsw_BITS                                  1
#define mc2_sta_acc_perm_nsw_SHIFT                                 1
#define mc2_sta_acc_perm_nsw_DEFAULT                               0x00000001


#define mc2_sta_acc_perm_nsr_MASK                                  0x00000001
#define mc2_sta_acc_perm_nsr_ALIGN                                 0
#define mc2_sta_acc_perm_nsr_BITS                                  1
#define mc2_sta_acc_perm_nsr_SHIFT                                 0
#define mc2_sta_acc_perm_nsr_DEFAULT                               0x00000001




#define mc2_sta_ver_reserved0_MASK                                 0xffffff00
#define mc2_sta_ver_reserved0_ALIGN                                0
#define mc2_sta_ver_reserved0_BITS                                 24
#define mc2_sta_ver_reserved0_SHIFT                                8


#define mc2_sta_ver_version_MASK                                   0x000000ff
#define mc2_sta_ver_version_ALIGN                                  0
#define mc2_sta_ver_version_BITS                                   8
#define mc2_sta_ver_version_SHIFT                                  0
#define mc2_sta_ver_version_DEFAULT                                0x00000000




#define mc2_sta_ctrl_counter_en_MASK                               0x80000000
#define mc2_sta_ctrl_counter_en_ALIGN                              0
#define mc2_sta_ctrl_counter_en_BITS                               1
#define mc2_sta_ctrl_counter_en_SHIFT                              31
#define mc2_sta_ctrl_counter_en_DEFAULT                            0x00000000


#define mc2_sta_ctrl_reserved0_MASK                                0x7fffff00
#define mc2_sta_ctrl_reserved0_ALIGN                               0
#define mc2_sta_ctrl_reserved0_BITS                                23
#define mc2_sta_ctrl_reserved0_SHIFT                               8


#define mc2_sta_ctrl_tstmp_gran_sel_MASK                           0x000000f0
#define mc2_sta_ctrl_tstmp_gran_sel_ALIGN                          0
#define mc2_sta_ctrl_tstmp_gran_sel_BITS                           4
#define mc2_sta_ctrl_tstmp_gran_sel_SHIFT                          4
#define mc2_sta_ctrl_tstmp_gran_sel_DEFAULT                        0x00000000


#define mc2_sta_ctrl_reserved1_MASK                                0x00000008
#define mc2_sta_ctrl_reserved1_ALIGN                               0
#define mc2_sta_ctrl_reserved1_BITS                                1
#define mc2_sta_ctrl_reserved1_SHIFT                               3


#define mc2_sta_ctrl_timer_stop_MASK                               0x00000004
#define mc2_sta_ctrl_timer_stop_ALIGN                              0
#define mc2_sta_ctrl_timer_stop_BITS                               1
#define mc2_sta_ctrl_timer_stop_SHIFT                              2
#define mc2_sta_ctrl_timer_stop_DEFAULT                            0x00000000


#define mc2_sta_ctrl_timer_start_MASK                              0x00000002
#define mc2_sta_ctrl_timer_start_ALIGN                             0
#define mc2_sta_ctrl_timer_start_BITS                              1
#define mc2_sta_ctrl_timer_start_SHIFT                             1
#define mc2_sta_ctrl_timer_start_DEFAULT                           0x00000000


#define mc2_sta_ctrl_snap_MASK                                     0x00000001
#define mc2_sta_ctrl_snap_ALIGN                                    0
#define mc2_sta_ctrl_snap_BITS                                     1
#define mc2_sta_ctrl_snap_SHIFT                                    0
#define mc2_sta_ctrl_snap_DEFAULT                                  0x00000000




#define mc2_sta_timer_cfg_mode_MASK                                0x80000000
#define mc2_sta_timer_cfg_mode_ALIGN                               0
#define mc2_sta_timer_cfg_mode_BITS                                1
#define mc2_sta_timer_cfg_mode_SHIFT                               31
#define mc2_sta_timer_cfg_mode_DEFAULT                             0x00000000


#define mc2_sta_timer_cfg_reserved0_MASK                           0x40000000
#define mc2_sta_timer_cfg_reserved0_ALIGN                          0
#define mc2_sta_timer_cfg_reserved0_BITS                           1
#define mc2_sta_timer_cfg_reserved0_SHIFT                          30


#define mc2_sta_timer_cfg_init_count_MASK                          0x3fffffff
#define mc2_sta_timer_cfg_init_count_ALIGN                         0
#define mc2_sta_timer_cfg_init_count_BITS                          30
#define mc2_sta_timer_cfg_init_count_SHIFT                         0
#define mc2_sta_timer_cfg_init_count_DEFAULT                       0x00000000




#define mc2_sta_timer_count_wrapped_MASK                           0x80000000
#define mc2_sta_timer_count_wrapped_ALIGN                          0
#define mc2_sta_timer_count_wrapped_BITS                           1
#define mc2_sta_timer_count_wrapped_SHIFT                          31


#define mc2_sta_timer_count_reserved0_MASK                         0x40000000
#define mc2_sta_timer_count_reserved0_ALIGN                        0
#define mc2_sta_timer_count_reserved0_BITS                         1
#define mc2_sta_timer_count_reserved0_SHIFT                        30


#define mc2_sta_timer_count_count_MASK                             0x3fffffff
#define mc2_sta_timer_count_count_ALIGN                            0
#define mc2_sta_timer_count_count_BITS                             30
#define mc2_sta_timer_count_count_SHIFT                            0
#define mc2_sta_timer_count_count_DEFAULT                          0x00000000




#define mc2_sta_vq_filter_vq_match_MASK                            0xffffffff
#define mc2_sta_vq_filter_vq_match_ALIGN                           0
#define mc2_sta_vq_filter_vq_match_BITS                            32
#define mc2_sta_vq_filter_vq_match_SHIFT                           0
#define mc2_sta_vq_filter_vq_match_DEFAULT                         0x00000000




#define mc2_sta_vq_count_reserved0_MASK                            0xc0000000
#define mc2_sta_vq_count_reserved0_ALIGN                           0
#define mc2_sta_vq_count_reserved0_BITS                            2
#define mc2_sta_vq_count_reserved0_SHIFT                           30


#define mc2_sta_vq_count_count_MASK                                0x3fffffff
#define mc2_sta_vq_count_count_ALIGN                               0
#define mc2_sta_vq_count_count_BITS                                30
#define mc2_sta_vq_count_count_SHIFT                               0
#define mc2_sta_vq_count_count_DEFAULT                             0x00000000




#define mc2_sta_green_gnt_reserved0_MASK                           0xc0000000
#define mc2_sta_green_gnt_reserved0_ALIGN                          0
#define mc2_sta_green_gnt_reserved0_BITS                           2
#define mc2_sta_green_gnt_reserved0_SHIFT                          30


#define mc2_sta_green_gnt_count_MASK                               0x3fffffff
#define mc2_sta_green_gnt_count_ALIGN                              0
#define mc2_sta_green_gnt_count_BITS                               30
#define mc2_sta_green_gnt_count_SHIFT                              0
#define mc2_sta_green_gnt_count_DEFAULT                            0x00000000




#define mc2_sta_yellow_gnt_reserved0_MASK                          0xc0000000
#define mc2_sta_yellow_gnt_reserved0_ALIGN                         0
#define mc2_sta_yellow_gnt_reserved0_BITS                          2
#define mc2_sta_yellow_gnt_reserved0_SHIFT                         30


#define mc2_sta_yellow_gnt_count_MASK                              0x3fffffff
#define mc2_sta_yellow_gnt_count_ALIGN                             0
#define mc2_sta_yellow_gnt_count_BITS                              30
#define mc2_sta_yellow_gnt_count_SHIFT                             0
#define mc2_sta_yellow_gnt_count_DEFAULT                           0x00000000




#define mc2_sta_red_block_reserved0_MASK                           0xc0000000
#define mc2_sta_red_block_reserved0_ALIGN                          0
#define mc2_sta_red_block_reserved0_BITS                           2
#define mc2_sta_red_block_reserved0_SHIFT                          30


#define mc2_sta_red_block_count_MASK                               0x3fffffff
#define mc2_sta_red_block_count_ALIGN                              0
#define mc2_sta_red_block_count_BITS                               30
#define mc2_sta_red_block_count_SHIFT                              0
#define mc2_sta_red_block_count_DEFAULT                            0x00000000




#define mc2_sta_reuse_gnt_reserved0_MASK                           0xc0000000
#define mc2_sta_reuse_gnt_reserved0_ALIGN                          0
#define mc2_sta_reuse_gnt_reserved0_BITS                           2
#define mc2_sta_reuse_gnt_reserved0_SHIFT                          30


#define mc2_sta_reuse_gnt_count_MASK                               0x3fffffff
#define mc2_sta_reuse_gnt_count_ALIGN                              0
#define mc2_sta_reuse_gnt_count_BITS                               30
#define mc2_sta_reuse_gnt_count_SHIFT                              0
#define mc2_sta_reuse_gnt_count_DEFAULT                            0x00000000




#define mc2_sta_total_packet_reserved0_MASK                        0xc0000000
#define mc2_sta_total_packet_reserved0_ALIGN                       0
#define mc2_sta_total_packet_reserved0_BITS                        2
#define mc2_sta_total_packet_reserved0_SHIFT                       30


#define mc2_sta_total_packet_count_MASK                            0x3fffffff
#define mc2_sta_total_packet_count_ALIGN                           0
#define mc2_sta_total_packet_count_BITS                            30
#define mc2_sta_total_packet_count_SHIFT                           0
#define mc2_sta_total_packet_count_DEFAULT                         0x00000000




#define mc2_sta_total_bytes_reserved0_MASK                         0xc0000000
#define mc2_sta_total_bytes_reserved0_ALIGN                        0
#define mc2_sta_total_bytes_reserved0_BITS                         2
#define mc2_sta_total_bytes_reserved0_SHIFT                        30


#define mc2_sta_total_bytes_count_MASK                             0x3fffffff
#define mc2_sta_total_bytes_count_ALIGN                            0
#define mc2_sta_total_bytes_count_BITS                             30
#define mc2_sta_total_bytes_count_SHIFT                            0
#define mc2_sta_total_bytes_count_DEFAULT                          0x00000000




#define mc2_sta_total_read_packet_reserved0_MASK                   0xc0000000
#define mc2_sta_total_read_packet_reserved0_ALIGN                  0
#define mc2_sta_total_read_packet_reserved0_BITS                   2
#define mc2_sta_total_read_packet_reserved0_SHIFT                  30


#define mc2_sta_total_read_packet_count_MASK                       0x3fffffff
#define mc2_sta_total_read_packet_count_ALIGN                      0
#define mc2_sta_total_read_packet_count_BITS                       30
#define mc2_sta_total_read_packet_count_SHIFT                      0
#define mc2_sta_total_read_packet_count_DEFAULT                    0x00000000




#define mc2_sta_total_read_bytes_reserved0_MASK                    0xc0000000
#define mc2_sta_total_read_bytes_reserved0_ALIGN                   0
#define mc2_sta_total_read_bytes_reserved0_BITS                    2
#define mc2_sta_total_read_bytes_reserved0_SHIFT                   30


#define mc2_sta_total_read_bytes_count_MASK                        0x3fffffff
#define mc2_sta_total_read_bytes_count_ALIGN                       0
#define mc2_sta_total_read_bytes_count_BITS                        30
#define mc2_sta_total_read_bytes_count_SHIFT                       0
#define mc2_sta_total_read_bytes_count_DEFAULT                     0x00000000




#define mc2_sta_total_latency_reserved0_MASK                       0xc0000000
#define mc2_sta_total_latency_reserved0_ALIGN                      0
#define mc2_sta_total_latency_reserved0_BITS                       2
#define mc2_sta_total_latency_reserved0_SHIFT                      30


#define mc2_sta_total_latency_count_MASK                           0x3fffffff
#define mc2_sta_total_latency_count_ALIGN                          0
#define mc2_sta_total_latency_count_BITS                           30
#define mc2_sta_total_latency_count_SHIFT                          0
#define mc2_sta_total_latency_count_DEFAULT                        0x00000000




#define mc2_sta_max_latency_reserved0_MASK                         0xc0000000
#define mc2_sta_max_latency_reserved0_ALIGN                        0
#define mc2_sta_max_latency_reserved0_BITS                         2
#define mc2_sta_max_latency_reserved0_SHIFT                        30


#define mc2_sta_max_latency_count_MASK                             0x3fffffff
#define mc2_sta_max_latency_count_ALIGN                            0
#define mc2_sta_max_latency_count_BITS                             30
#define mc2_sta_max_latency_count_SHIFT                            0
#define mc2_sta_max_latency_count_DEFAULT                          0x00000000




#define mc2_sta_filter_cfg_0_fltr_hit_op_MASK                      0x80000000
#define mc2_sta_filter_cfg_0_fltr_hit_op_ALIGN                     0
#define mc2_sta_filter_cfg_0_fltr_hit_op_BITS                      1
#define mc2_sta_filter_cfg_0_fltr_hit_op_SHIFT                     31
#define mc2_sta_filter_cfg_0_fltr_hit_op_DEFAULT                   0x00000000


#define mc2_sta_filter_cfg_0_reserved0_MASK                        0x7fffff00
#define mc2_sta_filter_cfg_0_reserved0_ALIGN                       0
#define mc2_sta_filter_cfg_0_reserved0_BITS                        23
#define mc2_sta_filter_cfg_0_reserved0_SHIFT                       8


#define mc2_sta_filter_cfg_0_srcid_fltr_hit_MASK                   0x000000f0
#define mc2_sta_filter_cfg_0_srcid_fltr_hit_ALIGN                  0
#define mc2_sta_filter_cfg_0_srcid_fltr_hit_BITS                   4
#define mc2_sta_filter_cfg_0_srcid_fltr_hit_SHIFT                  4
#define mc2_sta_filter_cfg_0_srcid_fltr_hit_DEFAULT                0x00000000


#define mc2_sta_filter_cfg_0_addr_fltr_hit_MASK                    0x0000000f
#define mc2_sta_filter_cfg_0_addr_fltr_hit_ALIGN                   0
#define mc2_sta_filter_cfg_0_addr_fltr_hit_BITS                    4
#define mc2_sta_filter_cfg_0_addr_fltr_hit_SHIFT                   0
#define mc2_sta_filter_cfg_0_addr_fltr_hit_DEFAULT                 0x00000000




#define mc2_sta_prog0_packet_reserved0_MASK                        0xc0000000
#define mc2_sta_prog0_packet_reserved0_ALIGN                       0
#define mc2_sta_prog0_packet_reserved0_BITS                        2
#define mc2_sta_prog0_packet_reserved0_SHIFT                       30


#define mc2_sta_prog0_packet_count_MASK                            0x3fffffff
#define mc2_sta_prog0_packet_count_ALIGN                           0
#define mc2_sta_prog0_packet_count_BITS                            30
#define mc2_sta_prog0_packet_count_SHIFT                           0
#define mc2_sta_prog0_packet_count_DEFAULT                         0x00000000




#define mc2_sta_prog0_bytes_reserved0_MASK                         0xc0000000
#define mc2_sta_prog0_bytes_reserved0_ALIGN                        0
#define mc2_sta_prog0_bytes_reserved0_BITS                         2
#define mc2_sta_prog0_bytes_reserved0_SHIFT                        30


#define mc2_sta_prog0_bytes_count_MASK                             0x3fffffff
#define mc2_sta_prog0_bytes_count_ALIGN                            0
#define mc2_sta_prog0_bytes_count_BITS                             30
#define mc2_sta_prog0_bytes_count_SHIFT                            0
#define mc2_sta_prog0_bytes_count_DEFAULT                          0x00000000




#define mc2_sta_prog0_read_packet_reserved0_MASK                   0xc0000000
#define mc2_sta_prog0_read_packet_reserved0_ALIGN                  0
#define mc2_sta_prog0_read_packet_reserved0_BITS                   2
#define mc2_sta_prog0_read_packet_reserved0_SHIFT                  30


#define mc2_sta_prog0_read_packet_count_MASK                       0x3fffffff
#define mc2_sta_prog0_read_packet_count_ALIGN                      0
#define mc2_sta_prog0_read_packet_count_BITS                       30
#define mc2_sta_prog0_read_packet_count_SHIFT                      0
#define mc2_sta_prog0_read_packet_count_DEFAULT                    0x00000000




#define mc2_sta_prog0_read_bytes_reserved0_MASK                    0xc0000000
#define mc2_sta_prog0_read_bytes_reserved0_ALIGN                   0
#define mc2_sta_prog0_read_bytes_reserved0_BITS                    2
#define mc2_sta_prog0_read_bytes_reserved0_SHIFT                   30


#define mc2_sta_prog0_read_bytes_count_MASK                        0x3fffffff
#define mc2_sta_prog0_read_bytes_count_ALIGN                       0
#define mc2_sta_prog0_read_bytes_count_BITS                        30
#define mc2_sta_prog0_read_bytes_count_SHIFT                       0
#define mc2_sta_prog0_read_bytes_count_DEFAULT                     0x00000000




#define mc2_sta_prog0_latency_reserved0_MASK                       0xc0000000
#define mc2_sta_prog0_latency_reserved0_ALIGN                      0
#define mc2_sta_prog0_latency_reserved0_BITS                       2
#define mc2_sta_prog0_latency_reserved0_SHIFT                      30


#define mc2_sta_prog0_latency_count_MASK                           0x3fffffff
#define mc2_sta_prog0_latency_count_ALIGN                          0
#define mc2_sta_prog0_latency_count_BITS                           30
#define mc2_sta_prog0_latency_count_SHIFT                          0
#define mc2_sta_prog0_latency_count_DEFAULT                        0x00000000




#define mc2_sta_prog0_max_latency_reserved0_MASK                   0xc0000000
#define mc2_sta_prog0_max_latency_reserved0_ALIGN                  0
#define mc2_sta_prog0_max_latency_reserved0_BITS                   2
#define mc2_sta_prog0_max_latency_reserved0_SHIFT                  30


#define mc2_sta_prog0_max_latency_count_MASK                       0x3fffffff
#define mc2_sta_prog0_max_latency_count_ALIGN                      0
#define mc2_sta_prog0_max_latency_count_BITS                       30
#define mc2_sta_prog0_max_latency_count_SHIFT                      0
#define mc2_sta_prog0_max_latency_count_DEFAULT                    0x00000000




#define mc2_sta_filter_cfg_1_fltr_hit_op_MASK                      0x80000000
#define mc2_sta_filter_cfg_1_fltr_hit_op_ALIGN                     0
#define mc2_sta_filter_cfg_1_fltr_hit_op_BITS                      1
#define mc2_sta_filter_cfg_1_fltr_hit_op_SHIFT                     31
#define mc2_sta_filter_cfg_1_fltr_hit_op_DEFAULT                   0x00000000


#define mc2_sta_filter_cfg_1_reserved0_MASK                        0x7fffff00
#define mc2_sta_filter_cfg_1_reserved0_ALIGN                       0
#define mc2_sta_filter_cfg_1_reserved0_BITS                        23
#define mc2_sta_filter_cfg_1_reserved0_SHIFT                       8


#define mc2_sta_filter_cfg_1_srcid_fltr_hit_MASK                   0x000000f0
#define mc2_sta_filter_cfg_1_srcid_fltr_hit_ALIGN                  0
#define mc2_sta_filter_cfg_1_srcid_fltr_hit_BITS                   4
#define mc2_sta_filter_cfg_1_srcid_fltr_hit_SHIFT                  4
#define mc2_sta_filter_cfg_1_srcid_fltr_hit_DEFAULT                0x00000000


#define mc2_sta_filter_cfg_1_addr_fltr_hit_MASK                    0x0000000f
#define mc2_sta_filter_cfg_1_addr_fltr_hit_ALIGN                   0
#define mc2_sta_filter_cfg_1_addr_fltr_hit_BITS                    4
#define mc2_sta_filter_cfg_1_addr_fltr_hit_SHIFT                   0
#define mc2_sta_filter_cfg_1_addr_fltr_hit_DEFAULT                 0x00000000




#define mc2_sta_prog1_packet_reserved0_MASK                        0xc0000000
#define mc2_sta_prog1_packet_reserved0_ALIGN                       0
#define mc2_sta_prog1_packet_reserved0_BITS                        2
#define mc2_sta_prog1_packet_reserved0_SHIFT                       30


#define mc2_sta_prog1_packet_count_MASK                            0x3fffffff
#define mc2_sta_prog1_packet_count_ALIGN                           0
#define mc2_sta_prog1_packet_count_BITS                            30
#define mc2_sta_prog1_packet_count_SHIFT                           0
#define mc2_sta_prog1_packet_count_DEFAULT                         0x00000000




#define mc2_sta_prog1_bytes_reserved0_MASK                         0xc0000000
#define mc2_sta_prog1_bytes_reserved0_ALIGN                        0
#define mc2_sta_prog1_bytes_reserved0_BITS                         2
#define mc2_sta_prog1_bytes_reserved0_SHIFT                        30


#define mc2_sta_prog1_bytes_count_MASK                             0x3fffffff
#define mc2_sta_prog1_bytes_count_ALIGN                            0
#define mc2_sta_prog1_bytes_count_BITS                             30
#define mc2_sta_prog1_bytes_count_SHIFT                            0
#define mc2_sta_prog1_bytes_count_DEFAULT                          0x00000000




#define mc2_sta_prog1_read_packet_reserved0_MASK                   0xc0000000
#define mc2_sta_prog1_read_packet_reserved0_ALIGN                  0
#define mc2_sta_prog1_read_packet_reserved0_BITS                   2
#define mc2_sta_prog1_read_packet_reserved0_SHIFT                  30


#define mc2_sta_prog1_read_packet_count_MASK                       0x3fffffff
#define mc2_sta_prog1_read_packet_count_ALIGN                      0
#define mc2_sta_prog1_read_packet_count_BITS                       30
#define mc2_sta_prog1_read_packet_count_SHIFT                      0
#define mc2_sta_prog1_read_packet_count_DEFAULT                    0x00000000




#define mc2_sta_prog1_read_bytes_reserved0_MASK                    0xc0000000
#define mc2_sta_prog1_read_bytes_reserved0_ALIGN                   0
#define mc2_sta_prog1_read_bytes_reserved0_BITS                    2
#define mc2_sta_prog1_read_bytes_reserved0_SHIFT                   30


#define mc2_sta_prog1_read_bytes_count_MASK                        0x3fffffff
#define mc2_sta_prog1_read_bytes_count_ALIGN                       0
#define mc2_sta_prog1_read_bytes_count_BITS                        30
#define mc2_sta_prog1_read_bytes_count_SHIFT                       0
#define mc2_sta_prog1_read_bytes_count_DEFAULT                     0x00000000




#define mc2_sta_prog1_latency_reserved0_MASK                       0xc0000000
#define mc2_sta_prog1_latency_reserved0_ALIGN                      0
#define mc2_sta_prog1_latency_reserved0_BITS                       2
#define mc2_sta_prog1_latency_reserved0_SHIFT                      30


#define mc2_sta_prog1_latency_count_MASK                           0x3fffffff
#define mc2_sta_prog1_latency_count_ALIGN                          0
#define mc2_sta_prog1_latency_count_BITS                           30
#define mc2_sta_prog1_latency_count_SHIFT                          0
#define mc2_sta_prog1_latency_count_DEFAULT                        0x00000000




#define mc2_sta_prog1_max_latency_reserved0_MASK                   0xc0000000
#define mc2_sta_prog1_max_latency_reserved0_ALIGN                  0
#define mc2_sta_prog1_max_latency_reserved0_BITS                   2
#define mc2_sta_prog1_max_latency_reserved0_SHIFT                  30


#define mc2_sta_prog1_max_latency_count_MASK                       0x3fffffff
#define mc2_sta_prog1_max_latency_count_ALIGN                      0
#define mc2_sta_prog1_max_latency_count_BITS                       30
#define mc2_sta_prog1_max_latency_count_SHIFT                      0
#define mc2_sta_prog1_max_latency_count_DEFAULT                    0x00000000




#define mc2_sta_filter_cfg_2_fltr_hit_op_MASK                      0x80000000
#define mc2_sta_filter_cfg_2_fltr_hit_op_ALIGN                     0
#define mc2_sta_filter_cfg_2_fltr_hit_op_BITS                      1
#define mc2_sta_filter_cfg_2_fltr_hit_op_SHIFT                     31
#define mc2_sta_filter_cfg_2_fltr_hit_op_DEFAULT                   0x00000000


#define mc2_sta_filter_cfg_2_reserved0_MASK                        0x7fffff00
#define mc2_sta_filter_cfg_2_reserved0_ALIGN                       0
#define mc2_sta_filter_cfg_2_reserved0_BITS                        23
#define mc2_sta_filter_cfg_2_reserved0_SHIFT                       8


#define mc2_sta_filter_cfg_2_srcid_fltr_hit_MASK                   0x000000f0
#define mc2_sta_filter_cfg_2_srcid_fltr_hit_ALIGN                  0
#define mc2_sta_filter_cfg_2_srcid_fltr_hit_BITS                   4
#define mc2_sta_filter_cfg_2_srcid_fltr_hit_SHIFT                  4
#define mc2_sta_filter_cfg_2_srcid_fltr_hit_DEFAULT                0x00000000


#define mc2_sta_filter_cfg_2_addr_fltr_hit_MASK                    0x0000000f
#define mc2_sta_filter_cfg_2_addr_fltr_hit_ALIGN                   0
#define mc2_sta_filter_cfg_2_addr_fltr_hit_BITS                    4
#define mc2_sta_filter_cfg_2_addr_fltr_hit_SHIFT                   0
#define mc2_sta_filter_cfg_2_addr_fltr_hit_DEFAULT                 0x00000000




#define mc2_sta_prog2_packet_reserved0_MASK                        0xc0000000
#define mc2_sta_prog2_packet_reserved0_ALIGN                       0
#define mc2_sta_prog2_packet_reserved0_BITS                        2
#define mc2_sta_prog2_packet_reserved0_SHIFT                       30


#define mc2_sta_prog2_packet_count_MASK                            0x3fffffff
#define mc2_sta_prog2_packet_count_ALIGN                           0
#define mc2_sta_prog2_packet_count_BITS                            30
#define mc2_sta_prog2_packet_count_SHIFT                           0
#define mc2_sta_prog2_packet_count_DEFAULT                         0x00000000




#define mc2_sta_prog2_bytes_reserved0_MASK                         0xc0000000
#define mc2_sta_prog2_bytes_reserved0_ALIGN                        0
#define mc2_sta_prog2_bytes_reserved0_BITS                         2
#define mc2_sta_prog2_bytes_reserved0_SHIFT                        30


#define mc2_sta_prog2_bytes_count_MASK                             0x3fffffff
#define mc2_sta_prog2_bytes_count_ALIGN                            0
#define mc2_sta_prog2_bytes_count_BITS                             30
#define mc2_sta_prog2_bytes_count_SHIFT                            0
#define mc2_sta_prog2_bytes_count_DEFAULT                          0x00000000




#define mc2_sta_prog2_read_packet_reserved0_MASK                   0xc0000000
#define mc2_sta_prog2_read_packet_reserved0_ALIGN                  0
#define mc2_sta_prog2_read_packet_reserved0_BITS                   2
#define mc2_sta_prog2_read_packet_reserved0_SHIFT                  30


#define mc2_sta_prog2_read_packet_count_MASK                       0x3fffffff
#define mc2_sta_prog2_read_packet_count_ALIGN                      0
#define mc2_sta_prog2_read_packet_count_BITS                       30
#define mc2_sta_prog2_read_packet_count_SHIFT                      0
#define mc2_sta_prog2_read_packet_count_DEFAULT                    0x00000000




#define mc2_sta_prog2_read_bytes_reserved0_MASK                    0xc0000000
#define mc2_sta_prog2_read_bytes_reserved0_ALIGN                   0
#define mc2_sta_prog2_read_bytes_reserved0_BITS                    2
#define mc2_sta_prog2_read_bytes_reserved0_SHIFT                   30


#define mc2_sta_prog2_read_bytes_count_MASK                        0x3fffffff
#define mc2_sta_prog2_read_bytes_count_ALIGN                       0
#define mc2_sta_prog2_read_bytes_count_BITS                        30
#define mc2_sta_prog2_read_bytes_count_SHIFT                       0
#define mc2_sta_prog2_read_bytes_count_DEFAULT                     0x00000000




#define mc2_sta_prog2_latency_reserved0_MASK                       0xc0000000
#define mc2_sta_prog2_latency_reserved0_ALIGN                      0
#define mc2_sta_prog2_latency_reserved0_BITS                       2
#define mc2_sta_prog2_latency_reserved0_SHIFT                      30


#define mc2_sta_prog2_latency_count_MASK                           0x3fffffff
#define mc2_sta_prog2_latency_count_ALIGN                          0
#define mc2_sta_prog2_latency_count_BITS                           30
#define mc2_sta_prog2_latency_count_SHIFT                          0
#define mc2_sta_prog2_latency_count_DEFAULT                        0x00000000




#define mc2_sta_filter_cfg_3_fltr_hit_op_MASK                      0x80000000
#define mc2_sta_filter_cfg_3_fltr_hit_op_ALIGN                     0
#define mc2_sta_filter_cfg_3_fltr_hit_op_BITS                      1
#define mc2_sta_filter_cfg_3_fltr_hit_op_SHIFT                     31
#define mc2_sta_filter_cfg_3_fltr_hit_op_DEFAULT                   0x00000000


#define mc2_sta_filter_cfg_3_reserved0_MASK                        0x7fffff00
#define mc2_sta_filter_cfg_3_reserved0_ALIGN                       0
#define mc2_sta_filter_cfg_3_reserved0_BITS                        23
#define mc2_sta_filter_cfg_3_reserved0_SHIFT                       8


#define mc2_sta_filter_cfg_3_srcid_fltr_hit_MASK                   0x000000f0
#define mc2_sta_filter_cfg_3_srcid_fltr_hit_ALIGN                  0
#define mc2_sta_filter_cfg_3_srcid_fltr_hit_BITS                   4
#define mc2_sta_filter_cfg_3_srcid_fltr_hit_SHIFT                  4
#define mc2_sta_filter_cfg_3_srcid_fltr_hit_DEFAULT                0x00000000


#define mc2_sta_filter_cfg_3_addr_fltr_hit_MASK                    0x0000000f
#define mc2_sta_filter_cfg_3_addr_fltr_hit_ALIGN                   0
#define mc2_sta_filter_cfg_3_addr_fltr_hit_BITS                    4
#define mc2_sta_filter_cfg_3_addr_fltr_hit_SHIFT                   0
#define mc2_sta_filter_cfg_3_addr_fltr_hit_DEFAULT                 0x00000000




#define mc2_sta_prog3_packet_reserved0_MASK                        0xc0000000
#define mc2_sta_prog3_packet_reserved0_ALIGN                       0
#define mc2_sta_prog3_packet_reserved0_BITS                        2
#define mc2_sta_prog3_packet_reserved0_SHIFT                       30


#define mc2_sta_prog3_packet_count_MASK                            0x3fffffff
#define mc2_sta_prog3_packet_count_ALIGN                           0
#define mc2_sta_prog3_packet_count_BITS                            30
#define mc2_sta_prog3_packet_count_SHIFT                           0
#define mc2_sta_prog3_packet_count_DEFAULT                         0x00000000




#define mc2_sta_prog3_bytes_reserved0_MASK                         0xc0000000
#define mc2_sta_prog3_bytes_reserved0_ALIGN                        0
#define mc2_sta_prog3_bytes_reserved0_BITS                         2
#define mc2_sta_prog3_bytes_reserved0_SHIFT                        30


#define mc2_sta_prog3_bytes_count_MASK                             0x3fffffff
#define mc2_sta_prog3_bytes_count_ALIGN                            0
#define mc2_sta_prog3_bytes_count_BITS                             30
#define mc2_sta_prog3_bytes_count_SHIFT                            0
#define mc2_sta_prog3_bytes_count_DEFAULT                          0x00000000




#define mc2_sta_prog3_read_packet_reserved0_MASK                   0xc0000000
#define mc2_sta_prog3_read_packet_reserved0_ALIGN                  0
#define mc2_sta_prog3_read_packet_reserved0_BITS                   2
#define mc2_sta_prog3_read_packet_reserved0_SHIFT                  30


#define mc2_sta_prog3_read_packet_count_MASK                       0x3fffffff
#define mc2_sta_prog3_read_packet_count_ALIGN                      0
#define mc2_sta_prog3_read_packet_count_BITS                       30
#define mc2_sta_prog3_read_packet_count_SHIFT                      0
#define mc2_sta_prog3_read_packet_count_DEFAULT                    0x00000000




#define mc2_sta_prog3_read_bytes_reserved0_MASK                    0xc0000000
#define mc2_sta_prog3_read_bytes_reserved0_ALIGN                   0
#define mc2_sta_prog3_read_bytes_reserved0_BITS                    2
#define mc2_sta_prog3_read_bytes_reserved0_SHIFT                   30


#define mc2_sta_prog3_read_bytes_count_MASK                        0x3fffffff
#define mc2_sta_prog3_read_bytes_count_ALIGN                       0
#define mc2_sta_prog3_read_bytes_count_BITS                        30
#define mc2_sta_prog3_read_bytes_count_SHIFT                       0
#define mc2_sta_prog3_read_bytes_count_DEFAULT                     0x00000000




#define mc2_sta_prog3_latency_reserved0_MASK                       0xc0000000
#define mc2_sta_prog3_latency_reserved0_ALIGN                      0
#define mc2_sta_prog3_latency_reserved0_BITS                       2
#define mc2_sta_prog3_latency_reserved0_SHIFT                      30


#define mc2_sta_prog3_latency_count_MASK                           0x3fffffff
#define mc2_sta_prog3_latency_count_ALIGN                          0
#define mc2_sta_prog3_latency_count_BITS                           30
#define mc2_sta_prog3_latency_count_SHIFT                          0
#define mc2_sta_prog3_latency_count_DEFAULT                        0x00000000




#define mc2_sta_chn0_total_ddr_cmd_reserved0_MASK                  0xc0000000
#define mc2_sta_chn0_total_ddr_cmd_reserved0_ALIGN                 0
#define mc2_sta_chn0_total_ddr_cmd_reserved0_BITS                  2
#define mc2_sta_chn0_total_ddr_cmd_reserved0_SHIFT                 30


#define mc2_sta_chn0_total_ddr_cmd_count_MASK                      0x3fffffff
#define mc2_sta_chn0_total_ddr_cmd_count_ALIGN                     0
#define mc2_sta_chn0_total_ddr_cmd_count_BITS                      30
#define mc2_sta_chn0_total_ddr_cmd_count_SHIFT                     0
#define mc2_sta_chn0_total_ddr_cmd_count_DEFAULT                   0x00000000




#define mc2_sta_chn0_total_ddr_mwr_reserved0_MASK                  0xc0000000
#define mc2_sta_chn0_total_ddr_mwr_reserved0_ALIGN                 0
#define mc2_sta_chn0_total_ddr_mwr_reserved0_BITS                  2
#define mc2_sta_chn0_total_ddr_mwr_reserved0_SHIFT                 30


#define mc2_sta_chn0_total_ddr_mwr_count_MASK                      0x3fffffff
#define mc2_sta_chn0_total_ddr_mwr_count_ALIGN                     0
#define mc2_sta_chn0_total_ddr_mwr_count_BITS                      30
#define mc2_sta_chn0_total_ddr_mwr_count_SHIFT                     0
#define mc2_sta_chn0_total_ddr_mwr_count_DEFAULT                   0x00000000




#define mc2_sta_chn0_total_ddr_act_reserved0_MASK                  0xc0000000
#define mc2_sta_chn0_total_ddr_act_reserved0_ALIGN                 0
#define mc2_sta_chn0_total_ddr_act_reserved0_BITS                  2
#define mc2_sta_chn0_total_ddr_act_reserved0_SHIFT                 30


#define mc2_sta_chn0_total_ddr_act_count_MASK                      0x3fffffff
#define mc2_sta_chn0_total_ddr_act_count_ALIGN                     0
#define mc2_sta_chn0_total_ddr_act_count_BITS                      30
#define mc2_sta_chn0_total_ddr_act_count_SHIFT                     0
#define mc2_sta_chn0_total_ddr_act_count_DEFAULT                   0x00000000




#define mc2_sta_chn0_total_ddr_pre_reserved0_MASK                  0xc0000000
#define mc2_sta_chn0_total_ddr_pre_reserved0_ALIGN                 0
#define mc2_sta_chn0_total_ddr_pre_reserved0_BITS                  2
#define mc2_sta_chn0_total_ddr_pre_reserved0_SHIFT                 30


#define mc2_sta_chn0_total_ddr_pre_count_MASK                      0x3fffffff
#define mc2_sta_chn0_total_ddr_pre_count_ALIGN                     0
#define mc2_sta_chn0_total_ddr_pre_count_BITS                      30
#define mc2_sta_chn0_total_ddr_pre_count_SHIFT                     0
#define mc2_sta_chn0_total_ddr_pre_count_DEFAULT                   0x00000000




#define mc2_sta_chn0_total_ddr_switch_reserved0_MASK               0xc0000000
#define mc2_sta_chn0_total_ddr_switch_reserved0_ALIGN              0
#define mc2_sta_chn0_total_ddr_switch_reserved0_BITS               2
#define mc2_sta_chn0_total_ddr_switch_reserved0_SHIFT              30


#define mc2_sta_chn0_total_ddr_switch_count_MASK                   0x3fffffff
#define mc2_sta_chn0_total_ddr_switch_count_ALIGN                  0
#define mc2_sta_chn0_total_ddr_switch_count_BITS                   30
#define mc2_sta_chn0_total_ddr_switch_count_SHIFT                  0
#define mc2_sta_chn0_total_ddr_switch_count_DEFAULT                0x00000000




#define mc2_sta_chn0_total_self_ref_reserved0_MASK                 0xc0000000
#define mc2_sta_chn0_total_self_ref_reserved0_ALIGN                0
#define mc2_sta_chn0_total_self_ref_reserved0_BITS                 2
#define mc2_sta_chn0_total_self_ref_reserved0_SHIFT                30


#define mc2_sta_chn0_total_self_ref_count_MASK                     0x3fffffff
#define mc2_sta_chn0_total_self_ref_count_ALIGN                    0
#define mc2_sta_chn0_total_self_ref_count_BITS                     30
#define mc2_sta_chn0_total_self_ref_count_SHIFT                    0
#define mc2_sta_chn0_total_self_ref_count_DEFAULT                  0x00000000




#define mc2_sta_chn0_total_act_ref_reserved0_MASK                  0xc0000000
#define mc2_sta_chn0_total_act_ref_reserved0_ALIGN                 0
#define mc2_sta_chn0_total_act_ref_reserved0_BITS                  2
#define mc2_sta_chn0_total_act_ref_reserved0_SHIFT                 30


#define mc2_sta_chn0_total_act_ref_count_MASK                      0x3fffffff
#define mc2_sta_chn0_total_act_ref_count_ALIGN                     0
#define mc2_sta_chn0_total_act_ref_count_BITS                      30
#define mc2_sta_chn0_total_act_ref_count_SHIFT                     0
#define mc2_sta_chn0_total_act_ref_count_DEFAULT                   0x00000000




#define mc2_sta_chn1_total_ddr_cmd_reserved0_MASK                  0xc0000000
#define mc2_sta_chn1_total_ddr_cmd_reserved0_ALIGN                 0
#define mc2_sta_chn1_total_ddr_cmd_reserved0_BITS                  2
#define mc2_sta_chn1_total_ddr_cmd_reserved0_SHIFT                 30


#define mc2_sta_chn1_total_ddr_cmd_count_MASK                      0x3fffffff
#define mc2_sta_chn1_total_ddr_cmd_count_ALIGN                     0
#define mc2_sta_chn1_total_ddr_cmd_count_BITS                      30
#define mc2_sta_chn1_total_ddr_cmd_count_SHIFT                     0
#define mc2_sta_chn1_total_ddr_cmd_count_DEFAULT                   0x00000000




#define mc2_sta_chn1_total_ddr_mwr_reserved0_MASK                  0xc0000000
#define mc2_sta_chn1_total_ddr_mwr_reserved0_ALIGN                 0
#define mc2_sta_chn1_total_ddr_mwr_reserved0_BITS                  2
#define mc2_sta_chn1_total_ddr_mwr_reserved0_SHIFT                 30


#define mc2_sta_chn1_total_ddr_mwr_count_MASK                      0x3fffffff
#define mc2_sta_chn1_total_ddr_mwr_count_ALIGN                     0
#define mc2_sta_chn1_total_ddr_mwr_count_BITS                      30
#define mc2_sta_chn1_total_ddr_mwr_count_SHIFT                     0
#define mc2_sta_chn1_total_ddr_mwr_count_DEFAULT                   0x00000000




#define mc2_sta_chn1_total_ddr_act_reserved0_MASK                  0xc0000000
#define mc2_sta_chn1_total_ddr_act_reserved0_ALIGN                 0
#define mc2_sta_chn1_total_ddr_act_reserved0_BITS                  2
#define mc2_sta_chn1_total_ddr_act_reserved0_SHIFT                 30


#define mc2_sta_chn1_total_ddr_act_count_MASK                      0x3fffffff
#define mc2_sta_chn1_total_ddr_act_count_ALIGN                     0
#define mc2_sta_chn1_total_ddr_act_count_BITS                      30
#define mc2_sta_chn1_total_ddr_act_count_SHIFT                     0
#define mc2_sta_chn1_total_ddr_act_count_DEFAULT                   0x00000000




#define mc2_sta_chn1_total_ddr_pre_reserved0_MASK                  0xc0000000
#define mc2_sta_chn1_total_ddr_pre_reserved0_ALIGN                 0
#define mc2_sta_chn1_total_ddr_pre_reserved0_BITS                  2
#define mc2_sta_chn1_total_ddr_pre_reserved0_SHIFT                 30


#define mc2_sta_chn1_total_ddr_pre_count_MASK                      0x3fffffff
#define mc2_sta_chn1_total_ddr_pre_count_ALIGN                     0
#define mc2_sta_chn1_total_ddr_pre_count_BITS                      30
#define mc2_sta_chn1_total_ddr_pre_count_SHIFT                     0
#define mc2_sta_chn1_total_ddr_pre_count_DEFAULT                   0x00000000




#define mc2_sta_chn1_total_ddr_switch_reserved0_MASK               0xc0000000
#define mc2_sta_chn1_total_ddr_switch_reserved0_ALIGN              0
#define mc2_sta_chn1_total_ddr_switch_reserved0_BITS               2
#define mc2_sta_chn1_total_ddr_switch_reserved0_SHIFT              30


#define mc2_sta_chn1_total_ddr_switch_count_MASK                   0x3fffffff
#define mc2_sta_chn1_total_ddr_switch_count_ALIGN                  0
#define mc2_sta_chn1_total_ddr_switch_count_BITS                   30
#define mc2_sta_chn1_total_ddr_switch_count_SHIFT                  0
#define mc2_sta_chn1_total_ddr_switch_count_DEFAULT                0x00000000




#define mc2_sta_chn1_total_self_ref_reserved0_MASK                 0xc0000000
#define mc2_sta_chn1_total_self_ref_reserved0_ALIGN                0
#define mc2_sta_chn1_total_self_ref_reserved0_BITS                 2
#define mc2_sta_chn1_total_self_ref_reserved0_SHIFT                30


#define mc2_sta_chn1_total_self_ref_count_MASK                     0x3fffffff
#define mc2_sta_chn1_total_self_ref_count_ALIGN                    0
#define mc2_sta_chn1_total_self_ref_count_BITS                     30
#define mc2_sta_chn1_total_self_ref_count_SHIFT                    0
#define mc2_sta_chn1_total_self_ref_count_DEFAULT                  0x00000000




#define mc2_sta_chn1_total_act_ref_reserved0_MASK                  0xc0000000
#define mc2_sta_chn1_total_act_ref_reserved0_ALIGN                 0
#define mc2_sta_chn1_total_act_ref_reserved0_BITS                  2
#define mc2_sta_chn1_total_act_ref_reserved0_SHIFT                 30


#define mc2_sta_chn1_total_act_ref_count_MASK                      0x3fffffff
#define mc2_sta_chn1_total_act_ref_count_ALIGN                     0
#define mc2_sta_chn1_total_act_ref_count_BITS                      30
#define mc2_sta_chn1_total_act_ref_count_SHIFT                     0
#define mc2_sta_chn1_total_act_ref_count_DEFAULT                   0x00000000




#define mc2_sta_evt_counter_sel_reserved0_MASK                     0xffffff00
#define mc2_sta_evt_counter_sel_reserved0_ALIGN                    0
#define mc2_sta_evt_counter_sel_reserved0_BITS                     24
#define mc2_sta_evt_counter_sel_reserved0_SHIFT                    8


#define mc2_sta_evt_counter_sel_event_sel_MASK                     0x000000f0
#define mc2_sta_evt_counter_sel_event_sel_ALIGN                    0
#define mc2_sta_evt_counter_sel_event_sel_BITS                     4
#define mc2_sta_evt_counter_sel_event_sel_SHIFT                    4
#define mc2_sta_evt_counter_sel_event_sel_DEFAULT                  0x00000000


#define mc2_sta_evt_counter_sel_trigger_sel_MASK                   0x0000000f
#define mc2_sta_evt_counter_sel_trigger_sel_ALIGN                  0
#define mc2_sta_evt_counter_sel_trigger_sel_BITS                   4
#define mc2_sta_evt_counter_sel_trigger_sel_SHIFT                  0
#define mc2_sta_evt_counter_sel_trigger_sel_DEFAULT                0x00000000




#define mc2_sta_evt_counter_reserved0_MASK                         0xc0000000
#define mc2_sta_evt_counter_reserved0_ALIGN                        0
#define mc2_sta_evt_counter_reserved0_BITS                         2
#define mc2_sta_evt_counter_reserved0_SHIFT                        30


#define mc2_sta_evt_counter_count_MASK                             0x3fffffff
#define mc2_sta_evt_counter_count_ALIGN                            0
#define mc2_sta_evt_counter_count_BITS                             30
#define mc2_sta_evt_counter_count_SHIFT                            0
#define mc2_sta_evt_counter_count_DEFAULT                          0x00000000




#define mc2_intr_CPU_STATUS_DFI_ERROR_INTR_MASK                    0x80000000
#define mc2_intr_CPU_STATUS_DFI_ERROR_INTR_ALIGN                   0
#define mc2_intr_CPU_STATUS_DFI_ERROR_INTR_BITS                    1
#define mc2_intr_CPU_STATUS_DFI_ERROR_INTR_SHIFT                   31
#define mc2_intr_CPU_STATUS_DFI_ERROR_INTR_DEFAULT                 0x00000000


#define mc2_intr_CPU_STATUS_reserved0_MASK                         0x40000000
#define mc2_intr_CPU_STATUS_reserved0_ALIGN                        0
#define mc2_intr_CPU_STATUS_reserved0_BITS                         1
#define mc2_intr_CPU_STATUS_reserved0_SHIFT                        30


#define mc2_intr_CPU_STATUS_WBF_ERR_INTR_MASK                      0x20000000
#define mc2_intr_CPU_STATUS_WBF_ERR_INTR_ALIGN                     0
#define mc2_intr_CPU_STATUS_WBF_ERR_INTR_BITS                      1
#define mc2_intr_CPU_STATUS_WBF_ERR_INTR_SHIFT                     29
#define mc2_intr_CPU_STATUS_WBF_ERR_INTR_DEFAULT                   0x00000000


#define mc2_intr_CPU_STATUS_STA_TMR_EXP_INTR_MASK                  0x10000000
#define mc2_intr_CPU_STATUS_STA_TMR_EXP_INTR_ALIGN                 0
#define mc2_intr_CPU_STATUS_STA_TMR_EXP_INTR_BITS                  1
#define mc2_intr_CPU_STATUS_STA_TMR_EXP_INTR_SHIFT                 28
#define mc2_intr_CPU_STATUS_STA_TMR_EXP_INTR_DEFAULT               0x00000000


#define mc2_intr_CPU_STATUS_reserved1_MASK                         0x0c000000
#define mc2_intr_CPU_STATUS_reserved1_ALIGN                        0
#define mc2_intr_CPU_STATUS_reserved1_BITS                         2
#define mc2_intr_CPU_STATUS_reserved1_SHIFT                        26


#define mc2_intr_CPU_STATUS_CAP_FIFO_INTR_MASK                     0x02000000
#define mc2_intr_CPU_STATUS_CAP_FIFO_INTR_ALIGN                    0
#define mc2_intr_CPU_STATUS_CAP_FIFO_INTR_BITS                     1
#define mc2_intr_CPU_STATUS_CAP_FIFO_INTR_SHIFT                    25
#define mc2_intr_CPU_STATUS_CAP_FIFO_INTR_DEFAULT                  0x00000000


#define mc2_intr_CPU_STATUS_CAP_DONE_INTR_MASK                     0x01000000
#define mc2_intr_CPU_STATUS_CAP_DONE_INTR_ALIGN                    0
#define mc2_intr_CPU_STATUS_CAP_DONE_INTR_BITS                     1
#define mc2_intr_CPU_STATUS_CAP_DONE_INTR_SHIFT                    24
#define mc2_intr_CPU_STATUS_CAP_DONE_INTR_DEFAULT                  0x00000000


#define mc2_intr_CPU_STATUS_reserved2_MASK                         0x00f00000
#define mc2_intr_CPU_STATUS_reserved2_ALIGN                        0
#define mc2_intr_CPU_STATUS_reserved2_BITS                         4
#define mc2_intr_CPU_STATUS_reserved2_SHIFT                        20


#define mc2_intr_CPU_STATUS_EDIS_EMX_ERR_INTR_MASK                 0x00080000
#define mc2_intr_CPU_STATUS_EDIS_EMX_ERR_INTR_ALIGN                0
#define mc2_intr_CPU_STATUS_EDIS_EMX_ERR_INTR_BITS                 1
#define mc2_intr_CPU_STATUS_EDIS_EMX_ERR_INTR_SHIFT                19
#define mc2_intr_CPU_STATUS_EDIS_EMX_ERR_INTR_DEFAULT              0x00000000


#define mc2_intr_CPU_STATUS_EDIS_RDERR_INTR_MASK                   0x00040000
#define mc2_intr_CPU_STATUS_EDIS_RDERR_INTR_ALIGN                  0
#define mc2_intr_CPU_STATUS_EDIS_RDERR_INTR_BITS                   1
#define mc2_intr_CPU_STATUS_EDIS_RDERR_INTR_SHIFT                  18
#define mc2_intr_CPU_STATUS_EDIS_RDERR_INTR_DEFAULT                0x00000000


#define mc2_intr_CPU_STATUS_EDIS_STALLED_INTR_MASK                 0x00020000
#define mc2_intr_CPU_STATUS_EDIS_STALLED_INTR_ALIGN                0
#define mc2_intr_CPU_STATUS_EDIS_STALLED_INTR_BITS                 1
#define mc2_intr_CPU_STATUS_EDIS_STALLED_INTR_SHIFT                17
#define mc2_intr_CPU_STATUS_EDIS_STALLED_INTR_DEFAULT              0x00000000


#define mc2_intr_CPU_STATUS_EDIS_DONE_INTR_MASK                    0x00010000
#define mc2_intr_CPU_STATUS_EDIS_DONE_INTR_ALIGN                   0
#define mc2_intr_CPU_STATUS_EDIS_DONE_INTR_BITS                    1
#define mc2_intr_CPU_STATUS_EDIS_DONE_INTR_SHIFT                   16
#define mc2_intr_CPU_STATUS_EDIS_DONE_INTR_DEFAULT                 0x00000000


#define mc2_intr_CPU_STATUS_reserved3_MASK                         0x00008000
#define mc2_intr_CPU_STATUS_reserved3_ALIGN                        0
#define mc2_intr_CPU_STATUS_reserved3_BITS                         1
#define mc2_intr_CPU_STATUS_reserved3_SHIFT                        15


#define mc2_intr_CPU_STATUS_AXI1_EMX_ERR_INTR_MASK                 0x00004000
#define mc2_intr_CPU_STATUS_AXI1_EMX_ERR_INTR_ALIGN                0
#define mc2_intr_CPU_STATUS_AXI1_EMX_ERR_INTR_BITS                 1
#define mc2_intr_CPU_STATUS_AXI1_EMX_ERR_INTR_SHIFT                14
#define mc2_intr_CPU_STATUS_AXI1_EMX_ERR_INTR_DEFAULT              0x00000000


#define mc2_intr_CPU_STATUS_AXI1_RMX_ERR_INTR_MASK                 0x00002000
#define mc2_intr_CPU_STATUS_AXI1_RMX_ERR_INTR_ALIGN                0
#define mc2_intr_CPU_STATUS_AXI1_RMX_ERR_INTR_BITS                 1
#define mc2_intr_CPU_STATUS_AXI1_RMX_ERR_INTR_SHIFT                13
#define mc2_intr_CPU_STATUS_AXI1_RMX_ERR_INTR_DEFAULT              0x00000000


#define mc2_intr_CPU_STATUS_reserved4_MASK                         0x00001c00
#define mc2_intr_CPU_STATUS_reserved4_ALIGN                        0
#define mc2_intr_CPU_STATUS_reserved4_BITS                         3
#define mc2_intr_CPU_STATUS_reserved4_SHIFT                        10


#define mc2_intr_CPU_STATUS_AXI0_EMX_ERR_INTR_MASK                 0x00000200
#define mc2_intr_CPU_STATUS_AXI0_EMX_ERR_INTR_ALIGN                0
#define mc2_intr_CPU_STATUS_AXI0_EMX_ERR_INTR_BITS                 1
#define mc2_intr_CPU_STATUS_AXI0_EMX_ERR_INTR_SHIFT                9
#define mc2_intr_CPU_STATUS_AXI0_EMX_ERR_INTR_DEFAULT              0x00000000


#define mc2_intr_CPU_STATUS_AXI0_RMX_ERR_INTR_MASK                 0x00000100
#define mc2_intr_CPU_STATUS_AXI0_RMX_ERR_INTR_ALIGN                0
#define mc2_intr_CPU_STATUS_AXI0_RMX_ERR_INTR_BITS                 1
#define mc2_intr_CPU_STATUS_AXI0_RMX_ERR_INTR_SHIFT                8
#define mc2_intr_CPU_STATUS_AXI0_RMX_ERR_INTR_DEFAULT              0x00000000


#define mc2_intr_CPU_STATUS_UBUS1_VQ_OVERFLOW_MASK                 0x00000080
#define mc2_intr_CPU_STATUS_UBUS1_VQ_OVERFLOW_ALIGN                0
#define mc2_intr_CPU_STATUS_UBUS1_VQ_OVERFLOW_BITS                 1
#define mc2_intr_CPU_STATUS_UBUS1_VQ_OVERFLOW_SHIFT                7
#define mc2_intr_CPU_STATUS_UBUS1_VQ_OVERFLOW_DEFAULT              0x00000000


#define mc2_intr_CPU_STATUS_reserved5_MASK                         0x00000070
#define mc2_intr_CPU_STATUS_reserved5_ALIGN                        0
#define mc2_intr_CPU_STATUS_reserved5_BITS                         3
#define mc2_intr_CPU_STATUS_reserved5_SHIFT                        4


#define mc2_intr_CPU_STATUS_UBUS0_VQ_OVERFLOW_MASK                 0x00000008
#define mc2_intr_CPU_STATUS_UBUS0_VQ_OVERFLOW_ALIGN                0
#define mc2_intr_CPU_STATUS_UBUS0_VQ_OVERFLOW_BITS                 1
#define mc2_intr_CPU_STATUS_UBUS0_VQ_OVERFLOW_SHIFT                3
#define mc2_intr_CPU_STATUS_UBUS0_VQ_OVERFLOW_DEFAULT              0x00000000


#define mc2_intr_CPU_STATUS_reserved6_MASK                         0x00000007
#define mc2_intr_CPU_STATUS_reserved6_ALIGN                        0
#define mc2_intr_CPU_STATUS_reserved6_BITS                         3
#define mc2_intr_CPU_STATUS_reserved6_SHIFT                        0




#define mc2_intr_CPU_SET_DFI_ERROR_INTR_MASK                       0x80000000
#define mc2_intr_CPU_SET_DFI_ERROR_INTR_ALIGN                      0
#define mc2_intr_CPU_SET_DFI_ERROR_INTR_BITS                       1
#define mc2_intr_CPU_SET_DFI_ERROR_INTR_SHIFT                      31
#define mc2_intr_CPU_SET_DFI_ERROR_INTR_DEFAULT                    0x00000000


#define mc2_intr_CPU_SET_reserved0_MASK                            0x40000000
#define mc2_intr_CPU_SET_reserved0_ALIGN                           0
#define mc2_intr_CPU_SET_reserved0_BITS                            1
#define mc2_intr_CPU_SET_reserved0_SHIFT                           30


#define mc2_intr_CPU_SET_WBF_ERR_INTR_MASK                         0x20000000
#define mc2_intr_CPU_SET_WBF_ERR_INTR_ALIGN                        0
#define mc2_intr_CPU_SET_WBF_ERR_INTR_BITS                         1
#define mc2_intr_CPU_SET_WBF_ERR_INTR_SHIFT                        29
#define mc2_intr_CPU_SET_WBF_ERR_INTR_DEFAULT                      0x00000000


#define mc2_intr_CPU_SET_STA_TMR_EXP_INTR_MASK                     0x10000000
#define mc2_intr_CPU_SET_STA_TMR_EXP_INTR_ALIGN                    0
#define mc2_intr_CPU_SET_STA_TMR_EXP_INTR_BITS                     1
#define mc2_intr_CPU_SET_STA_TMR_EXP_INTR_SHIFT                    28
#define mc2_intr_CPU_SET_STA_TMR_EXP_INTR_DEFAULT                  0x00000000


#define mc2_intr_CPU_SET_reserved1_MASK                            0x0c000000
#define mc2_intr_CPU_SET_reserved1_ALIGN                           0
#define mc2_intr_CPU_SET_reserved1_BITS                            2
#define mc2_intr_CPU_SET_reserved1_SHIFT                           26


#define mc2_intr_CPU_SET_CAP_FIFO_INTR_MASK                        0x02000000
#define mc2_intr_CPU_SET_CAP_FIFO_INTR_ALIGN                       0
#define mc2_intr_CPU_SET_CAP_FIFO_INTR_BITS                        1
#define mc2_intr_CPU_SET_CAP_FIFO_INTR_SHIFT                       25
#define mc2_intr_CPU_SET_CAP_FIFO_INTR_DEFAULT                     0x00000000


#define mc2_intr_CPU_SET_CAP_DONE_INTR_MASK                        0x01000000
#define mc2_intr_CPU_SET_CAP_DONE_INTR_ALIGN                       0
#define mc2_intr_CPU_SET_CAP_DONE_INTR_BITS                        1
#define mc2_intr_CPU_SET_CAP_DONE_INTR_SHIFT                       24
#define mc2_intr_CPU_SET_CAP_DONE_INTR_DEFAULT                     0x00000000


#define mc2_intr_CPU_SET_reserved2_MASK                            0x00f00000
#define mc2_intr_CPU_SET_reserved2_ALIGN                           0
#define mc2_intr_CPU_SET_reserved2_BITS                            4
#define mc2_intr_CPU_SET_reserved2_SHIFT                           20


#define mc2_intr_CPU_SET_EDIS_EMX_ERR_INTR_MASK                    0x00080000
#define mc2_intr_CPU_SET_EDIS_EMX_ERR_INTR_ALIGN                   0
#define mc2_intr_CPU_SET_EDIS_EMX_ERR_INTR_BITS                    1
#define mc2_intr_CPU_SET_EDIS_EMX_ERR_INTR_SHIFT                   19
#define mc2_intr_CPU_SET_EDIS_EMX_ERR_INTR_DEFAULT                 0x00000000


#define mc2_intr_CPU_SET_EDIS_RDERR_INTR_MASK                      0x00040000
#define mc2_intr_CPU_SET_EDIS_RDERR_INTR_ALIGN                     0
#define mc2_intr_CPU_SET_EDIS_RDERR_INTR_BITS                      1
#define mc2_intr_CPU_SET_EDIS_RDERR_INTR_SHIFT                     18
#define mc2_intr_CPU_SET_EDIS_RDERR_INTR_DEFAULT                   0x00000000


#define mc2_intr_CPU_SET_EDIS_STALLED_INTR_MASK                    0x00020000
#define mc2_intr_CPU_SET_EDIS_STALLED_INTR_ALIGN                   0
#define mc2_intr_CPU_SET_EDIS_STALLED_INTR_BITS                    1
#define mc2_intr_CPU_SET_EDIS_STALLED_INTR_SHIFT                   17
#define mc2_intr_CPU_SET_EDIS_STALLED_INTR_DEFAULT                 0x00000000


#define mc2_intr_CPU_SET_EDIS_DONE_INTR_MASK                       0x00010000
#define mc2_intr_CPU_SET_EDIS_DONE_INTR_ALIGN                      0
#define mc2_intr_CPU_SET_EDIS_DONE_INTR_BITS                       1
#define mc2_intr_CPU_SET_EDIS_DONE_INTR_SHIFT                      16
#define mc2_intr_CPU_SET_EDIS_DONE_INTR_DEFAULT                    0x00000000


#define mc2_intr_CPU_SET_reserved3_MASK                            0x00008000
#define mc2_intr_CPU_SET_reserved3_ALIGN                           0
#define mc2_intr_CPU_SET_reserved3_BITS                            1
#define mc2_intr_CPU_SET_reserved3_SHIFT                           15


#define mc2_intr_CPU_SET_AXI1_EMX_ERR_INTR_MASK                    0x00004000
#define mc2_intr_CPU_SET_AXI1_EMX_ERR_INTR_ALIGN                   0
#define mc2_intr_CPU_SET_AXI1_EMX_ERR_INTR_BITS                    1
#define mc2_intr_CPU_SET_AXI1_EMX_ERR_INTR_SHIFT                   14
#define mc2_intr_CPU_SET_AXI1_EMX_ERR_INTR_DEFAULT                 0x00000000


#define mc2_intr_CPU_SET_AXI1_RMX_ERR_INTR_MASK                    0x00002000
#define mc2_intr_CPU_SET_AXI1_RMX_ERR_INTR_ALIGN                   0
#define mc2_intr_CPU_SET_AXI1_RMX_ERR_INTR_BITS                    1
#define mc2_intr_CPU_SET_AXI1_RMX_ERR_INTR_SHIFT                   13
#define mc2_intr_CPU_SET_AXI1_RMX_ERR_INTR_DEFAULT                 0x00000000


#define mc2_intr_CPU_SET_reserved4_MASK                            0x00001c00
#define mc2_intr_CPU_SET_reserved4_ALIGN                           0
#define mc2_intr_CPU_SET_reserved4_BITS                            3
#define mc2_intr_CPU_SET_reserved4_SHIFT                           10


#define mc2_intr_CPU_SET_AXI0_EMX_ERR_INTR_MASK                    0x00000200
#define mc2_intr_CPU_SET_AXI0_EMX_ERR_INTR_ALIGN                   0
#define mc2_intr_CPU_SET_AXI0_EMX_ERR_INTR_BITS                    1
#define mc2_intr_CPU_SET_AXI0_EMX_ERR_INTR_SHIFT                   9
#define mc2_intr_CPU_SET_AXI0_EMX_ERR_INTR_DEFAULT                 0x00000000


#define mc2_intr_CPU_SET_AXI0_RMX_ERR_INTR_MASK                    0x00000100
#define mc2_intr_CPU_SET_AXI0_RMX_ERR_INTR_ALIGN                   0
#define mc2_intr_CPU_SET_AXI0_RMX_ERR_INTR_BITS                    1
#define mc2_intr_CPU_SET_AXI0_RMX_ERR_INTR_SHIFT                   8
#define mc2_intr_CPU_SET_AXI0_RMX_ERR_INTR_DEFAULT                 0x00000000


#define mc2_intr_CPU_SET_UBUS1_VQ_OVERFLOW_MASK                    0x00000080
#define mc2_intr_CPU_SET_UBUS1_VQ_OVERFLOW_ALIGN                   0
#define mc2_intr_CPU_SET_UBUS1_VQ_OVERFLOW_BITS                    1
#define mc2_intr_CPU_SET_UBUS1_VQ_OVERFLOW_SHIFT                   7
#define mc2_intr_CPU_SET_UBUS1_VQ_OVERFLOW_DEFAULT                 0x00000000


#define mc2_intr_CPU_SET_reserved5_MASK                            0x00000070
#define mc2_intr_CPU_SET_reserved5_ALIGN                           0
#define mc2_intr_CPU_SET_reserved5_BITS                            3
#define mc2_intr_CPU_SET_reserved5_SHIFT                           4


#define mc2_intr_CPU_SET_UBUS0_VQ_OVERFLOW_MASK                    0x00000008
#define mc2_intr_CPU_SET_UBUS0_VQ_OVERFLOW_ALIGN                   0
#define mc2_intr_CPU_SET_UBUS0_VQ_OVERFLOW_BITS                    1
#define mc2_intr_CPU_SET_UBUS0_VQ_OVERFLOW_SHIFT                   3
#define mc2_intr_CPU_SET_UBUS0_VQ_OVERFLOW_DEFAULT                 0x00000000


#define mc2_intr_CPU_SET_reserved6_MASK                            0x00000007
#define mc2_intr_CPU_SET_reserved6_ALIGN                           0
#define mc2_intr_CPU_SET_reserved6_BITS                            3
#define mc2_intr_CPU_SET_reserved6_SHIFT                           0




#define mc2_intr_CPU_CLEAR_DFI_ERROR_INTR_MASK                     0x80000000
#define mc2_intr_CPU_CLEAR_DFI_ERROR_INTR_ALIGN                    0
#define mc2_intr_CPU_CLEAR_DFI_ERROR_INTR_BITS                     1
#define mc2_intr_CPU_CLEAR_DFI_ERROR_INTR_SHIFT                    31
#define mc2_intr_CPU_CLEAR_DFI_ERROR_INTR_DEFAULT                  0x00000000


#define mc2_intr_CPU_CLEAR_reserved0_MASK                          0x40000000
#define mc2_intr_CPU_CLEAR_reserved0_ALIGN                         0
#define mc2_intr_CPU_CLEAR_reserved0_BITS                          1
#define mc2_intr_CPU_CLEAR_reserved0_SHIFT                         30


#define mc2_intr_CPU_CLEAR_WBF_ERR_INTR_MASK                       0x20000000
#define mc2_intr_CPU_CLEAR_WBF_ERR_INTR_ALIGN                      0
#define mc2_intr_CPU_CLEAR_WBF_ERR_INTR_BITS                       1
#define mc2_intr_CPU_CLEAR_WBF_ERR_INTR_SHIFT                      29
#define mc2_intr_CPU_CLEAR_WBF_ERR_INTR_DEFAULT                    0x00000000


#define mc2_intr_CPU_CLEAR_STA_TMR_EXP_INTR_MASK                   0x10000000
#define mc2_intr_CPU_CLEAR_STA_TMR_EXP_INTR_ALIGN                  0
#define mc2_intr_CPU_CLEAR_STA_TMR_EXP_INTR_BITS                   1
#define mc2_intr_CPU_CLEAR_STA_TMR_EXP_INTR_SHIFT                  28
#define mc2_intr_CPU_CLEAR_STA_TMR_EXP_INTR_DEFAULT                0x00000000


#define mc2_intr_CPU_CLEAR_reserved1_MASK                          0x0c000000
#define mc2_intr_CPU_CLEAR_reserved1_ALIGN                         0
#define mc2_intr_CPU_CLEAR_reserved1_BITS                          2
#define mc2_intr_CPU_CLEAR_reserved1_SHIFT                         26


#define mc2_intr_CPU_CLEAR_CAP_FIFO_INTR_MASK                      0x02000000
#define mc2_intr_CPU_CLEAR_CAP_FIFO_INTR_ALIGN                     0
#define mc2_intr_CPU_CLEAR_CAP_FIFO_INTR_BITS                      1
#define mc2_intr_CPU_CLEAR_CAP_FIFO_INTR_SHIFT                     25
#define mc2_intr_CPU_CLEAR_CAP_FIFO_INTR_DEFAULT                   0x00000000


#define mc2_intr_CPU_CLEAR_CAP_DONE_INTR_MASK                      0x01000000
#define mc2_intr_CPU_CLEAR_CAP_DONE_INTR_ALIGN                     0
#define mc2_intr_CPU_CLEAR_CAP_DONE_INTR_BITS                      1
#define mc2_intr_CPU_CLEAR_CAP_DONE_INTR_SHIFT                     24
#define mc2_intr_CPU_CLEAR_CAP_DONE_INTR_DEFAULT                   0x00000000


#define mc2_intr_CPU_CLEAR_reserved2_MASK                          0x00f00000
#define mc2_intr_CPU_CLEAR_reserved2_ALIGN                         0
#define mc2_intr_CPU_CLEAR_reserved2_BITS                          4
#define mc2_intr_CPU_CLEAR_reserved2_SHIFT                         20


#define mc2_intr_CPU_CLEAR_EDIS_EMX_ERR_INTR_MASK                  0x00080000
#define mc2_intr_CPU_CLEAR_EDIS_EMX_ERR_INTR_ALIGN                 0
#define mc2_intr_CPU_CLEAR_EDIS_EMX_ERR_INTR_BITS                  1
#define mc2_intr_CPU_CLEAR_EDIS_EMX_ERR_INTR_SHIFT                 19
#define mc2_intr_CPU_CLEAR_EDIS_EMX_ERR_INTR_DEFAULT               0x00000000


#define mc2_intr_CPU_CLEAR_EDIS_RDERR_INTR_MASK                    0x00040000
#define mc2_intr_CPU_CLEAR_EDIS_RDERR_INTR_ALIGN                   0
#define mc2_intr_CPU_CLEAR_EDIS_RDERR_INTR_BITS                    1
#define mc2_intr_CPU_CLEAR_EDIS_RDERR_INTR_SHIFT                   18
#define mc2_intr_CPU_CLEAR_EDIS_RDERR_INTR_DEFAULT                 0x00000000


#define mc2_intr_CPU_CLEAR_EDIS_STALLED_INTR_MASK                  0x00020000
#define mc2_intr_CPU_CLEAR_EDIS_STALLED_INTR_ALIGN                 0
#define mc2_intr_CPU_CLEAR_EDIS_STALLED_INTR_BITS                  1
#define mc2_intr_CPU_CLEAR_EDIS_STALLED_INTR_SHIFT                 17
#define mc2_intr_CPU_CLEAR_EDIS_STALLED_INTR_DEFAULT               0x00000000


#define mc2_intr_CPU_CLEAR_EDIS_DONE_INTR_MASK                     0x00010000
#define mc2_intr_CPU_CLEAR_EDIS_DONE_INTR_ALIGN                    0
#define mc2_intr_CPU_CLEAR_EDIS_DONE_INTR_BITS                     1
#define mc2_intr_CPU_CLEAR_EDIS_DONE_INTR_SHIFT                    16
#define mc2_intr_CPU_CLEAR_EDIS_DONE_INTR_DEFAULT                  0x00000000


#define mc2_intr_CPU_CLEAR_reserved3_MASK                          0x00008000
#define mc2_intr_CPU_CLEAR_reserved3_ALIGN                         0
#define mc2_intr_CPU_CLEAR_reserved3_BITS                          1
#define mc2_intr_CPU_CLEAR_reserved3_SHIFT                         15


#define mc2_intr_CPU_CLEAR_AXI1_EMX_ERR_INTR_MASK                  0x00004000
#define mc2_intr_CPU_CLEAR_AXI1_EMX_ERR_INTR_ALIGN                 0
#define mc2_intr_CPU_CLEAR_AXI1_EMX_ERR_INTR_BITS                  1
#define mc2_intr_CPU_CLEAR_AXI1_EMX_ERR_INTR_SHIFT                 14
#define mc2_intr_CPU_CLEAR_AXI1_EMX_ERR_INTR_DEFAULT               0x00000000


#define mc2_intr_CPU_CLEAR_AXI1_RMX_ERR_INTR_MASK                  0x00002000
#define mc2_intr_CPU_CLEAR_AXI1_RMX_ERR_INTR_ALIGN                 0
#define mc2_intr_CPU_CLEAR_AXI1_RMX_ERR_INTR_BITS                  1
#define mc2_intr_CPU_CLEAR_AXI1_RMX_ERR_INTR_SHIFT                 13
#define mc2_intr_CPU_CLEAR_AXI1_RMX_ERR_INTR_DEFAULT               0x00000000


#define mc2_intr_CPU_CLEAR_reserved4_MASK                          0x00001c00
#define mc2_intr_CPU_CLEAR_reserved4_ALIGN                         0
#define mc2_intr_CPU_CLEAR_reserved4_BITS                          3
#define mc2_intr_CPU_CLEAR_reserved4_SHIFT                         10


#define mc2_intr_CPU_CLEAR_AXI0_EMX_ERR_INTR_MASK                  0x00000200
#define mc2_intr_CPU_CLEAR_AXI0_EMX_ERR_INTR_ALIGN                 0
#define mc2_intr_CPU_CLEAR_AXI0_EMX_ERR_INTR_BITS                  1
#define mc2_intr_CPU_CLEAR_AXI0_EMX_ERR_INTR_SHIFT                 9
#define mc2_intr_CPU_CLEAR_AXI0_EMX_ERR_INTR_DEFAULT               0x00000000


#define mc2_intr_CPU_CLEAR_AXI0_RMX_ERR_INTR_MASK                  0x00000100
#define mc2_intr_CPU_CLEAR_AXI0_RMX_ERR_INTR_ALIGN                 0
#define mc2_intr_CPU_CLEAR_AXI0_RMX_ERR_INTR_BITS                  1
#define mc2_intr_CPU_CLEAR_AXI0_RMX_ERR_INTR_SHIFT                 8
#define mc2_intr_CPU_CLEAR_AXI0_RMX_ERR_INTR_DEFAULT               0x00000000


#define mc2_intr_CPU_CLEAR_UBUS1_VQ_OVERFLOW_MASK                  0x00000080
#define mc2_intr_CPU_CLEAR_UBUS1_VQ_OVERFLOW_ALIGN                 0
#define mc2_intr_CPU_CLEAR_UBUS1_VQ_OVERFLOW_BITS                  1
#define mc2_intr_CPU_CLEAR_UBUS1_VQ_OVERFLOW_SHIFT                 7
#define mc2_intr_CPU_CLEAR_UBUS1_VQ_OVERFLOW_DEFAULT               0x00000000


#define mc2_intr_CPU_CLEAR_reserved5_MASK                          0x00000070
#define mc2_intr_CPU_CLEAR_reserved5_ALIGN                         0
#define mc2_intr_CPU_CLEAR_reserved5_BITS                          3
#define mc2_intr_CPU_CLEAR_reserved5_SHIFT                         4


#define mc2_intr_CPU_CLEAR_UBUS0_VQ_OVERFLOW_MASK                  0x00000008
#define mc2_intr_CPU_CLEAR_UBUS0_VQ_OVERFLOW_ALIGN                 0
#define mc2_intr_CPU_CLEAR_UBUS0_VQ_OVERFLOW_BITS                  1
#define mc2_intr_CPU_CLEAR_UBUS0_VQ_OVERFLOW_SHIFT                 3
#define mc2_intr_CPU_CLEAR_UBUS0_VQ_OVERFLOW_DEFAULT               0x00000000


#define mc2_intr_CPU_CLEAR_reserved6_MASK                          0x00000007
#define mc2_intr_CPU_CLEAR_reserved6_ALIGN                         0
#define mc2_intr_CPU_CLEAR_reserved6_BITS                          3
#define mc2_intr_CPU_CLEAR_reserved6_SHIFT                         0




#define mc2_intr_CPU_MASK_STATUS_DFI_ERROR_INTR_MASK               0x80000000
#define mc2_intr_CPU_MASK_STATUS_DFI_ERROR_INTR_ALIGN              0
#define mc2_intr_CPU_MASK_STATUS_DFI_ERROR_INTR_BITS               1
#define mc2_intr_CPU_MASK_STATUS_DFI_ERROR_INTR_SHIFT              31
#define mc2_intr_CPU_MASK_STATUS_DFI_ERROR_INTR_DEFAULT            0x00000001


#define mc2_intr_CPU_MASK_STATUS_reserved0_MASK                    0x40000000
#define mc2_intr_CPU_MASK_STATUS_reserved0_ALIGN                   0
#define mc2_intr_CPU_MASK_STATUS_reserved0_BITS                    1
#define mc2_intr_CPU_MASK_STATUS_reserved0_SHIFT                   30


#define mc2_intr_CPU_MASK_STATUS_WBF_ERR_INTR_MASK                 0x20000000
#define mc2_intr_CPU_MASK_STATUS_WBF_ERR_INTR_ALIGN                0
#define mc2_intr_CPU_MASK_STATUS_WBF_ERR_INTR_BITS                 1
#define mc2_intr_CPU_MASK_STATUS_WBF_ERR_INTR_SHIFT                29
#define mc2_intr_CPU_MASK_STATUS_WBF_ERR_INTR_DEFAULT              0x00000001


#define mc2_intr_CPU_MASK_STATUS_STA_TMR_EXP_INTR_MASK             0x10000000
#define mc2_intr_CPU_MASK_STATUS_STA_TMR_EXP_INTR_ALIGN            0
#define mc2_intr_CPU_MASK_STATUS_STA_TMR_EXP_INTR_BITS             1
#define mc2_intr_CPU_MASK_STATUS_STA_TMR_EXP_INTR_SHIFT            28
#define mc2_intr_CPU_MASK_STATUS_STA_TMR_EXP_INTR_DEFAULT          0x00000001


#define mc2_intr_CPU_MASK_STATUS_reserved1_MASK                    0x0c000000
#define mc2_intr_CPU_MASK_STATUS_reserved1_ALIGN                   0
#define mc2_intr_CPU_MASK_STATUS_reserved1_BITS                    2
#define mc2_intr_CPU_MASK_STATUS_reserved1_SHIFT                   26


#define mc2_intr_CPU_MASK_STATUS_CAP_FIFO_INTR_MASK                0x02000000
#define mc2_intr_CPU_MASK_STATUS_CAP_FIFO_INTR_ALIGN               0
#define mc2_intr_CPU_MASK_STATUS_CAP_FIFO_INTR_BITS                1
#define mc2_intr_CPU_MASK_STATUS_CAP_FIFO_INTR_SHIFT               25
#define mc2_intr_CPU_MASK_STATUS_CAP_FIFO_INTR_DEFAULT             0x00000001


#define mc2_intr_CPU_MASK_STATUS_CAP_DONE_INTR_MASK                0x01000000
#define mc2_intr_CPU_MASK_STATUS_CAP_DONE_INTR_ALIGN               0
#define mc2_intr_CPU_MASK_STATUS_CAP_DONE_INTR_BITS                1
#define mc2_intr_CPU_MASK_STATUS_CAP_DONE_INTR_SHIFT               24
#define mc2_intr_CPU_MASK_STATUS_CAP_DONE_INTR_DEFAULT             0x00000001


#define mc2_intr_CPU_MASK_STATUS_reserved2_MASK                    0x00f00000
#define mc2_intr_CPU_MASK_STATUS_reserved2_ALIGN                   0
#define mc2_intr_CPU_MASK_STATUS_reserved2_BITS                    4
#define mc2_intr_CPU_MASK_STATUS_reserved2_SHIFT                   20


#define mc2_intr_CPU_MASK_STATUS_EDIS_EMX_ERR_INTR_MASK            0x00080000
#define mc2_intr_CPU_MASK_STATUS_EDIS_EMX_ERR_INTR_ALIGN           0
#define mc2_intr_CPU_MASK_STATUS_EDIS_EMX_ERR_INTR_BITS            1
#define mc2_intr_CPU_MASK_STATUS_EDIS_EMX_ERR_INTR_SHIFT           19
#define mc2_intr_CPU_MASK_STATUS_EDIS_EMX_ERR_INTR_DEFAULT         0x00000001


#define mc2_intr_CPU_MASK_STATUS_EDIS_RDERR_INTR_MASK              0x00040000
#define mc2_intr_CPU_MASK_STATUS_EDIS_RDERR_INTR_ALIGN             0
#define mc2_intr_CPU_MASK_STATUS_EDIS_RDERR_INTR_BITS              1
#define mc2_intr_CPU_MASK_STATUS_EDIS_RDERR_INTR_SHIFT             18
#define mc2_intr_CPU_MASK_STATUS_EDIS_RDERR_INTR_DEFAULT           0x00000001


#define mc2_intr_CPU_MASK_STATUS_EDIS_STALLED_INTR_MASK            0x00020000
#define mc2_intr_CPU_MASK_STATUS_EDIS_STALLED_INTR_ALIGN           0
#define mc2_intr_CPU_MASK_STATUS_EDIS_STALLED_INTR_BITS            1
#define mc2_intr_CPU_MASK_STATUS_EDIS_STALLED_INTR_SHIFT           17
#define mc2_intr_CPU_MASK_STATUS_EDIS_STALLED_INTR_DEFAULT         0x00000001


#define mc2_intr_CPU_MASK_STATUS_EDIS_DONE_INTR_MASK               0x00010000
#define mc2_intr_CPU_MASK_STATUS_EDIS_DONE_INTR_ALIGN              0
#define mc2_intr_CPU_MASK_STATUS_EDIS_DONE_INTR_BITS               1
#define mc2_intr_CPU_MASK_STATUS_EDIS_DONE_INTR_SHIFT              16
#define mc2_intr_CPU_MASK_STATUS_EDIS_DONE_INTR_DEFAULT            0x00000001


#define mc2_intr_CPU_MASK_STATUS_reserved3_MASK                    0x00008000
#define mc2_intr_CPU_MASK_STATUS_reserved3_ALIGN                   0
#define mc2_intr_CPU_MASK_STATUS_reserved3_BITS                    1
#define mc2_intr_CPU_MASK_STATUS_reserved3_SHIFT                   15


#define mc2_intr_CPU_MASK_STATUS_AXI1_EMX_ERR_INTR_MASK            0x00004000
#define mc2_intr_CPU_MASK_STATUS_AXI1_EMX_ERR_INTR_ALIGN           0
#define mc2_intr_CPU_MASK_STATUS_AXI1_EMX_ERR_INTR_BITS            1
#define mc2_intr_CPU_MASK_STATUS_AXI1_EMX_ERR_INTR_SHIFT           14
#define mc2_intr_CPU_MASK_STATUS_AXI1_EMX_ERR_INTR_DEFAULT         0x00000001


#define mc2_intr_CPU_MASK_STATUS_AXI1_RMX_ERR_INTR_MASK            0x00002000
#define mc2_intr_CPU_MASK_STATUS_AXI1_RMX_ERR_INTR_ALIGN           0
#define mc2_intr_CPU_MASK_STATUS_AXI1_RMX_ERR_INTR_BITS            1
#define mc2_intr_CPU_MASK_STATUS_AXI1_RMX_ERR_INTR_SHIFT           13
#define mc2_intr_CPU_MASK_STATUS_AXI1_RMX_ERR_INTR_DEFAULT         0x00000001


#define mc2_intr_CPU_MASK_STATUS_reserved4_MASK                    0x00001c00
#define mc2_intr_CPU_MASK_STATUS_reserved4_ALIGN                   0
#define mc2_intr_CPU_MASK_STATUS_reserved4_BITS                    3
#define mc2_intr_CPU_MASK_STATUS_reserved4_SHIFT                   10


#define mc2_intr_CPU_MASK_STATUS_AXI0_EMX_ERR_INTR_MASK            0x00000200
#define mc2_intr_CPU_MASK_STATUS_AXI0_EMX_ERR_INTR_ALIGN           0
#define mc2_intr_CPU_MASK_STATUS_AXI0_EMX_ERR_INTR_BITS            1
#define mc2_intr_CPU_MASK_STATUS_AXI0_EMX_ERR_INTR_SHIFT           9
#define mc2_intr_CPU_MASK_STATUS_AXI0_EMX_ERR_INTR_DEFAULT         0x00000001


#define mc2_intr_CPU_MASK_STATUS_AXI0_RMX_ERR_INTR_MASK            0x00000100
#define mc2_intr_CPU_MASK_STATUS_AXI0_RMX_ERR_INTR_ALIGN           0
#define mc2_intr_CPU_MASK_STATUS_AXI0_RMX_ERR_INTR_BITS            1
#define mc2_intr_CPU_MASK_STATUS_AXI0_RMX_ERR_INTR_SHIFT           8
#define mc2_intr_CPU_MASK_STATUS_AXI0_RMX_ERR_INTR_DEFAULT         0x00000001


#define mc2_intr_CPU_MASK_STATUS_UBUS1_VQ_OVERFLOW_MASK            0x00000080
#define mc2_intr_CPU_MASK_STATUS_UBUS1_VQ_OVERFLOW_ALIGN           0
#define mc2_intr_CPU_MASK_STATUS_UBUS1_VQ_OVERFLOW_BITS            1
#define mc2_intr_CPU_MASK_STATUS_UBUS1_VQ_OVERFLOW_SHIFT           7
#define mc2_intr_CPU_MASK_STATUS_UBUS1_VQ_OVERFLOW_DEFAULT         0x00000000


#define mc2_intr_CPU_MASK_STATUS_reserved5_MASK                    0x00000070
#define mc2_intr_CPU_MASK_STATUS_reserved5_ALIGN                   0
#define mc2_intr_CPU_MASK_STATUS_reserved5_BITS                    3
#define mc2_intr_CPU_MASK_STATUS_reserved5_SHIFT                   4


#define mc2_intr_CPU_MASK_STATUS_UBUS0_VQ_OVERFLOW_MASK            0x00000008
#define mc2_intr_CPU_MASK_STATUS_UBUS0_VQ_OVERFLOW_ALIGN           0
#define mc2_intr_CPU_MASK_STATUS_UBUS0_VQ_OVERFLOW_BITS            1
#define mc2_intr_CPU_MASK_STATUS_UBUS0_VQ_OVERFLOW_SHIFT           3
#define mc2_intr_CPU_MASK_STATUS_UBUS0_VQ_OVERFLOW_DEFAULT         0x00000000


#define mc2_intr_CPU_MASK_STATUS_reserved6_MASK                    0x00000007
#define mc2_intr_CPU_MASK_STATUS_reserved6_ALIGN                   0
#define mc2_intr_CPU_MASK_STATUS_reserved6_BITS                    3
#define mc2_intr_CPU_MASK_STATUS_reserved6_SHIFT                   0




#define mc2_intr_CPU_MASK_SET_DFI_ERROR_INTR_MASK                  0x80000000
#define mc2_intr_CPU_MASK_SET_DFI_ERROR_INTR_ALIGN                 0
#define mc2_intr_CPU_MASK_SET_DFI_ERROR_INTR_BITS                  1
#define mc2_intr_CPU_MASK_SET_DFI_ERROR_INTR_SHIFT                 31
#define mc2_intr_CPU_MASK_SET_DFI_ERROR_INTR_DEFAULT               0x00000001


#define mc2_intr_CPU_MASK_SET_reserved0_MASK                       0x40000000
#define mc2_intr_CPU_MASK_SET_reserved0_ALIGN                      0
#define mc2_intr_CPU_MASK_SET_reserved0_BITS                       1
#define mc2_intr_CPU_MASK_SET_reserved0_SHIFT                      30


#define mc2_intr_CPU_MASK_SET_WBF_ERR_INTR_MASK                    0x20000000
#define mc2_intr_CPU_MASK_SET_WBF_ERR_INTR_ALIGN                   0
#define mc2_intr_CPU_MASK_SET_WBF_ERR_INTR_BITS                    1
#define mc2_intr_CPU_MASK_SET_WBF_ERR_INTR_SHIFT                   29
#define mc2_intr_CPU_MASK_SET_WBF_ERR_INTR_DEFAULT                 0x00000001


#define mc2_intr_CPU_MASK_SET_STA_TMR_EXP_INTR_MASK                0x10000000
#define mc2_intr_CPU_MASK_SET_STA_TMR_EXP_INTR_ALIGN               0
#define mc2_intr_CPU_MASK_SET_STA_TMR_EXP_INTR_BITS                1
#define mc2_intr_CPU_MASK_SET_STA_TMR_EXP_INTR_SHIFT               28
#define mc2_intr_CPU_MASK_SET_STA_TMR_EXP_INTR_DEFAULT             0x00000001


#define mc2_intr_CPU_MASK_SET_reserved1_MASK                       0x0c000000
#define mc2_intr_CPU_MASK_SET_reserved1_ALIGN                      0
#define mc2_intr_CPU_MASK_SET_reserved1_BITS                       2
#define mc2_intr_CPU_MASK_SET_reserved1_SHIFT                      26


#define mc2_intr_CPU_MASK_SET_CAP_FIFO_INTR_MASK                   0x02000000
#define mc2_intr_CPU_MASK_SET_CAP_FIFO_INTR_ALIGN                  0
#define mc2_intr_CPU_MASK_SET_CAP_FIFO_INTR_BITS                   1
#define mc2_intr_CPU_MASK_SET_CAP_FIFO_INTR_SHIFT                  25
#define mc2_intr_CPU_MASK_SET_CAP_FIFO_INTR_DEFAULT                0x00000001


#define mc2_intr_CPU_MASK_SET_CAP_DONE_INTR_MASK                   0x01000000
#define mc2_intr_CPU_MASK_SET_CAP_DONE_INTR_ALIGN                  0
#define mc2_intr_CPU_MASK_SET_CAP_DONE_INTR_BITS                   1
#define mc2_intr_CPU_MASK_SET_CAP_DONE_INTR_SHIFT                  24
#define mc2_intr_CPU_MASK_SET_CAP_DONE_INTR_DEFAULT                0x00000001


#define mc2_intr_CPU_MASK_SET_reserved2_MASK                       0x00f00000
#define mc2_intr_CPU_MASK_SET_reserved2_ALIGN                      0
#define mc2_intr_CPU_MASK_SET_reserved2_BITS                       4
#define mc2_intr_CPU_MASK_SET_reserved2_SHIFT                      20


#define mc2_intr_CPU_MASK_SET_EDIS_EMX_ERR_INTR_MASK               0x00080000
#define mc2_intr_CPU_MASK_SET_EDIS_EMX_ERR_INTR_ALIGN              0
#define mc2_intr_CPU_MASK_SET_EDIS_EMX_ERR_INTR_BITS               1
#define mc2_intr_CPU_MASK_SET_EDIS_EMX_ERR_INTR_SHIFT              19
#define mc2_intr_CPU_MASK_SET_EDIS_EMX_ERR_INTR_DEFAULT            0x00000001


#define mc2_intr_CPU_MASK_SET_EDIS_RDERR_INTR_MASK                 0x00040000
#define mc2_intr_CPU_MASK_SET_EDIS_RDERR_INTR_ALIGN                0
#define mc2_intr_CPU_MASK_SET_EDIS_RDERR_INTR_BITS                 1
#define mc2_intr_CPU_MASK_SET_EDIS_RDERR_INTR_SHIFT                18
#define mc2_intr_CPU_MASK_SET_EDIS_RDERR_INTR_DEFAULT              0x00000001


#define mc2_intr_CPU_MASK_SET_EDIS_STALLED_INTR_MASK               0x00020000
#define mc2_intr_CPU_MASK_SET_EDIS_STALLED_INTR_ALIGN              0
#define mc2_intr_CPU_MASK_SET_EDIS_STALLED_INTR_BITS               1
#define mc2_intr_CPU_MASK_SET_EDIS_STALLED_INTR_SHIFT              17
#define mc2_intr_CPU_MASK_SET_EDIS_STALLED_INTR_DEFAULT            0x00000001


#define mc2_intr_CPU_MASK_SET_EDIS_DONE_INTR_MASK                  0x00010000
#define mc2_intr_CPU_MASK_SET_EDIS_DONE_INTR_ALIGN                 0
#define mc2_intr_CPU_MASK_SET_EDIS_DONE_INTR_BITS                  1
#define mc2_intr_CPU_MASK_SET_EDIS_DONE_INTR_SHIFT                 16
#define mc2_intr_CPU_MASK_SET_EDIS_DONE_INTR_DEFAULT               0x00000001


#define mc2_intr_CPU_MASK_SET_reserved3_MASK                       0x00008000
#define mc2_intr_CPU_MASK_SET_reserved3_ALIGN                      0
#define mc2_intr_CPU_MASK_SET_reserved3_BITS                       1
#define mc2_intr_CPU_MASK_SET_reserved3_SHIFT                      15


#define mc2_intr_CPU_MASK_SET_AXI1_EMX_ERR_INTR_MASK               0x00004000
#define mc2_intr_CPU_MASK_SET_AXI1_EMX_ERR_INTR_ALIGN              0
#define mc2_intr_CPU_MASK_SET_AXI1_EMX_ERR_INTR_BITS               1
#define mc2_intr_CPU_MASK_SET_AXI1_EMX_ERR_INTR_SHIFT              14
#define mc2_intr_CPU_MASK_SET_AXI1_EMX_ERR_INTR_DEFAULT            0x00000001


#define mc2_intr_CPU_MASK_SET_AXI1_RMX_ERR_INTR_MASK               0x00002000
#define mc2_intr_CPU_MASK_SET_AXI1_RMX_ERR_INTR_ALIGN              0
#define mc2_intr_CPU_MASK_SET_AXI1_RMX_ERR_INTR_BITS               1
#define mc2_intr_CPU_MASK_SET_AXI1_RMX_ERR_INTR_SHIFT              13
#define mc2_intr_CPU_MASK_SET_AXI1_RMX_ERR_INTR_DEFAULT            0x00000001


#define mc2_intr_CPU_MASK_SET_reserved4_MASK                       0x00001c00
#define mc2_intr_CPU_MASK_SET_reserved4_ALIGN                      0
#define mc2_intr_CPU_MASK_SET_reserved4_BITS                       3
#define mc2_intr_CPU_MASK_SET_reserved4_SHIFT                      10


#define mc2_intr_CPU_MASK_SET_AXI0_EMX_ERR_INTR_MASK               0x00000200
#define mc2_intr_CPU_MASK_SET_AXI0_EMX_ERR_INTR_ALIGN              0
#define mc2_intr_CPU_MASK_SET_AXI0_EMX_ERR_INTR_BITS               1
#define mc2_intr_CPU_MASK_SET_AXI0_EMX_ERR_INTR_SHIFT              9
#define mc2_intr_CPU_MASK_SET_AXI0_EMX_ERR_INTR_DEFAULT            0x00000001


#define mc2_intr_CPU_MASK_SET_AXI0_RMX_ERR_INTR_MASK               0x00000100
#define mc2_intr_CPU_MASK_SET_AXI0_RMX_ERR_INTR_ALIGN              0
#define mc2_intr_CPU_MASK_SET_AXI0_RMX_ERR_INTR_BITS               1
#define mc2_intr_CPU_MASK_SET_AXI0_RMX_ERR_INTR_SHIFT              8
#define mc2_intr_CPU_MASK_SET_AXI0_RMX_ERR_INTR_DEFAULT            0x00000001


#define mc2_intr_CPU_MASK_SET_UBUS1_VQ_OVERFLOW_MASK               0x00000080
#define mc2_intr_CPU_MASK_SET_UBUS1_VQ_OVERFLOW_ALIGN              0
#define mc2_intr_CPU_MASK_SET_UBUS1_VQ_OVERFLOW_BITS               1
#define mc2_intr_CPU_MASK_SET_UBUS1_VQ_OVERFLOW_SHIFT              7
#define mc2_intr_CPU_MASK_SET_UBUS1_VQ_OVERFLOW_DEFAULT            0x00000000


#define mc2_intr_CPU_MASK_SET_reserved5_MASK                       0x00000070
#define mc2_intr_CPU_MASK_SET_reserved5_ALIGN                      0
#define mc2_intr_CPU_MASK_SET_reserved5_BITS                       3
#define mc2_intr_CPU_MASK_SET_reserved5_SHIFT                      4


#define mc2_intr_CPU_MASK_SET_UBUS0_VQ_OVERFLOW_MASK               0x00000008
#define mc2_intr_CPU_MASK_SET_UBUS0_VQ_OVERFLOW_ALIGN              0
#define mc2_intr_CPU_MASK_SET_UBUS0_VQ_OVERFLOW_BITS               1
#define mc2_intr_CPU_MASK_SET_UBUS0_VQ_OVERFLOW_SHIFT              3
#define mc2_intr_CPU_MASK_SET_UBUS0_VQ_OVERFLOW_DEFAULT            0x00000000


#define mc2_intr_CPU_MASK_SET_reserved6_MASK                       0x00000007
#define mc2_intr_CPU_MASK_SET_reserved6_ALIGN                      0
#define mc2_intr_CPU_MASK_SET_reserved6_BITS                       3
#define mc2_intr_CPU_MASK_SET_reserved6_SHIFT                      0




#define mc2_intr_CPU_MASK_CLEAR_DFI_ERROR_INTR_MASK                0x80000000
#define mc2_intr_CPU_MASK_CLEAR_DFI_ERROR_INTR_ALIGN               0
#define mc2_intr_CPU_MASK_CLEAR_DFI_ERROR_INTR_BITS                1
#define mc2_intr_CPU_MASK_CLEAR_DFI_ERROR_INTR_SHIFT               31
#define mc2_intr_CPU_MASK_CLEAR_DFI_ERROR_INTR_DEFAULT             0x00000001


#define mc2_intr_CPU_MASK_CLEAR_reserved0_MASK                     0x40000000
#define mc2_intr_CPU_MASK_CLEAR_reserved0_ALIGN                    0
#define mc2_intr_CPU_MASK_CLEAR_reserved0_BITS                     1
#define mc2_intr_CPU_MASK_CLEAR_reserved0_SHIFT                    30


#define mc2_intr_CPU_MASK_CLEAR_WBF_ERR_INTR_MASK                  0x20000000
#define mc2_intr_CPU_MASK_CLEAR_WBF_ERR_INTR_ALIGN                 0
#define mc2_intr_CPU_MASK_CLEAR_WBF_ERR_INTR_BITS                  1
#define mc2_intr_CPU_MASK_CLEAR_WBF_ERR_INTR_SHIFT                 29
#define mc2_intr_CPU_MASK_CLEAR_WBF_ERR_INTR_DEFAULT               0x00000001


#define mc2_intr_CPU_MASK_CLEAR_STA_TMR_EXP_INTR_MASK              0x10000000
#define mc2_intr_CPU_MASK_CLEAR_STA_TMR_EXP_INTR_ALIGN             0
#define mc2_intr_CPU_MASK_CLEAR_STA_TMR_EXP_INTR_BITS              1
#define mc2_intr_CPU_MASK_CLEAR_STA_TMR_EXP_INTR_SHIFT             28
#define mc2_intr_CPU_MASK_CLEAR_STA_TMR_EXP_INTR_DEFAULT           0x00000001


#define mc2_intr_CPU_MASK_CLEAR_reserved1_MASK                     0x0c000000
#define mc2_intr_CPU_MASK_CLEAR_reserved1_ALIGN                    0
#define mc2_intr_CPU_MASK_CLEAR_reserved1_BITS                     2
#define mc2_intr_CPU_MASK_CLEAR_reserved1_SHIFT                    26


#define mc2_intr_CPU_MASK_CLEAR_CAP_FIFO_INTR_MASK                 0x02000000
#define mc2_intr_CPU_MASK_CLEAR_CAP_FIFO_INTR_ALIGN                0
#define mc2_intr_CPU_MASK_CLEAR_CAP_FIFO_INTR_BITS                 1
#define mc2_intr_CPU_MASK_CLEAR_CAP_FIFO_INTR_SHIFT                25
#define mc2_intr_CPU_MASK_CLEAR_CAP_FIFO_INTR_DEFAULT              0x00000001


#define mc2_intr_CPU_MASK_CLEAR_CAP_DONE_INTR_MASK                 0x01000000
#define mc2_intr_CPU_MASK_CLEAR_CAP_DONE_INTR_ALIGN                0
#define mc2_intr_CPU_MASK_CLEAR_CAP_DONE_INTR_BITS                 1
#define mc2_intr_CPU_MASK_CLEAR_CAP_DONE_INTR_SHIFT                24
#define mc2_intr_CPU_MASK_CLEAR_CAP_DONE_INTR_DEFAULT              0x00000001


#define mc2_intr_CPU_MASK_CLEAR_reserved2_MASK                     0x00f00000
#define mc2_intr_CPU_MASK_CLEAR_reserved2_ALIGN                    0
#define mc2_intr_CPU_MASK_CLEAR_reserved2_BITS                     4
#define mc2_intr_CPU_MASK_CLEAR_reserved2_SHIFT                    20


#define mc2_intr_CPU_MASK_CLEAR_EDIS_EMX_ERR_INTR_MASK             0x00080000
#define mc2_intr_CPU_MASK_CLEAR_EDIS_EMX_ERR_INTR_ALIGN            0
#define mc2_intr_CPU_MASK_CLEAR_EDIS_EMX_ERR_INTR_BITS             1
#define mc2_intr_CPU_MASK_CLEAR_EDIS_EMX_ERR_INTR_SHIFT            19
#define mc2_intr_CPU_MASK_CLEAR_EDIS_EMX_ERR_INTR_DEFAULT          0x00000001


#define mc2_intr_CPU_MASK_CLEAR_EDIS_RDERR_INTR_MASK               0x00040000
#define mc2_intr_CPU_MASK_CLEAR_EDIS_RDERR_INTR_ALIGN              0
#define mc2_intr_CPU_MASK_CLEAR_EDIS_RDERR_INTR_BITS               1
#define mc2_intr_CPU_MASK_CLEAR_EDIS_RDERR_INTR_SHIFT              18
#define mc2_intr_CPU_MASK_CLEAR_EDIS_RDERR_INTR_DEFAULT            0x00000001


#define mc2_intr_CPU_MASK_CLEAR_EDIS_STALLED_INTR_MASK             0x00020000
#define mc2_intr_CPU_MASK_CLEAR_EDIS_STALLED_INTR_ALIGN            0
#define mc2_intr_CPU_MASK_CLEAR_EDIS_STALLED_INTR_BITS             1
#define mc2_intr_CPU_MASK_CLEAR_EDIS_STALLED_INTR_SHIFT            17
#define mc2_intr_CPU_MASK_CLEAR_EDIS_STALLED_INTR_DEFAULT          0x00000001


#define mc2_intr_CPU_MASK_CLEAR_EDIS_DONE_INTR_MASK                0x00010000
#define mc2_intr_CPU_MASK_CLEAR_EDIS_DONE_INTR_ALIGN               0
#define mc2_intr_CPU_MASK_CLEAR_EDIS_DONE_INTR_BITS                1
#define mc2_intr_CPU_MASK_CLEAR_EDIS_DONE_INTR_SHIFT               16
#define mc2_intr_CPU_MASK_CLEAR_EDIS_DONE_INTR_DEFAULT             0x00000001


#define mc2_intr_CPU_MASK_CLEAR_reserved3_MASK                     0x00008000
#define mc2_intr_CPU_MASK_CLEAR_reserved3_ALIGN                    0
#define mc2_intr_CPU_MASK_CLEAR_reserved3_BITS                     1
#define mc2_intr_CPU_MASK_CLEAR_reserved3_SHIFT                    15


#define mc2_intr_CPU_MASK_CLEAR_AXI1_EMX_ERR_INTR_MASK             0x00004000
#define mc2_intr_CPU_MASK_CLEAR_AXI1_EMX_ERR_INTR_ALIGN            0
#define mc2_intr_CPU_MASK_CLEAR_AXI1_EMX_ERR_INTR_BITS             1
#define mc2_intr_CPU_MASK_CLEAR_AXI1_EMX_ERR_INTR_SHIFT            14
#define mc2_intr_CPU_MASK_CLEAR_AXI1_EMX_ERR_INTR_DEFAULT          0x00000001


#define mc2_intr_CPU_MASK_CLEAR_AXI1_RMX_ERR_INTR_MASK             0x00002000
#define mc2_intr_CPU_MASK_CLEAR_AXI1_RMX_ERR_INTR_ALIGN            0
#define mc2_intr_CPU_MASK_CLEAR_AXI1_RMX_ERR_INTR_BITS             1
#define mc2_intr_CPU_MASK_CLEAR_AXI1_RMX_ERR_INTR_SHIFT            13
#define mc2_intr_CPU_MASK_CLEAR_AXI1_RMX_ERR_INTR_DEFAULT          0x00000001


#define mc2_intr_CPU_MASK_CLEAR_reserved4_MASK                     0x00001c00
#define mc2_intr_CPU_MASK_CLEAR_reserved4_ALIGN                    0
#define mc2_intr_CPU_MASK_CLEAR_reserved4_BITS                     3
#define mc2_intr_CPU_MASK_CLEAR_reserved4_SHIFT                    10


#define mc2_intr_CPU_MASK_CLEAR_AXI0_EMX_ERR_INTR_MASK             0x00000200
#define mc2_intr_CPU_MASK_CLEAR_AXI0_EMX_ERR_INTR_ALIGN            0
#define mc2_intr_CPU_MASK_CLEAR_AXI0_EMX_ERR_INTR_BITS             1
#define mc2_intr_CPU_MASK_CLEAR_AXI0_EMX_ERR_INTR_SHIFT            9
#define mc2_intr_CPU_MASK_CLEAR_AXI0_EMX_ERR_INTR_DEFAULT          0x00000001


#define mc2_intr_CPU_MASK_CLEAR_AXI0_RMX_ERR_INTR_MASK             0x00000100
#define mc2_intr_CPU_MASK_CLEAR_AXI0_RMX_ERR_INTR_ALIGN            0
#define mc2_intr_CPU_MASK_CLEAR_AXI0_RMX_ERR_INTR_BITS             1
#define mc2_intr_CPU_MASK_CLEAR_AXI0_RMX_ERR_INTR_SHIFT            8
#define mc2_intr_CPU_MASK_CLEAR_AXI0_RMX_ERR_INTR_DEFAULT          0x00000001


#define mc2_intr_CPU_MASK_CLEAR_UBUS1_VQ_OVERFLOW_MASK             0x00000080
#define mc2_intr_CPU_MASK_CLEAR_UBUS1_VQ_OVERFLOW_ALIGN            0
#define mc2_intr_CPU_MASK_CLEAR_UBUS1_VQ_OVERFLOW_BITS             1
#define mc2_intr_CPU_MASK_CLEAR_UBUS1_VQ_OVERFLOW_SHIFT            7
#define mc2_intr_CPU_MASK_CLEAR_UBUS1_VQ_OVERFLOW_DEFAULT          0x00000000


#define mc2_intr_CPU_MASK_CLEAR_reserved5_MASK                     0x00000070
#define mc2_intr_CPU_MASK_CLEAR_reserved5_ALIGN                    0
#define mc2_intr_CPU_MASK_CLEAR_reserved5_BITS                     3
#define mc2_intr_CPU_MASK_CLEAR_reserved5_SHIFT                    4


#define mc2_intr_CPU_MASK_CLEAR_UBUS0_VQ_OVERFLOW_MASK             0x00000008
#define mc2_intr_CPU_MASK_CLEAR_UBUS0_VQ_OVERFLOW_ALIGN            0
#define mc2_intr_CPU_MASK_CLEAR_UBUS0_VQ_OVERFLOW_BITS             1
#define mc2_intr_CPU_MASK_CLEAR_UBUS0_VQ_OVERFLOW_SHIFT            3
#define mc2_intr_CPU_MASK_CLEAR_UBUS0_VQ_OVERFLOW_DEFAULT          0x00000000


#define mc2_intr_CPU_MASK_CLEAR_reserved6_MASK                     0x00000007
#define mc2_intr_CPU_MASK_CLEAR_reserved6_ALIGN                    0
#define mc2_intr_CPU_MASK_CLEAR_reserved6_BITS                     3
#define mc2_intr_CPU_MASK_CLEAR_reserved6_SHIFT                    0




#define mc2_sec_intr_CPU_STATUS_reserved0_MASK                     0xffff0000
#define mc2_sec_intr_CPU_STATUS_reserved0_ALIGN                    0
#define mc2_sec_intr_CPU_STATUS_reserved0_BITS                     16
#define mc2_sec_intr_CPU_STATUS_reserved0_SHIFT                    16


#define mc2_sec_intr_CPU_STATUS_EDIS_SCRM_ERR_INTR_MASK            0x00008000
#define mc2_sec_intr_CPU_STATUS_EDIS_SCRM_ERR_INTR_ALIGN           0
#define mc2_sec_intr_CPU_STATUS_EDIS_SCRM_ERR_INTR_BITS            1
#define mc2_sec_intr_CPU_STATUS_EDIS_SCRM_ERR_INTR_SHIFT           15
#define mc2_sec_intr_CPU_STATUS_EDIS_SCRM_ERR_INTR_DEFAULT         0x00000000


#define mc2_sec_intr_CPU_STATUS_EDIS_SRAM_ERR_INTR_MASK            0x00004000
#define mc2_sec_intr_CPU_STATUS_EDIS_SRAM_ERR_INTR_ALIGN           0
#define mc2_sec_intr_CPU_STATUS_EDIS_SRAM_ERR_INTR_BITS            1
#define mc2_sec_intr_CPU_STATUS_EDIS_SRAM_ERR_INTR_SHIFT           14
#define mc2_sec_intr_CPU_STATUS_EDIS_SRAM_ERR_INTR_DEFAULT         0x00000000


#define mc2_sec_intr_CPU_STATUS_EDIS_DRAM_SZ_ERR_INTR_MASK         0x00002000
#define mc2_sec_intr_CPU_STATUS_EDIS_DRAM_SZ_ERR_INTR_ALIGN        0
#define mc2_sec_intr_CPU_STATUS_EDIS_DRAM_SZ_ERR_INTR_BITS         1
#define mc2_sec_intr_CPU_STATUS_EDIS_DRAM_SZ_ERR_INTR_SHIFT        13
#define mc2_sec_intr_CPU_STATUS_EDIS_DRAM_SZ_ERR_INTR_DEFAULT      0x00000000


#define mc2_sec_intr_CPU_STATUS_EDIS_RNG_CHK_ERR_INTR_MASK         0x00001000
#define mc2_sec_intr_CPU_STATUS_EDIS_RNG_CHK_ERR_INTR_ALIGN        0
#define mc2_sec_intr_CPU_STATUS_EDIS_RNG_CHK_ERR_INTR_BITS         1
#define mc2_sec_intr_CPU_STATUS_EDIS_RNG_CHK_ERR_INTR_SHIFT        12
#define mc2_sec_intr_CPU_STATUS_EDIS_RNG_CHK_ERR_INTR_DEFAULT      0x00000000


#define mc2_sec_intr_CPU_STATUS_AXI_SCRM_ERR_INTR_MASK             0x00000800
#define mc2_sec_intr_CPU_STATUS_AXI_SCRM_ERR_INTR_ALIGN            0
#define mc2_sec_intr_CPU_STATUS_AXI_SCRM_ERR_INTR_BITS             1
#define mc2_sec_intr_CPU_STATUS_AXI_SCRM_ERR_INTR_SHIFT            11
#define mc2_sec_intr_CPU_STATUS_AXI_SCRM_ERR_INTR_DEFAULT          0x00000000


#define mc2_sec_intr_CPU_STATUS_AXI_SRAM_ERR_INTR_MASK             0x00000400
#define mc2_sec_intr_CPU_STATUS_AXI_SRAM_ERR_INTR_ALIGN            0
#define mc2_sec_intr_CPU_STATUS_AXI_SRAM_ERR_INTR_BITS             1
#define mc2_sec_intr_CPU_STATUS_AXI_SRAM_ERR_INTR_SHIFT            10
#define mc2_sec_intr_CPU_STATUS_AXI_SRAM_ERR_INTR_DEFAULT          0x00000000


#define mc2_sec_intr_CPU_STATUS_AXI_DRAM_SZ_ERR_INTR_MASK          0x00000200
#define mc2_sec_intr_CPU_STATUS_AXI_DRAM_SZ_ERR_INTR_ALIGN         0
#define mc2_sec_intr_CPU_STATUS_AXI_DRAM_SZ_ERR_INTR_BITS          1
#define mc2_sec_intr_CPU_STATUS_AXI_DRAM_SZ_ERR_INTR_SHIFT         9
#define mc2_sec_intr_CPU_STATUS_AXI_DRAM_SZ_ERR_INTR_DEFAULT       0x00000000


#define mc2_sec_intr_CPU_STATUS_AXI_RNG_CHK_ERR_INTR_MASK          0x00000100
#define mc2_sec_intr_CPU_STATUS_AXI_RNG_CHK_ERR_INTR_ALIGN         0
#define mc2_sec_intr_CPU_STATUS_AXI_RNG_CHK_ERR_INTR_BITS          1
#define mc2_sec_intr_CPU_STATUS_AXI_RNG_CHK_ERR_INTR_SHIFT         8
#define mc2_sec_intr_CPU_STATUS_AXI_RNG_CHK_ERR_INTR_DEFAULT       0x00000000


#define mc2_sec_intr_CPU_STATUS_UBUS1_SCRM_ERR_INTR_MASK           0x00000080
#define mc2_sec_intr_CPU_STATUS_UBUS1_SCRM_ERR_INTR_ALIGN          0
#define mc2_sec_intr_CPU_STATUS_UBUS1_SCRM_ERR_INTR_BITS           1
#define mc2_sec_intr_CPU_STATUS_UBUS1_SCRM_ERR_INTR_SHIFT          7
#define mc2_sec_intr_CPU_STATUS_UBUS1_SCRM_ERR_INTR_DEFAULT        0x00000000


#define mc2_sec_intr_CPU_STATUS_UBUS1_SRAM_ERR_INTR_MASK           0x00000040
#define mc2_sec_intr_CPU_STATUS_UBUS1_SRAM_ERR_INTR_ALIGN          0
#define mc2_sec_intr_CPU_STATUS_UBUS1_SRAM_ERR_INTR_BITS           1
#define mc2_sec_intr_CPU_STATUS_UBUS1_SRAM_ERR_INTR_SHIFT          6
#define mc2_sec_intr_CPU_STATUS_UBUS1_SRAM_ERR_INTR_DEFAULT        0x00000000


#define mc2_sec_intr_CPU_STATUS_UBUS1_DRAM_SZ_ERR_INTR_MASK        0x00000020
#define mc2_sec_intr_CPU_STATUS_UBUS1_DRAM_SZ_ERR_INTR_ALIGN       0
#define mc2_sec_intr_CPU_STATUS_UBUS1_DRAM_SZ_ERR_INTR_BITS        1
#define mc2_sec_intr_CPU_STATUS_UBUS1_DRAM_SZ_ERR_INTR_SHIFT       5
#define mc2_sec_intr_CPU_STATUS_UBUS1_DRAM_SZ_ERR_INTR_DEFAULT     0x00000000


#define mc2_sec_intr_CPU_STATUS_UBUS1_RNG_CHK_ERR_INTR_MASK        0x00000010
#define mc2_sec_intr_CPU_STATUS_UBUS1_RNG_CHK_ERR_INTR_ALIGN       0
#define mc2_sec_intr_CPU_STATUS_UBUS1_RNG_CHK_ERR_INTR_BITS        1
#define mc2_sec_intr_CPU_STATUS_UBUS1_RNG_CHK_ERR_INTR_SHIFT       4
#define mc2_sec_intr_CPU_STATUS_UBUS1_RNG_CHK_ERR_INTR_DEFAULT     0x00000000


#define mc2_sec_intr_CPU_STATUS_UBUS0_SCRM_ERR_INTR_MASK           0x00000008
#define mc2_sec_intr_CPU_STATUS_UBUS0_SCRM_ERR_INTR_ALIGN          0
#define mc2_sec_intr_CPU_STATUS_UBUS0_SCRM_ERR_INTR_BITS           1
#define mc2_sec_intr_CPU_STATUS_UBUS0_SCRM_ERR_INTR_SHIFT          3
#define mc2_sec_intr_CPU_STATUS_UBUS0_SCRM_ERR_INTR_DEFAULT        0x00000000


#define mc2_sec_intr_CPU_STATUS_UBUS0_SRAM_ERR_INTR_MASK           0x00000004
#define mc2_sec_intr_CPU_STATUS_UBUS0_SRAM_ERR_INTR_ALIGN          0
#define mc2_sec_intr_CPU_STATUS_UBUS0_SRAM_ERR_INTR_BITS           1
#define mc2_sec_intr_CPU_STATUS_UBUS0_SRAM_ERR_INTR_SHIFT          2
#define mc2_sec_intr_CPU_STATUS_UBUS0_SRAM_ERR_INTR_DEFAULT        0x00000000


#define mc2_sec_intr_CPU_STATUS_UBUS0_DRAM_SZ_ERR_INTR_MASK        0x00000002
#define mc2_sec_intr_CPU_STATUS_UBUS0_DRAM_SZ_ERR_INTR_ALIGN       0
#define mc2_sec_intr_CPU_STATUS_UBUS0_DRAM_SZ_ERR_INTR_BITS        1
#define mc2_sec_intr_CPU_STATUS_UBUS0_DRAM_SZ_ERR_INTR_SHIFT       1
#define mc2_sec_intr_CPU_STATUS_UBUS0_DRAM_SZ_ERR_INTR_DEFAULT     0x00000000


#define mc2_sec_intr_CPU_STATUS_UBUS0_RNG_CHK_ERR_INTR_MASK        0x00000001
#define mc2_sec_intr_CPU_STATUS_UBUS0_RNG_CHK_ERR_INTR_ALIGN       0
#define mc2_sec_intr_CPU_STATUS_UBUS0_RNG_CHK_ERR_INTR_BITS        1
#define mc2_sec_intr_CPU_STATUS_UBUS0_RNG_CHK_ERR_INTR_SHIFT       0
#define mc2_sec_intr_CPU_STATUS_UBUS0_RNG_CHK_ERR_INTR_DEFAULT     0x00000000




#define mc2_sec_intr_CPU_SET_reserved0_MASK                        0xffff0000
#define mc2_sec_intr_CPU_SET_reserved0_ALIGN                       0
#define mc2_sec_intr_CPU_SET_reserved0_BITS                        16
#define mc2_sec_intr_CPU_SET_reserved0_SHIFT                       16


#define mc2_sec_intr_CPU_SET_EDIS_SCRM_ERR_INTR_MASK               0x00008000
#define mc2_sec_intr_CPU_SET_EDIS_SCRM_ERR_INTR_ALIGN              0
#define mc2_sec_intr_CPU_SET_EDIS_SCRM_ERR_INTR_BITS               1
#define mc2_sec_intr_CPU_SET_EDIS_SCRM_ERR_INTR_SHIFT              15
#define mc2_sec_intr_CPU_SET_EDIS_SCRM_ERR_INTR_DEFAULT            0x00000000


#define mc2_sec_intr_CPU_SET_EDIS_SRAM_ERR_INTR_MASK               0x00004000
#define mc2_sec_intr_CPU_SET_EDIS_SRAM_ERR_INTR_ALIGN              0
#define mc2_sec_intr_CPU_SET_EDIS_SRAM_ERR_INTR_BITS               1
#define mc2_sec_intr_CPU_SET_EDIS_SRAM_ERR_INTR_SHIFT              14
#define mc2_sec_intr_CPU_SET_EDIS_SRAM_ERR_INTR_DEFAULT            0x00000000


#define mc2_sec_intr_CPU_SET_EDIS_DRAM_SZ_ERR_INTR_MASK            0x00002000
#define mc2_sec_intr_CPU_SET_EDIS_DRAM_SZ_ERR_INTR_ALIGN           0
#define mc2_sec_intr_CPU_SET_EDIS_DRAM_SZ_ERR_INTR_BITS            1
#define mc2_sec_intr_CPU_SET_EDIS_DRAM_SZ_ERR_INTR_SHIFT           13
#define mc2_sec_intr_CPU_SET_EDIS_DRAM_SZ_ERR_INTR_DEFAULT         0x00000000


#define mc2_sec_intr_CPU_SET_EDIS_RNG_CHK_ERR_INTR_MASK            0x00001000
#define mc2_sec_intr_CPU_SET_EDIS_RNG_CHK_ERR_INTR_ALIGN           0
#define mc2_sec_intr_CPU_SET_EDIS_RNG_CHK_ERR_INTR_BITS            1
#define mc2_sec_intr_CPU_SET_EDIS_RNG_CHK_ERR_INTR_SHIFT           12
#define mc2_sec_intr_CPU_SET_EDIS_RNG_CHK_ERR_INTR_DEFAULT         0x00000000


#define mc2_sec_intr_CPU_SET_AXI_SCRM_ERR_INTR_MASK                0x00000800
#define mc2_sec_intr_CPU_SET_AXI_SCRM_ERR_INTR_ALIGN               0
#define mc2_sec_intr_CPU_SET_AXI_SCRM_ERR_INTR_BITS                1
#define mc2_sec_intr_CPU_SET_AXI_SCRM_ERR_INTR_SHIFT               11
#define mc2_sec_intr_CPU_SET_AXI_SCRM_ERR_INTR_DEFAULT             0x00000000


#define mc2_sec_intr_CPU_SET_AXI_SRAM_ERR_INTR_MASK                0x00000400
#define mc2_sec_intr_CPU_SET_AXI_SRAM_ERR_INTR_ALIGN               0
#define mc2_sec_intr_CPU_SET_AXI_SRAM_ERR_INTR_BITS                1
#define mc2_sec_intr_CPU_SET_AXI_SRAM_ERR_INTR_SHIFT               10
#define mc2_sec_intr_CPU_SET_AXI_SRAM_ERR_INTR_DEFAULT             0x00000000


#define mc2_sec_intr_CPU_SET_AXI_DRAM_SZ_ERR_INTR_MASK             0x00000200
#define mc2_sec_intr_CPU_SET_AXI_DRAM_SZ_ERR_INTR_ALIGN            0
#define mc2_sec_intr_CPU_SET_AXI_DRAM_SZ_ERR_INTR_BITS             1
#define mc2_sec_intr_CPU_SET_AXI_DRAM_SZ_ERR_INTR_SHIFT            9
#define mc2_sec_intr_CPU_SET_AXI_DRAM_SZ_ERR_INTR_DEFAULT          0x00000000


#define mc2_sec_intr_CPU_SET_AXI_RNG_CHK_ERR_INTR_MASK             0x00000100
#define mc2_sec_intr_CPU_SET_AXI_RNG_CHK_ERR_INTR_ALIGN            0
#define mc2_sec_intr_CPU_SET_AXI_RNG_CHK_ERR_INTR_BITS             1
#define mc2_sec_intr_CPU_SET_AXI_RNG_CHK_ERR_INTR_SHIFT            8
#define mc2_sec_intr_CPU_SET_AXI_RNG_CHK_ERR_INTR_DEFAULT          0x00000000


#define mc2_sec_intr_CPU_SET_UBUS1_SCRM_ERR_INTR_MASK              0x00000080
#define mc2_sec_intr_CPU_SET_UBUS1_SCRM_ERR_INTR_ALIGN             0
#define mc2_sec_intr_CPU_SET_UBUS1_SCRM_ERR_INTR_BITS              1
#define mc2_sec_intr_CPU_SET_UBUS1_SCRM_ERR_INTR_SHIFT             7
#define mc2_sec_intr_CPU_SET_UBUS1_SCRM_ERR_INTR_DEFAULT           0x00000000


#define mc2_sec_intr_CPU_SET_UBUS1_SRAM_ERR_INTR_MASK              0x00000040
#define mc2_sec_intr_CPU_SET_UBUS1_SRAM_ERR_INTR_ALIGN             0
#define mc2_sec_intr_CPU_SET_UBUS1_SRAM_ERR_INTR_BITS              1
#define mc2_sec_intr_CPU_SET_UBUS1_SRAM_ERR_INTR_SHIFT             6
#define mc2_sec_intr_CPU_SET_UBUS1_SRAM_ERR_INTR_DEFAULT           0x00000000


#define mc2_sec_intr_CPU_SET_UBUS1_DRAM_SZ_ERR_INTR_MASK           0x00000020
#define mc2_sec_intr_CPU_SET_UBUS1_DRAM_SZ_ERR_INTR_ALIGN          0
#define mc2_sec_intr_CPU_SET_UBUS1_DRAM_SZ_ERR_INTR_BITS           1
#define mc2_sec_intr_CPU_SET_UBUS1_DRAM_SZ_ERR_INTR_SHIFT          5
#define mc2_sec_intr_CPU_SET_UBUS1_DRAM_SZ_ERR_INTR_DEFAULT        0x00000000


#define mc2_sec_intr_CPU_SET_UBUS1_RNG_CHK_ERR_INTR_MASK           0x00000010
#define mc2_sec_intr_CPU_SET_UBUS1_RNG_CHK_ERR_INTR_ALIGN          0
#define mc2_sec_intr_CPU_SET_UBUS1_RNG_CHK_ERR_INTR_BITS           1
#define mc2_sec_intr_CPU_SET_UBUS1_RNG_CHK_ERR_INTR_SHIFT          4
#define mc2_sec_intr_CPU_SET_UBUS1_RNG_CHK_ERR_INTR_DEFAULT        0x00000000


#define mc2_sec_intr_CPU_SET_UBUS0_SCRM_ERR_INTR_MASK              0x00000008
#define mc2_sec_intr_CPU_SET_UBUS0_SCRM_ERR_INTR_ALIGN             0
#define mc2_sec_intr_CPU_SET_UBUS0_SCRM_ERR_INTR_BITS              1
#define mc2_sec_intr_CPU_SET_UBUS0_SCRM_ERR_INTR_SHIFT             3
#define mc2_sec_intr_CPU_SET_UBUS0_SCRM_ERR_INTR_DEFAULT           0x00000000


#define mc2_sec_intr_CPU_SET_UBUS0_SRAM_ERR_INTR_MASK              0x00000004
#define mc2_sec_intr_CPU_SET_UBUS0_SRAM_ERR_INTR_ALIGN             0
#define mc2_sec_intr_CPU_SET_UBUS0_SRAM_ERR_INTR_BITS              1
#define mc2_sec_intr_CPU_SET_UBUS0_SRAM_ERR_INTR_SHIFT             2
#define mc2_sec_intr_CPU_SET_UBUS0_SRAM_ERR_INTR_DEFAULT           0x00000000


#define mc2_sec_intr_CPU_SET_UBUS0_DRAM_SZ_ERR_INTR_MASK           0x00000002
#define mc2_sec_intr_CPU_SET_UBUS0_DRAM_SZ_ERR_INTR_ALIGN          0
#define mc2_sec_intr_CPU_SET_UBUS0_DRAM_SZ_ERR_INTR_BITS           1
#define mc2_sec_intr_CPU_SET_UBUS0_DRAM_SZ_ERR_INTR_SHIFT          1
#define mc2_sec_intr_CPU_SET_UBUS0_DRAM_SZ_ERR_INTR_DEFAULT        0x00000000


#define mc2_sec_intr_CPU_SET_UBUS0_RNG_CHK_ERR_INTR_MASK           0x00000001
#define mc2_sec_intr_CPU_SET_UBUS0_RNG_CHK_ERR_INTR_ALIGN          0
#define mc2_sec_intr_CPU_SET_UBUS0_RNG_CHK_ERR_INTR_BITS           1
#define mc2_sec_intr_CPU_SET_UBUS0_RNG_CHK_ERR_INTR_SHIFT          0
#define mc2_sec_intr_CPU_SET_UBUS0_RNG_CHK_ERR_INTR_DEFAULT        0x00000000




#define mc2_sec_intr_CPU_CLEAR_reserved0_MASK                      0xffff0000
#define mc2_sec_intr_CPU_CLEAR_reserved0_ALIGN                     0
#define mc2_sec_intr_CPU_CLEAR_reserved0_BITS                      16
#define mc2_sec_intr_CPU_CLEAR_reserved0_SHIFT                     16


#define mc2_sec_intr_CPU_CLEAR_EDIS_SCRM_ERR_INTR_MASK             0x00008000
#define mc2_sec_intr_CPU_CLEAR_EDIS_SCRM_ERR_INTR_ALIGN            0
#define mc2_sec_intr_CPU_CLEAR_EDIS_SCRM_ERR_INTR_BITS             1
#define mc2_sec_intr_CPU_CLEAR_EDIS_SCRM_ERR_INTR_SHIFT            15
#define mc2_sec_intr_CPU_CLEAR_EDIS_SCRM_ERR_INTR_DEFAULT          0x00000000


#define mc2_sec_intr_CPU_CLEAR_EDIS_SRAM_ERR_INTR_MASK             0x00004000
#define mc2_sec_intr_CPU_CLEAR_EDIS_SRAM_ERR_INTR_ALIGN            0
#define mc2_sec_intr_CPU_CLEAR_EDIS_SRAM_ERR_INTR_BITS             1
#define mc2_sec_intr_CPU_CLEAR_EDIS_SRAM_ERR_INTR_SHIFT            14
#define mc2_sec_intr_CPU_CLEAR_EDIS_SRAM_ERR_INTR_DEFAULT          0x00000000


#define mc2_sec_intr_CPU_CLEAR_EDIS_DRAM_SZ_ERR_INTR_MASK          0x00002000
#define mc2_sec_intr_CPU_CLEAR_EDIS_DRAM_SZ_ERR_INTR_ALIGN         0
#define mc2_sec_intr_CPU_CLEAR_EDIS_DRAM_SZ_ERR_INTR_BITS          1
#define mc2_sec_intr_CPU_CLEAR_EDIS_DRAM_SZ_ERR_INTR_SHIFT         13
#define mc2_sec_intr_CPU_CLEAR_EDIS_DRAM_SZ_ERR_INTR_DEFAULT       0x00000000


#define mc2_sec_intr_CPU_CLEAR_EDIS_RNG_CHK_ERR_INTR_MASK          0x00001000
#define mc2_sec_intr_CPU_CLEAR_EDIS_RNG_CHK_ERR_INTR_ALIGN         0
#define mc2_sec_intr_CPU_CLEAR_EDIS_RNG_CHK_ERR_INTR_BITS          1
#define mc2_sec_intr_CPU_CLEAR_EDIS_RNG_CHK_ERR_INTR_SHIFT         12
#define mc2_sec_intr_CPU_CLEAR_EDIS_RNG_CHK_ERR_INTR_DEFAULT       0x00000000


#define mc2_sec_intr_CPU_CLEAR_AXI_SCRM_ERR_INTR_MASK              0x00000800
#define mc2_sec_intr_CPU_CLEAR_AXI_SCRM_ERR_INTR_ALIGN             0
#define mc2_sec_intr_CPU_CLEAR_AXI_SCRM_ERR_INTR_BITS              1
#define mc2_sec_intr_CPU_CLEAR_AXI_SCRM_ERR_INTR_SHIFT             11
#define mc2_sec_intr_CPU_CLEAR_AXI_SCRM_ERR_INTR_DEFAULT           0x00000000


#define mc2_sec_intr_CPU_CLEAR_AXI_SRAM_ERR_INTR_MASK              0x00000400
#define mc2_sec_intr_CPU_CLEAR_AXI_SRAM_ERR_INTR_ALIGN             0
#define mc2_sec_intr_CPU_CLEAR_AXI_SRAM_ERR_INTR_BITS              1
#define mc2_sec_intr_CPU_CLEAR_AXI_SRAM_ERR_INTR_SHIFT             10
#define mc2_sec_intr_CPU_CLEAR_AXI_SRAM_ERR_INTR_DEFAULT           0x00000000


#define mc2_sec_intr_CPU_CLEAR_AXI_DRAM_SZ_ERR_INTR_MASK           0x00000200
#define mc2_sec_intr_CPU_CLEAR_AXI_DRAM_SZ_ERR_INTR_ALIGN          0
#define mc2_sec_intr_CPU_CLEAR_AXI_DRAM_SZ_ERR_INTR_BITS           1
#define mc2_sec_intr_CPU_CLEAR_AXI_DRAM_SZ_ERR_INTR_SHIFT          9
#define mc2_sec_intr_CPU_CLEAR_AXI_DRAM_SZ_ERR_INTR_DEFAULT        0x00000000


#define mc2_sec_intr_CPU_CLEAR_AXI_RNG_CHK_ERR_INTR_MASK           0x00000100
#define mc2_sec_intr_CPU_CLEAR_AXI_RNG_CHK_ERR_INTR_ALIGN          0
#define mc2_sec_intr_CPU_CLEAR_AXI_RNG_CHK_ERR_INTR_BITS           1
#define mc2_sec_intr_CPU_CLEAR_AXI_RNG_CHK_ERR_INTR_SHIFT          8
#define mc2_sec_intr_CPU_CLEAR_AXI_RNG_CHK_ERR_INTR_DEFAULT        0x00000000


#define mc2_sec_intr_CPU_CLEAR_UBUS1_SCRM_ERR_INTR_MASK            0x00000080
#define mc2_sec_intr_CPU_CLEAR_UBUS1_SCRM_ERR_INTR_ALIGN           0
#define mc2_sec_intr_CPU_CLEAR_UBUS1_SCRM_ERR_INTR_BITS            1
#define mc2_sec_intr_CPU_CLEAR_UBUS1_SCRM_ERR_INTR_SHIFT           7
#define mc2_sec_intr_CPU_CLEAR_UBUS1_SCRM_ERR_INTR_DEFAULT         0x00000000


#define mc2_sec_intr_CPU_CLEAR_UBUS1_SRAM_ERR_INTR_MASK            0x00000040
#define mc2_sec_intr_CPU_CLEAR_UBUS1_SRAM_ERR_INTR_ALIGN           0
#define mc2_sec_intr_CPU_CLEAR_UBUS1_SRAM_ERR_INTR_BITS            1
#define mc2_sec_intr_CPU_CLEAR_UBUS1_SRAM_ERR_INTR_SHIFT           6
#define mc2_sec_intr_CPU_CLEAR_UBUS1_SRAM_ERR_INTR_DEFAULT         0x00000000


#define mc2_sec_intr_CPU_CLEAR_UBUS1_DRAM_SZ_ERR_INTR_MASK         0x00000020
#define mc2_sec_intr_CPU_CLEAR_UBUS1_DRAM_SZ_ERR_INTR_ALIGN        0
#define mc2_sec_intr_CPU_CLEAR_UBUS1_DRAM_SZ_ERR_INTR_BITS         1
#define mc2_sec_intr_CPU_CLEAR_UBUS1_DRAM_SZ_ERR_INTR_SHIFT        5
#define mc2_sec_intr_CPU_CLEAR_UBUS1_DRAM_SZ_ERR_INTR_DEFAULT      0x00000000


#define mc2_sec_intr_CPU_CLEAR_UBUS1_RNG_CHK_ERR_INTR_MASK         0x00000010
#define mc2_sec_intr_CPU_CLEAR_UBUS1_RNG_CHK_ERR_INTR_ALIGN        0
#define mc2_sec_intr_CPU_CLEAR_UBUS1_RNG_CHK_ERR_INTR_BITS         1
#define mc2_sec_intr_CPU_CLEAR_UBUS1_RNG_CHK_ERR_INTR_SHIFT        4
#define mc2_sec_intr_CPU_CLEAR_UBUS1_RNG_CHK_ERR_INTR_DEFAULT      0x00000000


#define mc2_sec_intr_CPU_CLEAR_UBUS0_SCRM_ERR_INTR_MASK            0x00000008
#define mc2_sec_intr_CPU_CLEAR_UBUS0_SCRM_ERR_INTR_ALIGN           0
#define mc2_sec_intr_CPU_CLEAR_UBUS0_SCRM_ERR_INTR_BITS            1
#define mc2_sec_intr_CPU_CLEAR_UBUS0_SCRM_ERR_INTR_SHIFT           3
#define mc2_sec_intr_CPU_CLEAR_UBUS0_SCRM_ERR_INTR_DEFAULT         0x00000000


#define mc2_sec_intr_CPU_CLEAR_UBUS0_SRAM_ERR_INTR_MASK            0x00000004
#define mc2_sec_intr_CPU_CLEAR_UBUS0_SRAM_ERR_INTR_ALIGN           0
#define mc2_sec_intr_CPU_CLEAR_UBUS0_SRAM_ERR_INTR_BITS            1
#define mc2_sec_intr_CPU_CLEAR_UBUS0_SRAM_ERR_INTR_SHIFT           2
#define mc2_sec_intr_CPU_CLEAR_UBUS0_SRAM_ERR_INTR_DEFAULT         0x00000000


#define mc2_sec_intr_CPU_CLEAR_UBUS0_DRAM_SZ_ERR_INTR_MASK         0x00000002
#define mc2_sec_intr_CPU_CLEAR_UBUS0_DRAM_SZ_ERR_INTR_ALIGN        0
#define mc2_sec_intr_CPU_CLEAR_UBUS0_DRAM_SZ_ERR_INTR_BITS         1
#define mc2_sec_intr_CPU_CLEAR_UBUS0_DRAM_SZ_ERR_INTR_SHIFT        1
#define mc2_sec_intr_CPU_CLEAR_UBUS0_DRAM_SZ_ERR_INTR_DEFAULT      0x00000000


#define mc2_sec_intr_CPU_CLEAR_UBUS0_RNG_CHK_ERR_INTR_MASK         0x00000001
#define mc2_sec_intr_CPU_CLEAR_UBUS0_RNG_CHK_ERR_INTR_ALIGN        0
#define mc2_sec_intr_CPU_CLEAR_UBUS0_RNG_CHK_ERR_INTR_BITS         1
#define mc2_sec_intr_CPU_CLEAR_UBUS0_RNG_CHK_ERR_INTR_SHIFT        0
#define mc2_sec_intr_CPU_CLEAR_UBUS0_RNG_CHK_ERR_INTR_DEFAULT      0x00000000




#define mc2_sec_intr_CPU_MASK_STATUS_reserved0_MASK                0xffff0000
#define mc2_sec_intr_CPU_MASK_STATUS_reserved0_ALIGN               0
#define mc2_sec_intr_CPU_MASK_STATUS_reserved0_BITS                16
#define mc2_sec_intr_CPU_MASK_STATUS_reserved0_SHIFT               16


#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_SCRM_ERR_INTR_MASK       0x00008000
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_SCRM_ERR_INTR_ALIGN      0
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_SCRM_ERR_INTR_BITS       1
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_SCRM_ERR_INTR_SHIFT      15
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_SCRM_ERR_INTR_DEFAULT    0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_SRAM_ERR_INTR_MASK       0x00004000
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_SRAM_ERR_INTR_ALIGN      0
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_SRAM_ERR_INTR_BITS       1
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_SRAM_ERR_INTR_SHIFT      14
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_SRAM_ERR_INTR_DEFAULT    0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_DRAM_SZ_ERR_INTR_MASK    0x00002000
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_DRAM_SZ_ERR_INTR_ALIGN   0
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_DRAM_SZ_ERR_INTR_BITS    1
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_DRAM_SZ_ERR_INTR_SHIFT   13
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_DRAM_SZ_ERR_INTR_DEFAULT 0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_RNG_CHK_ERR_INTR_MASK    0x00001000
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_RNG_CHK_ERR_INTR_ALIGN   0
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_RNG_CHK_ERR_INTR_BITS    1
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_RNG_CHK_ERR_INTR_SHIFT   12
#define mc2_sec_intr_CPU_MASK_STATUS_EDIS_RNG_CHK_ERR_INTR_DEFAULT 0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_AXI_SCRM_ERR_INTR_MASK        0x00000800
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_SCRM_ERR_INTR_ALIGN       0
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_SCRM_ERR_INTR_BITS        1
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_SCRM_ERR_INTR_SHIFT       11
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_SCRM_ERR_INTR_DEFAULT     0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_AXI_SRAM_ERR_INTR_MASK        0x00000400
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_SRAM_ERR_INTR_ALIGN       0
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_SRAM_ERR_INTR_BITS        1
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_SRAM_ERR_INTR_SHIFT       10
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_SRAM_ERR_INTR_DEFAULT     0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_AXI_DRAM_SZ_ERR_INTR_MASK     0x00000200
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_DRAM_SZ_ERR_INTR_ALIGN    0
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_DRAM_SZ_ERR_INTR_BITS     1
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_DRAM_SZ_ERR_INTR_SHIFT    9
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_DRAM_SZ_ERR_INTR_DEFAULT  0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_AXI_RNG_CHK_ERR_INTR_MASK     0x00000100
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_RNG_CHK_ERR_INTR_ALIGN    0
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_RNG_CHK_ERR_INTR_BITS     1
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_RNG_CHK_ERR_INTR_SHIFT    8
#define mc2_sec_intr_CPU_MASK_STATUS_AXI_RNG_CHK_ERR_INTR_DEFAULT  0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_SCRM_ERR_INTR_MASK      0x00000080
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_SCRM_ERR_INTR_ALIGN     0
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_SCRM_ERR_INTR_BITS      1
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_SCRM_ERR_INTR_SHIFT     7
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_SCRM_ERR_INTR_DEFAULT   0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_SRAM_ERR_INTR_MASK      0x00000040
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_SRAM_ERR_INTR_ALIGN     0
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_SRAM_ERR_INTR_BITS      1
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_SRAM_ERR_INTR_SHIFT     6
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_SRAM_ERR_INTR_DEFAULT   0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_DRAM_SZ_ERR_INTR_MASK   0x00000020
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_DRAM_SZ_ERR_INTR_ALIGN  0
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_DRAM_SZ_ERR_INTR_BITS   1
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_DRAM_SZ_ERR_INTR_SHIFT  5
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_DRAM_SZ_ERR_INTR_DEFAULT 0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_RNG_CHK_ERR_INTR_MASK   0x00000010
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_RNG_CHK_ERR_INTR_ALIGN  0
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_RNG_CHK_ERR_INTR_BITS   1
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_RNG_CHK_ERR_INTR_SHIFT  4
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS1_RNG_CHK_ERR_INTR_DEFAULT 0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_SCRM_ERR_INTR_MASK      0x00000008
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_SCRM_ERR_INTR_ALIGN     0
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_SCRM_ERR_INTR_BITS      1
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_SCRM_ERR_INTR_SHIFT     3
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_SCRM_ERR_INTR_DEFAULT   0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_SRAM_ERR_INTR_MASK      0x00000004
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_SRAM_ERR_INTR_ALIGN     0
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_SRAM_ERR_INTR_BITS      1
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_SRAM_ERR_INTR_SHIFT     2
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_SRAM_ERR_INTR_DEFAULT   0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_DRAM_SZ_ERR_INTR_MASK   0x00000002
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_DRAM_SZ_ERR_INTR_ALIGN  0
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_DRAM_SZ_ERR_INTR_BITS   1
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_DRAM_SZ_ERR_INTR_SHIFT  1
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_DRAM_SZ_ERR_INTR_DEFAULT 0x00000001


#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_RNG_CHK_ERR_INTR_MASK   0x00000001
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_RNG_CHK_ERR_INTR_ALIGN  0
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_RNG_CHK_ERR_INTR_BITS   1
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_RNG_CHK_ERR_INTR_SHIFT  0
#define mc2_sec_intr_CPU_MASK_STATUS_UBUS0_RNG_CHK_ERR_INTR_DEFAULT 0x00000001




#define mc2_sec_intr_CPU_MASK_SET_reserved0_MASK                   0xffff0000
#define mc2_sec_intr_CPU_MASK_SET_reserved0_ALIGN                  0
#define mc2_sec_intr_CPU_MASK_SET_reserved0_BITS                   16
#define mc2_sec_intr_CPU_MASK_SET_reserved0_SHIFT                  16


#define mc2_sec_intr_CPU_MASK_SET_EDIS_SCRM_ERR_INTR_MASK          0x00008000
#define mc2_sec_intr_CPU_MASK_SET_EDIS_SCRM_ERR_INTR_ALIGN         0
#define mc2_sec_intr_CPU_MASK_SET_EDIS_SCRM_ERR_INTR_BITS          1
#define mc2_sec_intr_CPU_MASK_SET_EDIS_SCRM_ERR_INTR_SHIFT         15
#define mc2_sec_intr_CPU_MASK_SET_EDIS_SCRM_ERR_INTR_DEFAULT       0x00000001


#define mc2_sec_intr_CPU_MASK_SET_EDIS_SRAM_ERR_INTR_MASK          0x00004000
#define mc2_sec_intr_CPU_MASK_SET_EDIS_SRAM_ERR_INTR_ALIGN         0
#define mc2_sec_intr_CPU_MASK_SET_EDIS_SRAM_ERR_INTR_BITS          1
#define mc2_sec_intr_CPU_MASK_SET_EDIS_SRAM_ERR_INTR_SHIFT         14
#define mc2_sec_intr_CPU_MASK_SET_EDIS_SRAM_ERR_INTR_DEFAULT       0x00000001


#define mc2_sec_intr_CPU_MASK_SET_EDIS_DRAM_SZ_ERR_INTR_MASK       0x00002000
#define mc2_sec_intr_CPU_MASK_SET_EDIS_DRAM_SZ_ERR_INTR_ALIGN      0
#define mc2_sec_intr_CPU_MASK_SET_EDIS_DRAM_SZ_ERR_INTR_BITS       1
#define mc2_sec_intr_CPU_MASK_SET_EDIS_DRAM_SZ_ERR_INTR_SHIFT      13
#define mc2_sec_intr_CPU_MASK_SET_EDIS_DRAM_SZ_ERR_INTR_DEFAULT    0x00000001


#define mc2_sec_intr_CPU_MASK_SET_EDIS_RNG_CHK_ERR_INTR_MASK       0x00001000
#define mc2_sec_intr_CPU_MASK_SET_EDIS_RNG_CHK_ERR_INTR_ALIGN      0
#define mc2_sec_intr_CPU_MASK_SET_EDIS_RNG_CHK_ERR_INTR_BITS       1
#define mc2_sec_intr_CPU_MASK_SET_EDIS_RNG_CHK_ERR_INTR_SHIFT      12
#define mc2_sec_intr_CPU_MASK_SET_EDIS_RNG_CHK_ERR_INTR_DEFAULT    0x00000001


#define mc2_sec_intr_CPU_MASK_SET_AXI_SCRM_ERR_INTR_MASK           0x00000800
#define mc2_sec_intr_CPU_MASK_SET_AXI_SCRM_ERR_INTR_ALIGN          0
#define mc2_sec_intr_CPU_MASK_SET_AXI_SCRM_ERR_INTR_BITS           1
#define mc2_sec_intr_CPU_MASK_SET_AXI_SCRM_ERR_INTR_SHIFT          11
#define mc2_sec_intr_CPU_MASK_SET_AXI_SCRM_ERR_INTR_DEFAULT        0x00000001


#define mc2_sec_intr_CPU_MASK_SET_AXI_SRAM_ERR_INTR_MASK           0x00000400
#define mc2_sec_intr_CPU_MASK_SET_AXI_SRAM_ERR_INTR_ALIGN          0
#define mc2_sec_intr_CPU_MASK_SET_AXI_SRAM_ERR_INTR_BITS           1
#define mc2_sec_intr_CPU_MASK_SET_AXI_SRAM_ERR_INTR_SHIFT          10
#define mc2_sec_intr_CPU_MASK_SET_AXI_SRAM_ERR_INTR_DEFAULT        0x00000001


#define mc2_sec_intr_CPU_MASK_SET_AXI_DRAM_SZ_ERR_INTR_MASK        0x00000200
#define mc2_sec_intr_CPU_MASK_SET_AXI_DRAM_SZ_ERR_INTR_ALIGN       0
#define mc2_sec_intr_CPU_MASK_SET_AXI_DRAM_SZ_ERR_INTR_BITS        1
#define mc2_sec_intr_CPU_MASK_SET_AXI_DRAM_SZ_ERR_INTR_SHIFT       9
#define mc2_sec_intr_CPU_MASK_SET_AXI_DRAM_SZ_ERR_INTR_DEFAULT     0x00000001


#define mc2_sec_intr_CPU_MASK_SET_AXI_RNG_CHK_ERR_INTR_MASK        0x00000100
#define mc2_sec_intr_CPU_MASK_SET_AXI_RNG_CHK_ERR_INTR_ALIGN       0
#define mc2_sec_intr_CPU_MASK_SET_AXI_RNG_CHK_ERR_INTR_BITS        1
#define mc2_sec_intr_CPU_MASK_SET_AXI_RNG_CHK_ERR_INTR_SHIFT       8
#define mc2_sec_intr_CPU_MASK_SET_AXI_RNG_CHK_ERR_INTR_DEFAULT     0x00000001


#define mc2_sec_intr_CPU_MASK_SET_UBUS1_SCRM_ERR_INTR_MASK         0x00000080
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_SCRM_ERR_INTR_ALIGN        0
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_SCRM_ERR_INTR_BITS         1
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_SCRM_ERR_INTR_SHIFT        7
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_SCRM_ERR_INTR_DEFAULT      0x00000001


#define mc2_sec_intr_CPU_MASK_SET_UBUS1_SRAM_ERR_INTR_MASK         0x00000040
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_SRAM_ERR_INTR_ALIGN        0
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_SRAM_ERR_INTR_BITS         1
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_SRAM_ERR_INTR_SHIFT        6
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_SRAM_ERR_INTR_DEFAULT      0x00000001


#define mc2_sec_intr_CPU_MASK_SET_UBUS1_DRAM_SZ_ERR_INTR_MASK      0x00000020
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_DRAM_SZ_ERR_INTR_ALIGN     0
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_DRAM_SZ_ERR_INTR_BITS      1
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_DRAM_SZ_ERR_INTR_SHIFT     5
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_DRAM_SZ_ERR_INTR_DEFAULT   0x00000001


#define mc2_sec_intr_CPU_MASK_SET_UBUS1_RNG_CHK_ERR_INTR_MASK      0x00000010
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_RNG_CHK_ERR_INTR_ALIGN     0
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_RNG_CHK_ERR_INTR_BITS      1
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_RNG_CHK_ERR_INTR_SHIFT     4
#define mc2_sec_intr_CPU_MASK_SET_UBUS1_RNG_CHK_ERR_INTR_DEFAULT   0x00000001


#define mc2_sec_intr_CPU_MASK_SET_UBUS0_SCRM_ERR_INTR_MASK         0x00000008
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_SCRM_ERR_INTR_ALIGN        0
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_SCRM_ERR_INTR_BITS         1
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_SCRM_ERR_INTR_SHIFT        3
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_SCRM_ERR_INTR_DEFAULT      0x00000001


#define mc2_sec_intr_CPU_MASK_SET_UBUS0_SRAM_ERR_INTR_MASK         0x00000004
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_SRAM_ERR_INTR_ALIGN        0
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_SRAM_ERR_INTR_BITS         1
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_SRAM_ERR_INTR_SHIFT        2
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_SRAM_ERR_INTR_DEFAULT      0x00000001


#define mc2_sec_intr_CPU_MASK_SET_UBUS0_DRAM_SZ_ERR_INTR_MASK      0x00000002
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_DRAM_SZ_ERR_INTR_ALIGN     0
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_DRAM_SZ_ERR_INTR_BITS      1
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_DRAM_SZ_ERR_INTR_SHIFT     1
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_DRAM_SZ_ERR_INTR_DEFAULT   0x00000001


#define mc2_sec_intr_CPU_MASK_SET_UBUS0_RNG_CHK_ERR_INTR_MASK      0x00000001
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_RNG_CHK_ERR_INTR_ALIGN     0
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_RNG_CHK_ERR_INTR_BITS      1
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_RNG_CHK_ERR_INTR_SHIFT     0
#define mc2_sec_intr_CPU_MASK_SET_UBUS0_RNG_CHK_ERR_INTR_DEFAULT   0x00000001




#define mc2_sec_intr_CPU_MASK_CLEAR_reserved0_MASK                 0xffff0000
#define mc2_sec_intr_CPU_MASK_CLEAR_reserved0_ALIGN                0
#define mc2_sec_intr_CPU_MASK_CLEAR_reserved0_BITS                 16
#define mc2_sec_intr_CPU_MASK_CLEAR_reserved0_SHIFT                16


#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_SCRM_ERR_INTR_MASK        0x00008000
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_SCRM_ERR_INTR_ALIGN       0
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_SCRM_ERR_INTR_BITS        1
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_SCRM_ERR_INTR_SHIFT       15
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_SCRM_ERR_INTR_DEFAULT     0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_SRAM_ERR_INTR_MASK        0x00004000
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_SRAM_ERR_INTR_ALIGN       0
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_SRAM_ERR_INTR_BITS        1
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_SRAM_ERR_INTR_SHIFT       14
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_SRAM_ERR_INTR_DEFAULT     0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_DRAM_SZ_ERR_INTR_MASK     0x00002000
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_DRAM_SZ_ERR_INTR_ALIGN    0
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_DRAM_SZ_ERR_INTR_BITS     1
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_DRAM_SZ_ERR_INTR_SHIFT    13
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_DRAM_SZ_ERR_INTR_DEFAULT  0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_RNG_CHK_ERR_INTR_MASK     0x00001000
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_RNG_CHK_ERR_INTR_ALIGN    0
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_RNG_CHK_ERR_INTR_BITS     1
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_RNG_CHK_ERR_INTR_SHIFT    12
#define mc2_sec_intr_CPU_MASK_CLEAR_EDIS_RNG_CHK_ERR_INTR_DEFAULT  0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_SCRM_ERR_INTR_MASK         0x00000800
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_SCRM_ERR_INTR_ALIGN        0
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_SCRM_ERR_INTR_BITS         1
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_SCRM_ERR_INTR_SHIFT        11
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_SCRM_ERR_INTR_DEFAULT      0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_SRAM_ERR_INTR_MASK         0x00000400
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_SRAM_ERR_INTR_ALIGN        0
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_SRAM_ERR_INTR_BITS         1
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_SRAM_ERR_INTR_SHIFT        10
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_SRAM_ERR_INTR_DEFAULT      0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_DRAM_SZ_ERR_INTR_MASK      0x00000200
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_DRAM_SZ_ERR_INTR_ALIGN     0
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_DRAM_SZ_ERR_INTR_BITS      1
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_DRAM_SZ_ERR_INTR_SHIFT     9
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_DRAM_SZ_ERR_INTR_DEFAULT   0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_RNG_CHK_ERR_INTR_MASK      0x00000100
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_RNG_CHK_ERR_INTR_ALIGN     0
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_RNG_CHK_ERR_INTR_BITS      1
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_RNG_CHK_ERR_INTR_SHIFT     8
#define mc2_sec_intr_CPU_MASK_CLEAR_AXI_RNG_CHK_ERR_INTR_DEFAULT   0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_SCRM_ERR_INTR_MASK       0x00000080
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_SCRM_ERR_INTR_ALIGN      0
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_SCRM_ERR_INTR_BITS       1
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_SCRM_ERR_INTR_SHIFT      7
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_SCRM_ERR_INTR_DEFAULT    0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_SRAM_ERR_INTR_MASK       0x00000040
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_SRAM_ERR_INTR_ALIGN      0
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_SRAM_ERR_INTR_BITS       1
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_SRAM_ERR_INTR_SHIFT      6
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_SRAM_ERR_INTR_DEFAULT    0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_DRAM_SZ_ERR_INTR_MASK    0x00000020
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_DRAM_SZ_ERR_INTR_ALIGN   0
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_DRAM_SZ_ERR_INTR_BITS    1
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_DRAM_SZ_ERR_INTR_SHIFT   5
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_DRAM_SZ_ERR_INTR_DEFAULT 0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_RNG_CHK_ERR_INTR_MASK    0x00000010
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_RNG_CHK_ERR_INTR_ALIGN   0
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_RNG_CHK_ERR_INTR_BITS    1
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_RNG_CHK_ERR_INTR_SHIFT   4
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS1_RNG_CHK_ERR_INTR_DEFAULT 0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_SCRM_ERR_INTR_MASK       0x00000008
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_SCRM_ERR_INTR_ALIGN      0
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_SCRM_ERR_INTR_BITS       1
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_SCRM_ERR_INTR_SHIFT      3
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_SCRM_ERR_INTR_DEFAULT    0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_SRAM_ERR_INTR_MASK       0x00000004
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_SRAM_ERR_INTR_ALIGN      0
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_SRAM_ERR_INTR_BITS       1
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_SRAM_ERR_INTR_SHIFT      2
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_SRAM_ERR_INTR_DEFAULT    0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_DRAM_SZ_ERR_INTR_MASK    0x00000002
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_DRAM_SZ_ERR_INTR_ALIGN   0
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_DRAM_SZ_ERR_INTR_BITS    1
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_DRAM_SZ_ERR_INTR_SHIFT   1
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_DRAM_SZ_ERR_INTR_DEFAULT 0x00000001


#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_RNG_CHK_ERR_INTR_MASK    0x00000001
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_RNG_CHK_ERR_INTR_ALIGN   0
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_RNG_CHK_ERR_INTR_BITS    1
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_RNG_CHK_ERR_INTR_SHIFT   0
#define mc2_sec_intr_CPU_MASK_CLEAR_UBUS0_RNG_CHK_ERR_INTR_DEFAULT 0x00000001




#define mc2_wbf_acc_acc_eack_MASK                                  0x80000000
#define mc2_wbf_acc_acc_eack_ALIGN                                 0
#define mc2_wbf_acc_acc_eack_BITS                                  1
#define mc2_wbf_acc_acc_eack_SHIFT                                 31
#define mc2_wbf_acc_acc_eack_DEFAULT                               0x00000000


#define mc2_wbf_acc_reserved0_MASK                                 0x7fffff00
#define mc2_wbf_acc_reserved0_ALIGN                                0
#define mc2_wbf_acc_reserved0_BITS                                 23
#define mc2_wbf_acc_reserved0_SHIFT                                8


#define mc2_wbf_acc_acc_sw_MASK                                    0x00000080
#define mc2_wbf_acc_acc_sw_ALIGN                                   0
#define mc2_wbf_acc_acc_sw_BITS                                    1
#define mc2_wbf_acc_acc_sw_SHIFT                                   7
#define mc2_wbf_acc_acc_sw_DEFAULT                                 0x00000001


#define mc2_wbf_acc_acc_sr_MASK                                    0x00000040
#define mc2_wbf_acc_acc_sr_ALIGN                                   0
#define mc2_wbf_acc_acc_sr_BITS                                    1
#define mc2_wbf_acc_acc_sr_SHIFT                                   6
#define mc2_wbf_acc_acc_sr_DEFAULT                                 0x00000001


#define mc2_wbf_acc_acc_nsw_MASK                                   0x00000020
#define mc2_wbf_acc_acc_nsw_ALIGN                                  0
#define mc2_wbf_acc_acc_nsw_BITS                                   1
#define mc2_wbf_acc_acc_nsw_SHIFT                                  5
#define mc2_wbf_acc_acc_nsw_DEFAULT                                0x00000001


#define mc2_wbf_acc_acc_nsr_MASK                                   0x00000010
#define mc2_wbf_acc_acc_nsr_ALIGN                                  0
#define mc2_wbf_acc_acc_nsr_BITS                                   1
#define mc2_wbf_acc_acc_nsr_SHIFT                                  4
#define mc2_wbf_acc_acc_nsr_DEFAULT                                0x00000001


#define mc2_wbf_acc_perm_sw_MASK                                   0x00000008
#define mc2_wbf_acc_perm_sw_ALIGN                                  0
#define mc2_wbf_acc_perm_sw_BITS                                   1
#define mc2_wbf_acc_perm_sw_SHIFT                                  3
#define mc2_wbf_acc_perm_sw_DEFAULT                                0x00000001


#define mc2_wbf_acc_perm_sr_MASK                                   0x00000004
#define mc2_wbf_acc_perm_sr_ALIGN                                  0
#define mc2_wbf_acc_perm_sr_BITS                                   1
#define mc2_wbf_acc_perm_sr_SHIFT                                  2
#define mc2_wbf_acc_perm_sr_DEFAULT                                0x00000001


#define mc2_wbf_acc_perm_nsw_MASK                                  0x00000002
#define mc2_wbf_acc_perm_nsw_ALIGN                                 0
#define mc2_wbf_acc_perm_nsw_BITS                                  1
#define mc2_wbf_acc_perm_nsw_SHIFT                                 1
#define mc2_wbf_acc_perm_nsw_DEFAULT                               0x00000001


#define mc2_wbf_acc_perm_nsr_MASK                                  0x00000001
#define mc2_wbf_acc_perm_nsr_ALIGN                                 0
#define mc2_wbf_acc_perm_nsr_BITS                                  1
#define mc2_wbf_acc_perm_nsr_SHIFT                                 0
#define mc2_wbf_acc_perm_nsr_DEFAULT                               0x00000001




#define mc2_wbf_ver_reserved0_MASK                                 0xffffff00
#define mc2_wbf_ver_reserved0_ALIGN                                0
#define mc2_wbf_ver_reserved0_BITS                                 24
#define mc2_wbf_ver_reserved0_SHIFT                                8


#define mc2_wbf_ver_version_MASK                                   0x000000ff
#define mc2_wbf_ver_version_ALIGN                                  0
#define mc2_wbf_ver_version_BITS                                   8
#define mc2_wbf_ver_version_SHIFT                                  0
#define mc2_wbf_ver_version_DEFAULT                                0x00000000




#define mc2_wbf_pri_cfg_wbf_en_MASK                                0x80000000
#define mc2_wbf_pri_cfg_wbf_en_ALIGN                               0
#define mc2_wbf_pri_cfg_wbf_en_BITS                                1
#define mc2_wbf_pri_cfg_wbf_en_SHIFT                               31
#define mc2_wbf_pri_cfg_wbf_en_DEFAULT                             0x00000000


#define mc2_wbf_pri_cfg_reserved0_MASK                             0x70000000
#define mc2_wbf_pri_cfg_reserved0_ALIGN                            0
#define mc2_wbf_pri_cfg_reserved0_BITS                             3
#define mc2_wbf_pri_cfg_reserved0_SHIFT                            28


#define mc2_wbf_pri_cfg_prefetch_en_MASK                           0x0f000000
#define mc2_wbf_pri_cfg_prefetch_en_ALIGN                          0
#define mc2_wbf_pri_cfg_prefetch_en_BITS                           4
#define mc2_wbf_pri_cfg_prefetch_en_SHIFT                          24
#define mc2_wbf_pri_cfg_prefetch_en_DEFAULT                        0x00000000


#define mc2_wbf_pri_cfg_reserved1_MASK                             0x00800000
#define mc2_wbf_pri_cfg_reserved1_ALIGN                            0
#define mc2_wbf_pri_cfg_reserved1_BITS                             1
#define mc2_wbf_pri_cfg_reserved1_SHIFT                            23


#define mc2_wbf_pri_cfg_cache_mode_MASK                            0x00400000
#define mc2_wbf_pri_cfg_cache_mode_ALIGN                           0
#define mc2_wbf_pri_cfg_cache_mode_BITS                            1
#define mc2_wbf_pri_cfg_cache_mode_SHIFT                           22
#define mc2_wbf_pri_cfg_cache_mode_DEFAULT                         0x00000000


#define mc2_wbf_pri_cfg_wbf_shared_fifo0_MASK                      0x00200000
#define mc2_wbf_pri_cfg_wbf_shared_fifo0_ALIGN                     0
#define mc2_wbf_pri_cfg_wbf_shared_fifo0_BITS                      1
#define mc2_wbf_pri_cfg_wbf_shared_fifo0_SHIFT                     21
#define mc2_wbf_pri_cfg_wbf_shared_fifo0_DEFAULT                   0x00000001


#define mc2_wbf_pri_cfg_wbf_pslc_buf_mode_MASK                     0x00100000
#define mc2_wbf_pri_cfg_wbf_pslc_buf_mode_ALIGN                    0
#define mc2_wbf_pri_cfg_wbf_pslc_buf_mode_BITS                     1
#define mc2_wbf_pri_cfg_wbf_pslc_buf_mode_SHIFT                    20
#define mc2_wbf_pri_cfg_wbf_pslc_buf_mode_DEFAULT                  0x00000000


#define mc2_wbf_pri_cfg_high_pri_chn_MASK                          0x000f0000
#define mc2_wbf_pri_cfg_high_pri_chn_ALIGN                         0
#define mc2_wbf_pri_cfg_high_pri_chn_BITS                          4
#define mc2_wbf_pri_cfg_high_pri_chn_SHIFT                         16
#define mc2_wbf_pri_cfg_high_pri_chn_DEFAULT                       0x00000003


#define mc2_wbf_pri_cfg_reserved2_MASK                             0x0000fff0
#define mc2_wbf_pri_cfg_reserved2_ALIGN                            0
#define mc2_wbf_pri_cfg_reserved2_BITS                             12
#define mc2_wbf_pri_cfg_reserved2_SHIFT                            4


#define mc2_wbf_pri_cfg_high_pri_ifm_MASK                          0x0000000f
#define mc2_wbf_pri_cfg_high_pri_ifm_ALIGN                         0
#define mc2_wbf_pri_cfg_high_pri_ifm_BITS                          4
#define mc2_wbf_pri_cfg_high_pri_ifm_SHIFT                         0
#define mc2_wbf_pri_cfg_high_pri_ifm_DEFAULT                       0x00000003




#define mc2_wbf_sta_bq_full_MASK                                   0x80000000
#define mc2_wbf_sta_bq_full_ALIGN                                  0
#define mc2_wbf_sta_bq_full_BITS                                   1
#define mc2_wbf_sta_bq_full_SHIFT                                  31


#define mc2_wbf_sta_bq_empty_MASK                                  0x40000000
#define mc2_wbf_sta_bq_empty_ALIGN                                 0
#define mc2_wbf_sta_bq_empty_BITS                                  1
#define mc2_wbf_sta_bq_empty_SHIFT                                 30


#define mc2_wbf_sta_reserved0_MASK                                 0x3ffc0000
#define mc2_wbf_sta_reserved0_ALIGN                                0
#define mc2_wbf_sta_reserved0_BITS                                 12
#define mc2_wbf_sta_reserved0_SHIFT                                18


#define mc2_wbf_sta_wbf_buf_level_MASK                             0x0003ff00
#define mc2_wbf_sta_wbf_buf_level_ALIGN                            0
#define mc2_wbf_sta_wbf_buf_level_BITS                             10
#define mc2_wbf_sta_wbf_buf_level_SHIFT                            8


#define mc2_wbf_sta_bq_count_MASK                                  0x000000ff
#define mc2_wbf_sta_bq_count_ALIGN                                 0
#define mc2_wbf_sta_bq_count_BITS                                  8
#define mc2_wbf_sta_bq_count_SHIFT                                 0




#define mc2_wbf_bkdr_bkdr_cmd_bkdr_go_MASK                         0x80000000
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_go_ALIGN                        0
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_go_BITS                         1
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_go_SHIFT                        31
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_go_DEFAULT                      0x00000000


#define mc2_wbf_bkdr_bkdr_cmd_bkdr_wr_MASK                         0x40000000
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_wr_ALIGN                        0
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_wr_BITS                         1
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_wr_SHIFT                        30
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_wr_DEFAULT                      0x00000000


#define mc2_wbf_bkdr_bkdr_cmd_reserved0_MASK                       0x3ff80000
#define mc2_wbf_bkdr_bkdr_cmd_reserved0_ALIGN                      0
#define mc2_wbf_bkdr_bkdr_cmd_reserved0_BITS                       11
#define mc2_wbf_bkdr_bkdr_cmd_reserved0_SHIFT                      19


#define mc2_wbf_bkdr_bkdr_cmd_bkdr_slice_MASK                      0x00070000
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_slice_ALIGN                     0
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_slice_BITS                      3
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_slice_SHIFT                     16


#define mc2_wbf_bkdr_bkdr_cmd_pslc_wbf_buf_sel_MASK                0x0000ff00
#define mc2_wbf_bkdr_bkdr_cmd_pslc_wbf_buf_sel_ALIGN               0
#define mc2_wbf_bkdr_bkdr_cmd_pslc_wbf_buf_sel_BITS                8
#define mc2_wbf_bkdr_bkdr_cmd_pslc_wbf_buf_sel_SHIFT               8
#define mc2_wbf_bkdr_bkdr_cmd_pslc_wbf_buf_sel_DEFAULT             0x00000000


#define mc2_wbf_bkdr_bkdr_cmd_bkdr_wbf_id_MASK                     0x000000ff
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_wbf_id_ALIGN                    0
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_wbf_id_BITS                     8
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_wbf_id_SHIFT                    0
#define mc2_wbf_bkdr_bkdr_cmd_bkdr_wbf_id_DEFAULT                  0x00000000



#define mc2_wbf_bkdr_bkdr_datai_ARRAY_BASE                         0x00000e94
#define mc2_wbf_bkdr_bkdr_datai_ARRAY_START                        0
#define mc2_wbf_bkdr_bkdr_datai_ARRAY_END                          7
#define mc2_wbf_bkdr_bkdr_datai_ARRAY_ELEMENT_SIZE                 32




#define mc2_wbf_bkdr_bkdr_datai_data_MASK                          0xffffffff
#define mc2_wbf_bkdr_bkdr_datai_data_ALIGN                         0
#define mc2_wbf_bkdr_bkdr_datai_data_BITS                          32
#define mc2_wbf_bkdr_bkdr_datai_data_SHIFT                         0
#define mc2_wbf_bkdr_bkdr_datai_data_DEFAULT                       0x00000000





#define mc2_wbf_bkdr_bkdr_data0_data_MASK                          0xffffffff
#define mc2_wbf_bkdr_bkdr_data0_data_ALIGN                         0
#define mc2_wbf_bkdr_bkdr_data0_data_BITS                          32
#define mc2_wbf_bkdr_bkdr_data0_data_SHIFT                         0
#define mc2_wbf_bkdr_bkdr_data0_data_DEFAULT                       0x00000000




#define mc2_wbf_bkdr_bkdr_data1_data_MASK                          0xffffffff
#define mc2_wbf_bkdr_bkdr_data1_data_ALIGN                         0
#define mc2_wbf_bkdr_bkdr_data1_data_BITS                          32
#define mc2_wbf_bkdr_bkdr_data1_data_SHIFT                         0
#define mc2_wbf_bkdr_bkdr_data1_data_DEFAULT                       0x00000000




#define mc2_wbf_bkdr_bkdr_data2_data_MASK                          0xffffffff
#define mc2_wbf_bkdr_bkdr_data2_data_ALIGN                         0
#define mc2_wbf_bkdr_bkdr_data2_data_BITS                          32
#define mc2_wbf_bkdr_bkdr_data2_data_SHIFT                         0
#define mc2_wbf_bkdr_bkdr_data2_data_DEFAULT                       0x00000000




#define mc2_wbf_bkdr_bkdr_data3_data_MASK                          0xffffffff
#define mc2_wbf_bkdr_bkdr_data3_data_ALIGN                         0
#define mc2_wbf_bkdr_bkdr_data3_data_BITS                          32
#define mc2_wbf_bkdr_bkdr_data3_data_SHIFT                         0
#define mc2_wbf_bkdr_bkdr_data3_data_DEFAULT                       0x00000000




#define mc2_wbf_bkdr_bkdr_data4_data_MASK                          0xffffffff
#define mc2_wbf_bkdr_bkdr_data4_data_ALIGN                         0
#define mc2_wbf_bkdr_bkdr_data4_data_BITS                          32
#define mc2_wbf_bkdr_bkdr_data4_data_SHIFT                         0
#define mc2_wbf_bkdr_bkdr_data4_data_DEFAULT                       0x00000000




#define mc2_wbf_bkdr_bkdr_data5_data_MASK                          0xffffffff
#define mc2_wbf_bkdr_bkdr_data5_data_ALIGN                         0
#define mc2_wbf_bkdr_bkdr_data5_data_BITS                          32
#define mc2_wbf_bkdr_bkdr_data5_data_SHIFT                         0
#define mc2_wbf_bkdr_bkdr_data5_data_DEFAULT                       0x00000000




#define mc2_wbf_bkdr_bkdr_data6_data_MASK                          0xffffffff
#define mc2_wbf_bkdr_bkdr_data6_data_ALIGN                         0
#define mc2_wbf_bkdr_bkdr_data6_data_BITS                          32
#define mc2_wbf_bkdr_bkdr_data6_data_SHIFT                         0
#define mc2_wbf_bkdr_bkdr_data6_data_DEFAULT                       0x00000000




#define mc2_wbf_bkdr_bkdr_data7_data_MASK                          0xffffffff
#define mc2_wbf_bkdr_bkdr_data7_data_ALIGN                         0
#define mc2_wbf_bkdr_bkdr_data7_data_BITS                          32
#define mc2_wbf_bkdr_bkdr_data7_data_SHIFT                         0
#define mc2_wbf_bkdr_bkdr_data7_data_DEFAULT                       0x00000000




#define mc2_wbf_id_bkdr_id_cmd_id_freeze_MASK                      0x80000000
#define mc2_wbf_id_bkdr_id_cmd_id_freeze_ALIGN                     0
#define mc2_wbf_id_bkdr_id_cmd_id_freeze_BITS                      1
#define mc2_wbf_id_bkdr_id_cmd_id_freeze_SHIFT                     31
#define mc2_wbf_id_bkdr_id_cmd_id_freeze_DEFAULT                   0x00000000


#define mc2_wbf_id_bkdr_id_cmd_reserved0_MASK                      0x70000000
#define mc2_wbf_id_bkdr_id_cmd_reserved0_ALIGN                     0
#define mc2_wbf_id_bkdr_id_cmd_reserved0_BITS                      3
#define mc2_wbf_id_bkdr_id_cmd_reserved0_SHIFT                     28


#define mc2_wbf_id_bkdr_id_cmd_id_go_MASK                          0x0f000000
#define mc2_wbf_id_bkdr_id_cmd_id_go_ALIGN                         0
#define mc2_wbf_id_bkdr_id_cmd_id_go_BITS                          4
#define mc2_wbf_id_bkdr_id_cmd_id_go_SHIFT                         24
#define mc2_wbf_id_bkdr_id_cmd_id_go_DEFAULT                       0x00000000


#define mc2_wbf_id_bkdr_id_cmd_reserved1_MASK                      0x00fe0000
#define mc2_wbf_id_bkdr_id_cmd_reserved1_ALIGN                     0
#define mc2_wbf_id_bkdr_id_cmd_reserved1_BITS                      7
#define mc2_wbf_id_bkdr_id_cmd_reserved1_SHIFT                     17


#define mc2_wbf_id_bkdr_id_cmd_id_wr_MASK                          0x00010000
#define mc2_wbf_id_bkdr_id_cmd_id_wr_ALIGN                         0
#define mc2_wbf_id_bkdr_id_cmd_id_wr_BITS                          1
#define mc2_wbf_id_bkdr_id_cmd_id_wr_SHIFT                         16
#define mc2_wbf_id_bkdr_id_cmd_id_wr_DEFAULT                       0x00000000


#define mc2_wbf_id_bkdr_id_cmd_reserved2_MASK                      0x0000ff00
#define mc2_wbf_id_bkdr_id_cmd_reserved2_ALIGN                     0
#define mc2_wbf_id_bkdr_id_cmd_reserved2_BITS                      8
#define mc2_wbf_id_bkdr_id_cmd_reserved2_SHIFT                     8


#define mc2_wbf_id_bkdr_id_cmd_id_addr_MASK                        0x000000ff
#define mc2_wbf_id_bkdr_id_cmd_id_addr_ALIGN                       0
#define mc2_wbf_id_bkdr_id_cmd_id_addr_BITS                        8
#define mc2_wbf_id_bkdr_id_cmd_id_addr_SHIFT                       0
#define mc2_wbf_id_bkdr_id_cmd_id_addr_DEFAULT                     0x00000000




#define mc2_wbf_id_bkdr_id_data_wbf_id_wr_ptr_MASK                 0xff000000
#define mc2_wbf_id_bkdr_id_data_wbf_id_wr_ptr_ALIGN                0
#define mc2_wbf_id_bkdr_id_data_wbf_id_wr_ptr_BITS                 8
#define mc2_wbf_id_bkdr_id_data_wbf_id_wr_ptr_SHIFT                24
#define mc2_wbf_id_bkdr_id_data_wbf_id_wr_ptr_DEFAULT              0x00000000


#define mc2_wbf_id_bkdr_id_data_wbf_id_rd_ptr_MASK                 0x00ff0000
#define mc2_wbf_id_bkdr_id_data_wbf_id_rd_ptr_ALIGN                0
#define mc2_wbf_id_bkdr_id_data_wbf_id_rd_ptr_BITS                 8
#define mc2_wbf_id_bkdr_id_data_wbf_id_rd_ptr_SHIFT                16
#define mc2_wbf_id_bkdr_id_data_wbf_id_rd_ptr_DEFAULT              0x00000000


#define mc2_wbf_id_bkdr_id_data_bq_count_wr_MASK                   0x0000ff00
#define mc2_wbf_id_bkdr_id_data_bq_count_wr_ALIGN                  0
#define mc2_wbf_id_bkdr_id_data_bq_count_wr_BITS                   8
#define mc2_wbf_id_bkdr_id_data_bq_count_wr_SHIFT                  8
#define mc2_wbf_id_bkdr_id_data_bq_count_wr_DEFAULT                0x00000000


#define mc2_wbf_id_bkdr_id_data_dbg_MASK                           0x000000ff
#define mc2_wbf_id_bkdr_id_data_dbg_ALIGN                          0
#define mc2_wbf_id_bkdr_id_data_dbg_BITS                           8
#define mc2_wbf_id_bkdr_id_data_dbg_SHIFT                          0
#define mc2_wbf_id_bkdr_id_data_dbg_DEFAULT                        0x00000000




#define mc2_wbf_id_bkdr_id_data2_reserved0_MASK                    0xfffffe00
#define mc2_wbf_id_bkdr_id_data2_reserved0_ALIGN                   0
#define mc2_wbf_id_bkdr_id_data2_reserved0_BITS                    23
#define mc2_wbf_id_bkdr_id_data2_reserved0_SHIFT                   9


#define mc2_wbf_id_bkdr_id_data2_wbf_id_MASK                       0x000001ff
#define mc2_wbf_id_bkdr_id_data2_wbf_id_ALIGN                      0
#define mc2_wbf_id_bkdr_id_data2_wbf_id_BITS                       9
#define mc2_wbf_id_bkdr_id_data2_wbf_id_SHIFT                      0
#define mc2_wbf_id_bkdr_id_data2_wbf_id_DEFAULT                    0x00000000




#define mc2_rmx_acc_acc_eack_MASK                                  0x80000000
#define mc2_rmx_acc_acc_eack_ALIGN                                 0
#define mc2_rmx_acc_acc_eack_BITS                                  1
#define mc2_rmx_acc_acc_eack_SHIFT                                 31
#define mc2_rmx_acc_acc_eack_DEFAULT                               0x00000000


#define mc2_rmx_acc_reserved0_MASK                                 0x7fffff00
#define mc2_rmx_acc_reserved0_ALIGN                                0
#define mc2_rmx_acc_reserved0_BITS                                 23
#define mc2_rmx_acc_reserved0_SHIFT                                8


#define mc2_rmx_acc_acc_sw_MASK                                    0x00000080
#define mc2_rmx_acc_acc_sw_ALIGN                                   0
#define mc2_rmx_acc_acc_sw_BITS                                    1
#define mc2_rmx_acc_acc_sw_SHIFT                                   7
#define mc2_rmx_acc_acc_sw_DEFAULT                                 0x00000001


#define mc2_rmx_acc_acc_sr_MASK                                    0x00000040
#define mc2_rmx_acc_acc_sr_ALIGN                                   0
#define mc2_rmx_acc_acc_sr_BITS                                    1
#define mc2_rmx_acc_acc_sr_SHIFT                                   6
#define mc2_rmx_acc_acc_sr_DEFAULT                                 0x00000001


#define mc2_rmx_acc_acc_nsw_MASK                                   0x00000020
#define mc2_rmx_acc_acc_nsw_ALIGN                                  0
#define mc2_rmx_acc_acc_nsw_BITS                                   1
#define mc2_rmx_acc_acc_nsw_SHIFT                                  5
#define mc2_rmx_acc_acc_nsw_DEFAULT                                0x00000001


#define mc2_rmx_acc_acc_nsr_MASK                                   0x00000010
#define mc2_rmx_acc_acc_nsr_ALIGN                                  0
#define mc2_rmx_acc_acc_nsr_BITS                                   1
#define mc2_rmx_acc_acc_nsr_SHIFT                                  4
#define mc2_rmx_acc_acc_nsr_DEFAULT                                0x00000001


#define mc2_rmx_acc_perm_sw_MASK                                   0x00000008
#define mc2_rmx_acc_perm_sw_ALIGN                                  0
#define mc2_rmx_acc_perm_sw_BITS                                   1
#define mc2_rmx_acc_perm_sw_SHIFT                                  3
#define mc2_rmx_acc_perm_sw_DEFAULT                                0x00000001


#define mc2_rmx_acc_perm_sr_MASK                                   0x00000004
#define mc2_rmx_acc_perm_sr_ALIGN                                  0
#define mc2_rmx_acc_perm_sr_BITS                                   1
#define mc2_rmx_acc_perm_sr_SHIFT                                  2
#define mc2_rmx_acc_perm_sr_DEFAULT                                0x00000001


#define mc2_rmx_acc_perm_nsw_MASK                                  0x00000002
#define mc2_rmx_acc_perm_nsw_ALIGN                                 0
#define mc2_rmx_acc_perm_nsw_BITS                                  1
#define mc2_rmx_acc_perm_nsw_SHIFT                                 1
#define mc2_rmx_acc_perm_nsw_DEFAULT                               0x00000001


#define mc2_rmx_acc_perm_nsr_MASK                                  0x00000001
#define mc2_rmx_acc_perm_nsr_ALIGN                                 0
#define mc2_rmx_acc_perm_nsr_BITS                                  1
#define mc2_rmx_acc_perm_nsr_SHIFT                                 0
#define mc2_rmx_acc_perm_nsr_DEFAULT                               0x00000001




#define mc2_rmx_ver_reserved0_MASK                                 0xffffff00
#define mc2_rmx_ver_reserved0_ALIGN                                0
#define mc2_rmx_ver_reserved0_BITS                                 24
#define mc2_rmx_ver_reserved0_SHIFT                                8


#define mc2_rmx_ver_version_MASK                                   0x000000ff
#define mc2_rmx_ver_version_ALIGN                                  0
#define mc2_rmx_ver_version_BITS                                   8
#define mc2_rmx_ver_version_SHIFT                                  0
#define mc2_rmx_ver_version_DEFAULT                                0x00000000




#define mc2_rmx_pri_cfg_reserved0_MASK                             0xfffffff0
#define mc2_rmx_pri_cfg_reserved0_ALIGN                            0
#define mc2_rmx_pri_cfg_reserved0_BITS                             28
#define mc2_rmx_pri_cfg_reserved0_SHIFT                            4


#define mc2_rmx_pri_cfg_high_pri_chn_MASK                          0x0000000f
#define mc2_rmx_pri_cfg_high_pri_chn_ALIGN                         0
#define mc2_rmx_pri_cfg_high_pri_chn_BITS                          4
#define mc2_rmx_pri_cfg_high_pri_chn_SHIFT                         0
#define mc2_rmx_pri_cfg_high_pri_chn_DEFAULT                       0x00000003




#define mc2_cap_acc_acc_eack_MASK                                  0x80000000
#define mc2_cap_acc_acc_eack_ALIGN                                 0
#define mc2_cap_acc_acc_eack_BITS                                  1
#define mc2_cap_acc_acc_eack_SHIFT                                 31
#define mc2_cap_acc_acc_eack_DEFAULT                               0x00000000


#define mc2_cap_acc_reserved0_MASK                                 0x7fffff00
#define mc2_cap_acc_reserved0_ALIGN                                0
#define mc2_cap_acc_reserved0_BITS                                 23
#define mc2_cap_acc_reserved0_SHIFT                                8


#define mc2_cap_acc_acc_sw_MASK                                    0x00000080
#define mc2_cap_acc_acc_sw_ALIGN                                   0
#define mc2_cap_acc_acc_sw_BITS                                    1
#define mc2_cap_acc_acc_sw_SHIFT                                   7
#define mc2_cap_acc_acc_sw_DEFAULT                                 0x00000001


#define mc2_cap_acc_acc_sr_MASK                                    0x00000040
#define mc2_cap_acc_acc_sr_ALIGN                                   0
#define mc2_cap_acc_acc_sr_BITS                                    1
#define mc2_cap_acc_acc_sr_SHIFT                                   6
#define mc2_cap_acc_acc_sr_DEFAULT                                 0x00000001


#define mc2_cap_acc_acc_nsw_MASK                                   0x00000020
#define mc2_cap_acc_acc_nsw_ALIGN                                  0
#define mc2_cap_acc_acc_nsw_BITS                                   1
#define mc2_cap_acc_acc_nsw_SHIFT                                  5
#define mc2_cap_acc_acc_nsw_DEFAULT                                0x00000001


#define mc2_cap_acc_acc_nsr_MASK                                   0x00000010
#define mc2_cap_acc_acc_nsr_ALIGN                                  0
#define mc2_cap_acc_acc_nsr_BITS                                   1
#define mc2_cap_acc_acc_nsr_SHIFT                                  4
#define mc2_cap_acc_acc_nsr_DEFAULT                                0x00000001


#define mc2_cap_acc_perm_sw_MASK                                   0x00000008
#define mc2_cap_acc_perm_sw_ALIGN                                  0
#define mc2_cap_acc_perm_sw_BITS                                   1
#define mc2_cap_acc_perm_sw_SHIFT                                  3
#define mc2_cap_acc_perm_sw_DEFAULT                                0x00000001


#define mc2_cap_acc_perm_sr_MASK                                   0x00000004
#define mc2_cap_acc_perm_sr_ALIGN                                  0
#define mc2_cap_acc_perm_sr_BITS                                   1
#define mc2_cap_acc_perm_sr_SHIFT                                  2
#define mc2_cap_acc_perm_sr_DEFAULT                                0x00000001


#define mc2_cap_acc_perm_nsw_MASK                                  0x00000002
#define mc2_cap_acc_perm_nsw_ALIGN                                 0
#define mc2_cap_acc_perm_nsw_BITS                                  1
#define mc2_cap_acc_perm_nsw_SHIFT                                 1
#define mc2_cap_acc_perm_nsw_DEFAULT                               0x00000001


#define mc2_cap_acc_perm_nsr_MASK                                  0x00000001
#define mc2_cap_acc_perm_nsr_ALIGN                                 0
#define mc2_cap_acc_perm_nsr_BITS                                  1
#define mc2_cap_acc_perm_nsr_SHIFT                                 0
#define mc2_cap_acc_perm_nsr_DEFAULT                               0x00000001




#define mc2_cap_ver_reserved0_MASK                                 0xffffff00
#define mc2_cap_ver_reserved0_ALIGN                                0
#define mc2_cap_ver_reserved0_BITS                                 24
#define mc2_cap_ver_reserved0_SHIFT                                8


#define mc2_cap_ver_version_MASK                                   0x000000ff
#define mc2_cap_ver_version_ALIGN                                  0
#define mc2_cap_ver_version_BITS                                   8
#define mc2_cap_ver_version_SHIFT                                  0
#define mc2_cap_ver_version_DEFAULT                                0x00000000




#define mc2_cap_timers0_tmr_cfg_enable_MASK                        0x80000000
#define mc2_cap_timers0_tmr_cfg_enable_ALIGN                       0
#define mc2_cap_timers0_tmr_cfg_enable_BITS                        1
#define mc2_cap_timers0_tmr_cfg_enable_SHIFT                       31
#define mc2_cap_timers0_tmr_cfg_enable_DEFAULT                     0x00000000


#define mc2_cap_timers0_tmr_cfg_counter_MASK                       0x7fffffff
#define mc2_cap_timers0_tmr_cfg_counter_ALIGN                      0
#define mc2_cap_timers0_tmr_cfg_counter_BITS                       31
#define mc2_cap_timers0_tmr_cfg_counter_SHIFT                      0
#define mc2_cap_timers0_tmr_cfg_counter_DEFAULT                    0x00000000




#define mc2_cap_timers0_tmr_state_reserved0_MASK                   0x80000000
#define mc2_cap_timers0_tmr_state_reserved0_ALIGN                  0
#define mc2_cap_timers0_tmr_state_reserved0_BITS                   1
#define mc2_cap_timers0_tmr_state_reserved0_SHIFT                  31


#define mc2_cap_timers0_tmr_state_counter_MASK                     0x7fffffff
#define mc2_cap_timers0_tmr_state_counter_ALIGN                    0
#define mc2_cap_timers0_tmr_state_counter_BITS                     31
#define mc2_cap_timers0_tmr_state_counter_SHIFT                    0
#define mc2_cap_timers0_tmr_state_counter_DEFAULT                  0x00000000




#define mc2_cap_timers1_tmr_cfg_enable_MASK                        0x80000000
#define mc2_cap_timers1_tmr_cfg_enable_ALIGN                       0
#define mc2_cap_timers1_tmr_cfg_enable_BITS                        1
#define mc2_cap_timers1_tmr_cfg_enable_SHIFT                       31
#define mc2_cap_timers1_tmr_cfg_enable_DEFAULT                     0x00000000


#define mc2_cap_timers1_tmr_cfg_counter_MASK                       0x7fffffff
#define mc2_cap_timers1_tmr_cfg_counter_ALIGN                      0
#define mc2_cap_timers1_tmr_cfg_counter_BITS                       31
#define mc2_cap_timers1_tmr_cfg_counter_SHIFT                      0
#define mc2_cap_timers1_tmr_cfg_counter_DEFAULT                    0x00000000




#define mc2_cap_timers1_tmr_state_reserved0_MASK                   0x80000000
#define mc2_cap_timers1_tmr_state_reserved0_ALIGN                  0
#define mc2_cap_timers1_tmr_state_reserved0_BITS                   1
#define mc2_cap_timers1_tmr_state_reserved0_SHIFT                  31


#define mc2_cap_timers1_tmr_state_counter_MASK                     0x7fffffff
#define mc2_cap_timers1_tmr_state_counter_ALIGN                    0
#define mc2_cap_timers1_tmr_state_counter_BITS                     31
#define mc2_cap_timers1_tmr_state_counter_SHIFT                    0
#define mc2_cap_timers1_tmr_state_counter_DEFAULT                  0x00000000




#define mc2_cap_ifm_fltr_reserved0_MASK                            0xffff0000
#define mc2_cap_ifm_fltr_reserved0_ALIGN                           0
#define mc2_cap_ifm_fltr_reserved0_BITS                            16
#define mc2_cap_ifm_fltr_reserved0_SHIFT                           16


#define mc2_cap_ifm_fltr_ifm_3_MASK                                0x0000f000
#define mc2_cap_ifm_fltr_ifm_3_ALIGN                               0
#define mc2_cap_ifm_fltr_ifm_3_BITS                                4
#define mc2_cap_ifm_fltr_ifm_3_SHIFT                               12
#define mc2_cap_ifm_fltr_ifm_3_DEFAULT                             0x00000000


#define mc2_cap_ifm_fltr_ifm_2_MASK                                0x00000f00
#define mc2_cap_ifm_fltr_ifm_2_ALIGN                               0
#define mc2_cap_ifm_fltr_ifm_2_BITS                                4
#define mc2_cap_ifm_fltr_ifm_2_SHIFT                               8
#define mc2_cap_ifm_fltr_ifm_2_DEFAULT                             0x00000000


#define mc2_cap_ifm_fltr_ifm_1_MASK                                0x000000f0
#define mc2_cap_ifm_fltr_ifm_1_ALIGN                               0
#define mc2_cap_ifm_fltr_ifm_1_BITS                                4
#define mc2_cap_ifm_fltr_ifm_1_SHIFT                               4
#define mc2_cap_ifm_fltr_ifm_1_DEFAULT                             0x00000000


#define mc2_cap_ifm_fltr_ifm_0_MASK                                0x0000000f
#define mc2_cap_ifm_fltr_ifm_0_ALIGN                               0
#define mc2_cap_ifm_fltr_ifm_0_BITS                                4
#define mc2_cap_ifm_fltr_ifm_0_SHIFT                               0
#define mc2_cap_ifm_fltr_ifm_0_DEFAULT                             0x00000000




#define mc2_cap_chn_fltr_reserved0_MASK                            0xffff0000
#define mc2_cap_chn_fltr_reserved0_ALIGN                           0
#define mc2_cap_chn_fltr_reserved0_BITS                            16
#define mc2_cap_chn_fltr_reserved0_SHIFT                           16


#define mc2_cap_chn_fltr_chn_3_MASK                                0x0000f000
#define mc2_cap_chn_fltr_chn_3_ALIGN                               0
#define mc2_cap_chn_fltr_chn_3_BITS                                4
#define mc2_cap_chn_fltr_chn_3_SHIFT                               12
#define mc2_cap_chn_fltr_chn_3_DEFAULT                             0x00000000


#define mc2_cap_chn_fltr_chn_2_MASK                                0x00000f00
#define mc2_cap_chn_fltr_chn_2_ALIGN                               0
#define mc2_cap_chn_fltr_chn_2_BITS                                4
#define mc2_cap_chn_fltr_chn_2_SHIFT                               8
#define mc2_cap_chn_fltr_chn_2_DEFAULT                             0x00000000


#define mc2_cap_chn_fltr_chn_1_MASK                                0x000000f0
#define mc2_cap_chn_fltr_chn_1_ALIGN                               0
#define mc2_cap_chn_fltr_chn_1_BITS                                4
#define mc2_cap_chn_fltr_chn_1_SHIFT                               4
#define mc2_cap_chn_fltr_chn_1_DEFAULT                             0x00000000


#define mc2_cap_chn_fltr_chn_0_MASK                                0x0000000f
#define mc2_cap_chn_fltr_chn_0_ALIGN                               0
#define mc2_cap_chn_fltr_chn_0_BITS                                4
#define mc2_cap_chn_fltr_chn_0_SHIFT                               0
#define mc2_cap_chn_fltr_chn_0_DEFAULT                             0x00000000




#define mc2_cap_vq_fltr_vq_fltr_0_vq_1_MASK                        0xffff0000
#define mc2_cap_vq_fltr_vq_fltr_0_vq_1_ALIGN                       0
#define mc2_cap_vq_fltr_vq_fltr_0_vq_1_BITS                        16
#define mc2_cap_vq_fltr_vq_fltr_0_vq_1_SHIFT                       16
#define mc2_cap_vq_fltr_vq_fltr_0_vq_1_DEFAULT                     0x00000000


#define mc2_cap_vq_fltr_vq_fltr_0_vq_0_MASK                        0x0000ffff
#define mc2_cap_vq_fltr_vq_fltr_0_vq_0_ALIGN                       0
#define mc2_cap_vq_fltr_vq_fltr_0_vq_0_BITS                        16
#define mc2_cap_vq_fltr_vq_fltr_0_vq_0_SHIFT                       0
#define mc2_cap_vq_fltr_vq_fltr_0_vq_0_DEFAULT                     0x00000000




#define mc2_cap_vq_fltr_vq_fltr_1_vq_3_MASK                        0xffff0000
#define mc2_cap_vq_fltr_vq_fltr_1_vq_3_ALIGN                       0
#define mc2_cap_vq_fltr_vq_fltr_1_vq_3_BITS                        16
#define mc2_cap_vq_fltr_vq_fltr_1_vq_3_SHIFT                       16
#define mc2_cap_vq_fltr_vq_fltr_1_vq_3_DEFAULT                     0x00000000


#define mc2_cap_vq_fltr_vq_fltr_1_vq_2_MASK                        0x0000ffff
#define mc2_cap_vq_fltr_vq_fltr_1_vq_2_ALIGN                       0
#define mc2_cap_vq_fltr_vq_fltr_1_vq_2_BITS                        16
#define mc2_cap_vq_fltr_vq_fltr_1_vq_2_SHIFT                       0
#define mc2_cap_vq_fltr_vq_fltr_1_vq_2_DEFAULT                     0x00000000




#define mc2_cap_cmd_fltr_reserved0_MASK                            0xffff0000
#define mc2_cap_cmd_fltr_reserved0_ALIGN                           0
#define mc2_cap_cmd_fltr_reserved0_BITS                            16
#define mc2_cap_cmd_fltr_reserved0_SHIFT                           16


#define mc2_cap_cmd_fltr_cmd_3_MASK                                0x0000f000
#define mc2_cap_cmd_fltr_cmd_3_ALIGN                               0
#define mc2_cap_cmd_fltr_cmd_3_BITS                                4
#define mc2_cap_cmd_fltr_cmd_3_SHIFT                               12
#define mc2_cap_cmd_fltr_cmd_3_DEFAULT                             0x00000000


#define mc2_cap_cmd_fltr_cmd_2_MASK                                0x00000f00
#define mc2_cap_cmd_fltr_cmd_2_ALIGN                               0
#define mc2_cap_cmd_fltr_cmd_2_BITS                                4
#define mc2_cap_cmd_fltr_cmd_2_SHIFT                               8
#define mc2_cap_cmd_fltr_cmd_2_DEFAULT                             0x00000000


#define mc2_cap_cmd_fltr_cmd_1_MASK                                0x000000f0
#define mc2_cap_cmd_fltr_cmd_1_ALIGN                               0
#define mc2_cap_cmd_fltr_cmd_1_BITS                                4
#define mc2_cap_cmd_fltr_cmd_1_SHIFT                               4
#define mc2_cap_cmd_fltr_cmd_1_DEFAULT                             0x00000000


#define mc2_cap_cmd_fltr_cmd_0_MASK                                0x0000000f
#define mc2_cap_cmd_fltr_cmd_0_ALIGN                               0
#define mc2_cap_cmd_fltr_cmd_0_BITS                                4
#define mc2_cap_cmd_fltr_cmd_0_SHIFT                               0
#define mc2_cap_cmd_fltr_cmd_0_DEFAULT                             0x00000000




#define mc2_cap_triggers0_trig_op_enable_MASK                      0x80000000
#define mc2_cap_triggers0_trig_op_enable_ALIGN                     0
#define mc2_cap_triggers0_trig_op_enable_BITS                      1
#define mc2_cap_triggers0_trig_op_enable_SHIFT                     31
#define mc2_cap_triggers0_trig_op_enable_DEFAULT                   0x00000000


#define mc2_cap_triggers0_trig_op_reserved0_MASK                   0x7ffffff0
#define mc2_cap_triggers0_trig_op_reserved0_ALIGN                  0
#define mc2_cap_triggers0_trig_op_reserved0_BITS                   27
#define mc2_cap_triggers0_trig_op_reserved0_SHIFT                  4


#define mc2_cap_triggers0_trig_op_fltr_op_MASK                     0x0000000f
#define mc2_cap_triggers0_trig_op_fltr_op_ALIGN                    0
#define mc2_cap_triggers0_trig_op_fltr_op_BITS                     4
#define mc2_cap_triggers0_trig_op_fltr_op_SHIFT                    0
#define mc2_cap_triggers0_trig_op_fltr_op_DEFAULT                  0x00000000




#define mc2_cap_triggers0_trig_l_vq_fltr_dis_MASK                  0x80000000
#define mc2_cap_triggers0_trig_l_vq_fltr_dis_ALIGN                 0
#define mc2_cap_triggers0_trig_l_vq_fltr_dis_BITS                  1
#define mc2_cap_triggers0_trig_l_vq_fltr_dis_SHIFT                 31
#define mc2_cap_triggers0_trig_l_vq_fltr_dis_DEFAULT               0x00000000


#define mc2_cap_triggers0_trig_l_reserved0_MASK                    0x7e000000
#define mc2_cap_triggers0_trig_l_reserved0_ALIGN                   0
#define mc2_cap_triggers0_trig_l_reserved0_BITS                    6
#define mc2_cap_triggers0_trig_l_reserved0_SHIFT                   25


#define mc2_cap_triggers0_trig_l_trig_tmr_mask_MASK                0x01000000
#define mc2_cap_triggers0_trig_l_trig_tmr_mask_ALIGN               0
#define mc2_cap_triggers0_trig_l_trig_tmr_mask_BITS                1
#define mc2_cap_triggers0_trig_l_trig_tmr_mask_SHIFT               24
#define mc2_cap_triggers0_trig_l_trig_tmr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers0_trig_l_cmd_fltr_mask_MASK                0x00f00000
#define mc2_cap_triggers0_trig_l_cmd_fltr_mask_ALIGN               0
#define mc2_cap_triggers0_trig_l_cmd_fltr_mask_BITS                4
#define mc2_cap_triggers0_trig_l_cmd_fltr_mask_SHIFT               20
#define mc2_cap_triggers0_trig_l_cmd_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers0_trig_l_vq_fltr_mask_MASK                 0x000f0000
#define mc2_cap_triggers0_trig_l_vq_fltr_mask_ALIGN                0
#define mc2_cap_triggers0_trig_l_vq_fltr_mask_BITS                 4
#define mc2_cap_triggers0_trig_l_vq_fltr_mask_SHIFT                16
#define mc2_cap_triggers0_trig_l_vq_fltr_mask_DEFAULT              0x00000000


#define mc2_cap_triggers0_trig_l_chn_fltr_mask_MASK                0x0000f000
#define mc2_cap_triggers0_trig_l_chn_fltr_mask_ALIGN               0
#define mc2_cap_triggers0_trig_l_chn_fltr_mask_BITS                4
#define mc2_cap_triggers0_trig_l_chn_fltr_mask_SHIFT               12
#define mc2_cap_triggers0_trig_l_chn_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers0_trig_l_ifm_fltr_mask_MASK                0x00000f00
#define mc2_cap_triggers0_trig_l_ifm_fltr_mask_ALIGN               0
#define mc2_cap_triggers0_trig_l_ifm_fltr_mask_BITS                4
#define mc2_cap_triggers0_trig_l_ifm_fltr_mask_SHIFT               8
#define mc2_cap_triggers0_trig_l_ifm_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers0_trig_l_srcid_fltr_mask_MASK              0x000000f0
#define mc2_cap_triggers0_trig_l_srcid_fltr_mask_ALIGN             0
#define mc2_cap_triggers0_trig_l_srcid_fltr_mask_BITS              4
#define mc2_cap_triggers0_trig_l_srcid_fltr_mask_SHIFT             4
#define mc2_cap_triggers0_trig_l_srcid_fltr_mask_DEFAULT           0x00000000


#define mc2_cap_triggers0_trig_l_addr_fltr_mask_MASK               0x0000000f
#define mc2_cap_triggers0_trig_l_addr_fltr_mask_ALIGN              0
#define mc2_cap_triggers0_trig_l_addr_fltr_mask_BITS               4
#define mc2_cap_triggers0_trig_l_addr_fltr_mask_SHIFT              0
#define mc2_cap_triggers0_trig_l_addr_fltr_mask_DEFAULT            0x00000000




#define mc2_cap_triggers0_trig_r_vq_fltr_dis_MASK                  0x80000000
#define mc2_cap_triggers0_trig_r_vq_fltr_dis_ALIGN                 0
#define mc2_cap_triggers0_trig_r_vq_fltr_dis_BITS                  1
#define mc2_cap_triggers0_trig_r_vq_fltr_dis_SHIFT                 31
#define mc2_cap_triggers0_trig_r_vq_fltr_dis_DEFAULT               0x00000000


#define mc2_cap_triggers0_trig_r_reserved0_MASK                    0x7e000000
#define mc2_cap_triggers0_trig_r_reserved0_ALIGN                   0
#define mc2_cap_triggers0_trig_r_reserved0_BITS                    6
#define mc2_cap_triggers0_trig_r_reserved0_SHIFT                   25


#define mc2_cap_triggers0_trig_r_trig_tmr_mask_MASK                0x01000000
#define mc2_cap_triggers0_trig_r_trig_tmr_mask_ALIGN               0
#define mc2_cap_triggers0_trig_r_trig_tmr_mask_BITS                1
#define mc2_cap_triggers0_trig_r_trig_tmr_mask_SHIFT               24
#define mc2_cap_triggers0_trig_r_trig_tmr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers0_trig_r_cmd_fltr_mask_MASK                0x00f00000
#define mc2_cap_triggers0_trig_r_cmd_fltr_mask_ALIGN               0
#define mc2_cap_triggers0_trig_r_cmd_fltr_mask_BITS                4
#define mc2_cap_triggers0_trig_r_cmd_fltr_mask_SHIFT               20
#define mc2_cap_triggers0_trig_r_cmd_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers0_trig_r_vq_fltr_mask_MASK                 0x000f0000
#define mc2_cap_triggers0_trig_r_vq_fltr_mask_ALIGN                0
#define mc2_cap_triggers0_trig_r_vq_fltr_mask_BITS                 4
#define mc2_cap_triggers0_trig_r_vq_fltr_mask_SHIFT                16
#define mc2_cap_triggers0_trig_r_vq_fltr_mask_DEFAULT              0x00000000


#define mc2_cap_triggers0_trig_r_chn_fltr_mask_MASK                0x0000f000
#define mc2_cap_triggers0_trig_r_chn_fltr_mask_ALIGN               0
#define mc2_cap_triggers0_trig_r_chn_fltr_mask_BITS                4
#define mc2_cap_triggers0_trig_r_chn_fltr_mask_SHIFT               12
#define mc2_cap_triggers0_trig_r_chn_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers0_trig_r_ifm_fltr_mask_MASK                0x00000f00
#define mc2_cap_triggers0_trig_r_ifm_fltr_mask_ALIGN               0
#define mc2_cap_triggers0_trig_r_ifm_fltr_mask_BITS                4
#define mc2_cap_triggers0_trig_r_ifm_fltr_mask_SHIFT               8
#define mc2_cap_triggers0_trig_r_ifm_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers0_trig_r_srcid_fltr_mask_MASK              0x000000f0
#define mc2_cap_triggers0_trig_r_srcid_fltr_mask_ALIGN             0
#define mc2_cap_triggers0_trig_r_srcid_fltr_mask_BITS              4
#define mc2_cap_triggers0_trig_r_srcid_fltr_mask_SHIFT             4
#define mc2_cap_triggers0_trig_r_srcid_fltr_mask_DEFAULT           0x00000000


#define mc2_cap_triggers0_trig_r_addr_fltr_mask_MASK               0x0000000f
#define mc2_cap_triggers0_trig_r_addr_fltr_mask_ALIGN              0
#define mc2_cap_triggers0_trig_r_addr_fltr_mask_BITS               4
#define mc2_cap_triggers0_trig_r_addr_fltr_mask_SHIFT              0
#define mc2_cap_triggers0_trig_r_addr_fltr_mask_DEFAULT            0x00000000




#define mc2_cap_triggers1_trig_op_enable_MASK                      0x80000000
#define mc2_cap_triggers1_trig_op_enable_ALIGN                     0
#define mc2_cap_triggers1_trig_op_enable_BITS                      1
#define mc2_cap_triggers1_trig_op_enable_SHIFT                     31
#define mc2_cap_triggers1_trig_op_enable_DEFAULT                   0x00000000


#define mc2_cap_triggers1_trig_op_reserved0_MASK                   0x7ffffff0
#define mc2_cap_triggers1_trig_op_reserved0_ALIGN                  0
#define mc2_cap_triggers1_trig_op_reserved0_BITS                   27
#define mc2_cap_triggers1_trig_op_reserved0_SHIFT                  4


#define mc2_cap_triggers1_trig_op_fltr_op_MASK                     0x0000000f
#define mc2_cap_triggers1_trig_op_fltr_op_ALIGN                    0
#define mc2_cap_triggers1_trig_op_fltr_op_BITS                     4
#define mc2_cap_triggers1_trig_op_fltr_op_SHIFT                    0
#define mc2_cap_triggers1_trig_op_fltr_op_DEFAULT                  0x00000000




#define mc2_cap_triggers1_trig_l_vq_fltr_dis_MASK                  0x80000000
#define mc2_cap_triggers1_trig_l_vq_fltr_dis_ALIGN                 0
#define mc2_cap_triggers1_trig_l_vq_fltr_dis_BITS                  1
#define mc2_cap_triggers1_trig_l_vq_fltr_dis_SHIFT                 31
#define mc2_cap_triggers1_trig_l_vq_fltr_dis_DEFAULT               0x00000000


#define mc2_cap_triggers1_trig_l_reserved0_MASK                    0x7e000000
#define mc2_cap_triggers1_trig_l_reserved0_ALIGN                   0
#define mc2_cap_triggers1_trig_l_reserved0_BITS                    6
#define mc2_cap_triggers1_trig_l_reserved0_SHIFT                   25


#define mc2_cap_triggers1_trig_l_trig_tmr_mask_MASK                0x01000000
#define mc2_cap_triggers1_trig_l_trig_tmr_mask_ALIGN               0
#define mc2_cap_triggers1_trig_l_trig_tmr_mask_BITS                1
#define mc2_cap_triggers1_trig_l_trig_tmr_mask_SHIFT               24
#define mc2_cap_triggers1_trig_l_trig_tmr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers1_trig_l_cmd_fltr_mask_MASK                0x00f00000
#define mc2_cap_triggers1_trig_l_cmd_fltr_mask_ALIGN               0
#define mc2_cap_triggers1_trig_l_cmd_fltr_mask_BITS                4
#define mc2_cap_triggers1_trig_l_cmd_fltr_mask_SHIFT               20
#define mc2_cap_triggers1_trig_l_cmd_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers1_trig_l_vq_fltr_mask_MASK                 0x000f0000
#define mc2_cap_triggers1_trig_l_vq_fltr_mask_ALIGN                0
#define mc2_cap_triggers1_trig_l_vq_fltr_mask_BITS                 4
#define mc2_cap_triggers1_trig_l_vq_fltr_mask_SHIFT                16
#define mc2_cap_triggers1_trig_l_vq_fltr_mask_DEFAULT              0x00000000


#define mc2_cap_triggers1_trig_l_chn_fltr_mask_MASK                0x0000f000
#define mc2_cap_triggers1_trig_l_chn_fltr_mask_ALIGN               0
#define mc2_cap_triggers1_trig_l_chn_fltr_mask_BITS                4
#define mc2_cap_triggers1_trig_l_chn_fltr_mask_SHIFT               12
#define mc2_cap_triggers1_trig_l_chn_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers1_trig_l_ifm_fltr_mask_MASK                0x00000f00
#define mc2_cap_triggers1_trig_l_ifm_fltr_mask_ALIGN               0
#define mc2_cap_triggers1_trig_l_ifm_fltr_mask_BITS                4
#define mc2_cap_triggers1_trig_l_ifm_fltr_mask_SHIFT               8
#define mc2_cap_triggers1_trig_l_ifm_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers1_trig_l_srcid_fltr_mask_MASK              0x000000f0
#define mc2_cap_triggers1_trig_l_srcid_fltr_mask_ALIGN             0
#define mc2_cap_triggers1_trig_l_srcid_fltr_mask_BITS              4
#define mc2_cap_triggers1_trig_l_srcid_fltr_mask_SHIFT             4
#define mc2_cap_triggers1_trig_l_srcid_fltr_mask_DEFAULT           0x00000000


#define mc2_cap_triggers1_trig_l_addr_fltr_mask_MASK               0x0000000f
#define mc2_cap_triggers1_trig_l_addr_fltr_mask_ALIGN              0
#define mc2_cap_triggers1_trig_l_addr_fltr_mask_BITS               4
#define mc2_cap_triggers1_trig_l_addr_fltr_mask_SHIFT              0
#define mc2_cap_triggers1_trig_l_addr_fltr_mask_DEFAULT            0x00000000




#define mc2_cap_triggers1_trig_r_vq_fltr_dis_MASK                  0x80000000
#define mc2_cap_triggers1_trig_r_vq_fltr_dis_ALIGN                 0
#define mc2_cap_triggers1_trig_r_vq_fltr_dis_BITS                  1
#define mc2_cap_triggers1_trig_r_vq_fltr_dis_SHIFT                 31
#define mc2_cap_triggers1_trig_r_vq_fltr_dis_DEFAULT               0x00000000


#define mc2_cap_triggers1_trig_r_reserved0_MASK                    0x7e000000
#define mc2_cap_triggers1_trig_r_reserved0_ALIGN                   0
#define mc2_cap_triggers1_trig_r_reserved0_BITS                    6
#define mc2_cap_triggers1_trig_r_reserved0_SHIFT                   25


#define mc2_cap_triggers1_trig_r_trig_tmr_mask_MASK                0x01000000
#define mc2_cap_triggers1_trig_r_trig_tmr_mask_ALIGN               0
#define mc2_cap_triggers1_trig_r_trig_tmr_mask_BITS                1
#define mc2_cap_triggers1_trig_r_trig_tmr_mask_SHIFT               24
#define mc2_cap_triggers1_trig_r_trig_tmr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers1_trig_r_cmd_fltr_mask_MASK                0x00f00000
#define mc2_cap_triggers1_trig_r_cmd_fltr_mask_ALIGN               0
#define mc2_cap_triggers1_trig_r_cmd_fltr_mask_BITS                4
#define mc2_cap_triggers1_trig_r_cmd_fltr_mask_SHIFT               20
#define mc2_cap_triggers1_trig_r_cmd_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers1_trig_r_vq_fltr_mask_MASK                 0x000f0000
#define mc2_cap_triggers1_trig_r_vq_fltr_mask_ALIGN                0
#define mc2_cap_triggers1_trig_r_vq_fltr_mask_BITS                 4
#define mc2_cap_triggers1_trig_r_vq_fltr_mask_SHIFT                16
#define mc2_cap_triggers1_trig_r_vq_fltr_mask_DEFAULT              0x00000000


#define mc2_cap_triggers1_trig_r_chn_fltr_mask_MASK                0x0000f000
#define mc2_cap_triggers1_trig_r_chn_fltr_mask_ALIGN               0
#define mc2_cap_triggers1_trig_r_chn_fltr_mask_BITS                4
#define mc2_cap_triggers1_trig_r_chn_fltr_mask_SHIFT               12
#define mc2_cap_triggers1_trig_r_chn_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers1_trig_r_ifm_fltr_mask_MASK                0x00000f00
#define mc2_cap_triggers1_trig_r_ifm_fltr_mask_ALIGN               0
#define mc2_cap_triggers1_trig_r_ifm_fltr_mask_BITS                4
#define mc2_cap_triggers1_trig_r_ifm_fltr_mask_SHIFT               8
#define mc2_cap_triggers1_trig_r_ifm_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers1_trig_r_srcid_fltr_mask_MASK              0x000000f0
#define mc2_cap_triggers1_trig_r_srcid_fltr_mask_ALIGN             0
#define mc2_cap_triggers1_trig_r_srcid_fltr_mask_BITS              4
#define mc2_cap_triggers1_trig_r_srcid_fltr_mask_SHIFT             4
#define mc2_cap_triggers1_trig_r_srcid_fltr_mask_DEFAULT           0x00000000


#define mc2_cap_triggers1_trig_r_addr_fltr_mask_MASK               0x0000000f
#define mc2_cap_triggers1_trig_r_addr_fltr_mask_ALIGN              0
#define mc2_cap_triggers1_trig_r_addr_fltr_mask_BITS               4
#define mc2_cap_triggers1_trig_r_addr_fltr_mask_SHIFT              0
#define mc2_cap_triggers1_trig_r_addr_fltr_mask_DEFAULT            0x00000000




#define mc2_cap_triggers2_trig_op_enable_MASK                      0x80000000
#define mc2_cap_triggers2_trig_op_enable_ALIGN                     0
#define mc2_cap_triggers2_trig_op_enable_BITS                      1
#define mc2_cap_triggers2_trig_op_enable_SHIFT                     31
#define mc2_cap_triggers2_trig_op_enable_DEFAULT                   0x00000000


#define mc2_cap_triggers2_trig_op_reserved0_MASK                   0x7ffffff0
#define mc2_cap_triggers2_trig_op_reserved0_ALIGN                  0
#define mc2_cap_triggers2_trig_op_reserved0_BITS                   27
#define mc2_cap_triggers2_trig_op_reserved0_SHIFT                  4


#define mc2_cap_triggers2_trig_op_fltr_op_MASK                     0x0000000f
#define mc2_cap_triggers2_trig_op_fltr_op_ALIGN                    0
#define mc2_cap_triggers2_trig_op_fltr_op_BITS                     4
#define mc2_cap_triggers2_trig_op_fltr_op_SHIFT                    0
#define mc2_cap_triggers2_trig_op_fltr_op_DEFAULT                  0x00000000




#define mc2_cap_triggers2_trig_l_vq_fltr_dis_MASK                  0x80000000
#define mc2_cap_triggers2_trig_l_vq_fltr_dis_ALIGN                 0
#define mc2_cap_triggers2_trig_l_vq_fltr_dis_BITS                  1
#define mc2_cap_triggers2_trig_l_vq_fltr_dis_SHIFT                 31
#define mc2_cap_triggers2_trig_l_vq_fltr_dis_DEFAULT               0x00000000


#define mc2_cap_triggers2_trig_l_reserved0_MASK                    0x7e000000
#define mc2_cap_triggers2_trig_l_reserved0_ALIGN                   0
#define mc2_cap_triggers2_trig_l_reserved0_BITS                    6
#define mc2_cap_triggers2_trig_l_reserved0_SHIFT                   25


#define mc2_cap_triggers2_trig_l_trig_tmr_mask_MASK                0x01000000
#define mc2_cap_triggers2_trig_l_trig_tmr_mask_ALIGN               0
#define mc2_cap_triggers2_trig_l_trig_tmr_mask_BITS                1
#define mc2_cap_triggers2_trig_l_trig_tmr_mask_SHIFT               24
#define mc2_cap_triggers2_trig_l_trig_tmr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers2_trig_l_cmd_fltr_mask_MASK                0x00f00000
#define mc2_cap_triggers2_trig_l_cmd_fltr_mask_ALIGN               0
#define mc2_cap_triggers2_trig_l_cmd_fltr_mask_BITS                4
#define mc2_cap_triggers2_trig_l_cmd_fltr_mask_SHIFT               20
#define mc2_cap_triggers2_trig_l_cmd_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers2_trig_l_vq_fltr_mask_MASK                 0x000f0000
#define mc2_cap_triggers2_trig_l_vq_fltr_mask_ALIGN                0
#define mc2_cap_triggers2_trig_l_vq_fltr_mask_BITS                 4
#define mc2_cap_triggers2_trig_l_vq_fltr_mask_SHIFT                16
#define mc2_cap_triggers2_trig_l_vq_fltr_mask_DEFAULT              0x00000000


#define mc2_cap_triggers2_trig_l_chn_fltr_mask_MASK                0x0000f000
#define mc2_cap_triggers2_trig_l_chn_fltr_mask_ALIGN               0
#define mc2_cap_triggers2_trig_l_chn_fltr_mask_BITS                4
#define mc2_cap_triggers2_trig_l_chn_fltr_mask_SHIFT               12
#define mc2_cap_triggers2_trig_l_chn_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers2_trig_l_ifm_fltr_mask_MASK                0x00000f00
#define mc2_cap_triggers2_trig_l_ifm_fltr_mask_ALIGN               0
#define mc2_cap_triggers2_trig_l_ifm_fltr_mask_BITS                4
#define mc2_cap_triggers2_trig_l_ifm_fltr_mask_SHIFT               8
#define mc2_cap_triggers2_trig_l_ifm_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers2_trig_l_srcid_fltr_mask_MASK              0x000000f0
#define mc2_cap_triggers2_trig_l_srcid_fltr_mask_ALIGN             0
#define mc2_cap_triggers2_trig_l_srcid_fltr_mask_BITS              4
#define mc2_cap_triggers2_trig_l_srcid_fltr_mask_SHIFT             4
#define mc2_cap_triggers2_trig_l_srcid_fltr_mask_DEFAULT           0x00000000


#define mc2_cap_triggers2_trig_l_addr_fltr_mask_MASK               0x0000000f
#define mc2_cap_triggers2_trig_l_addr_fltr_mask_ALIGN              0
#define mc2_cap_triggers2_trig_l_addr_fltr_mask_BITS               4
#define mc2_cap_triggers2_trig_l_addr_fltr_mask_SHIFT              0
#define mc2_cap_triggers2_trig_l_addr_fltr_mask_DEFAULT            0x00000000




#define mc2_cap_triggers2_trig_r_vq_fltr_dis_MASK                  0x80000000
#define mc2_cap_triggers2_trig_r_vq_fltr_dis_ALIGN                 0
#define mc2_cap_triggers2_trig_r_vq_fltr_dis_BITS                  1
#define mc2_cap_triggers2_trig_r_vq_fltr_dis_SHIFT                 31
#define mc2_cap_triggers2_trig_r_vq_fltr_dis_DEFAULT               0x00000000


#define mc2_cap_triggers2_trig_r_reserved0_MASK                    0x7e000000
#define mc2_cap_triggers2_trig_r_reserved0_ALIGN                   0
#define mc2_cap_triggers2_trig_r_reserved0_BITS                    6
#define mc2_cap_triggers2_trig_r_reserved0_SHIFT                   25


#define mc2_cap_triggers2_trig_r_trig_tmr_mask_MASK                0x01000000
#define mc2_cap_triggers2_trig_r_trig_tmr_mask_ALIGN               0
#define mc2_cap_triggers2_trig_r_trig_tmr_mask_BITS                1
#define mc2_cap_triggers2_trig_r_trig_tmr_mask_SHIFT               24
#define mc2_cap_triggers2_trig_r_trig_tmr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers2_trig_r_cmd_fltr_mask_MASK                0x00f00000
#define mc2_cap_triggers2_trig_r_cmd_fltr_mask_ALIGN               0
#define mc2_cap_triggers2_trig_r_cmd_fltr_mask_BITS                4
#define mc2_cap_triggers2_trig_r_cmd_fltr_mask_SHIFT               20
#define mc2_cap_triggers2_trig_r_cmd_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers2_trig_r_vq_fltr_mask_MASK                 0x000f0000
#define mc2_cap_triggers2_trig_r_vq_fltr_mask_ALIGN                0
#define mc2_cap_triggers2_trig_r_vq_fltr_mask_BITS                 4
#define mc2_cap_triggers2_trig_r_vq_fltr_mask_SHIFT                16
#define mc2_cap_triggers2_trig_r_vq_fltr_mask_DEFAULT              0x00000000


#define mc2_cap_triggers2_trig_r_chn_fltr_mask_MASK                0x0000f000
#define mc2_cap_triggers2_trig_r_chn_fltr_mask_ALIGN               0
#define mc2_cap_triggers2_trig_r_chn_fltr_mask_BITS                4
#define mc2_cap_triggers2_trig_r_chn_fltr_mask_SHIFT               12
#define mc2_cap_triggers2_trig_r_chn_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers2_trig_r_ifm_fltr_mask_MASK                0x00000f00
#define mc2_cap_triggers2_trig_r_ifm_fltr_mask_ALIGN               0
#define mc2_cap_triggers2_trig_r_ifm_fltr_mask_BITS                4
#define mc2_cap_triggers2_trig_r_ifm_fltr_mask_SHIFT               8
#define mc2_cap_triggers2_trig_r_ifm_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers2_trig_r_srcid_fltr_mask_MASK              0x000000f0
#define mc2_cap_triggers2_trig_r_srcid_fltr_mask_ALIGN             0
#define mc2_cap_triggers2_trig_r_srcid_fltr_mask_BITS              4
#define mc2_cap_triggers2_trig_r_srcid_fltr_mask_SHIFT             4
#define mc2_cap_triggers2_trig_r_srcid_fltr_mask_DEFAULT           0x00000000


#define mc2_cap_triggers2_trig_r_addr_fltr_mask_MASK               0x0000000f
#define mc2_cap_triggers2_trig_r_addr_fltr_mask_ALIGN              0
#define mc2_cap_triggers2_trig_r_addr_fltr_mask_BITS               4
#define mc2_cap_triggers2_trig_r_addr_fltr_mask_SHIFT              0
#define mc2_cap_triggers2_trig_r_addr_fltr_mask_DEFAULT            0x00000000




#define mc2_cap_triggers3_trig_op_enable_MASK                      0x80000000
#define mc2_cap_triggers3_trig_op_enable_ALIGN                     0
#define mc2_cap_triggers3_trig_op_enable_BITS                      1
#define mc2_cap_triggers3_trig_op_enable_SHIFT                     31
#define mc2_cap_triggers3_trig_op_enable_DEFAULT                   0x00000000


#define mc2_cap_triggers3_trig_op_reserved0_MASK                   0x7ffffff0
#define mc2_cap_triggers3_trig_op_reserved0_ALIGN                  0
#define mc2_cap_triggers3_trig_op_reserved0_BITS                   27
#define mc2_cap_triggers3_trig_op_reserved0_SHIFT                  4


#define mc2_cap_triggers3_trig_op_fltr_op_MASK                     0x0000000f
#define mc2_cap_triggers3_trig_op_fltr_op_ALIGN                    0
#define mc2_cap_triggers3_trig_op_fltr_op_BITS                     4
#define mc2_cap_triggers3_trig_op_fltr_op_SHIFT                    0
#define mc2_cap_triggers3_trig_op_fltr_op_DEFAULT                  0x00000000




#define mc2_cap_triggers3_trig_l_vq_fltr_dis_MASK                  0x80000000
#define mc2_cap_triggers3_trig_l_vq_fltr_dis_ALIGN                 0
#define mc2_cap_triggers3_trig_l_vq_fltr_dis_BITS                  1
#define mc2_cap_triggers3_trig_l_vq_fltr_dis_SHIFT                 31
#define mc2_cap_triggers3_trig_l_vq_fltr_dis_DEFAULT               0x00000000


#define mc2_cap_triggers3_trig_l_reserved0_MASK                    0x7e000000
#define mc2_cap_triggers3_trig_l_reserved0_ALIGN                   0
#define mc2_cap_triggers3_trig_l_reserved0_BITS                    6
#define mc2_cap_triggers3_trig_l_reserved0_SHIFT                   25


#define mc2_cap_triggers3_trig_l_trig_tmr_mask_MASK                0x01000000
#define mc2_cap_triggers3_trig_l_trig_tmr_mask_ALIGN               0
#define mc2_cap_triggers3_trig_l_trig_tmr_mask_BITS                1
#define mc2_cap_triggers3_trig_l_trig_tmr_mask_SHIFT               24
#define mc2_cap_triggers3_trig_l_trig_tmr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers3_trig_l_cmd_fltr_mask_MASK                0x00f00000
#define mc2_cap_triggers3_trig_l_cmd_fltr_mask_ALIGN               0
#define mc2_cap_triggers3_trig_l_cmd_fltr_mask_BITS                4
#define mc2_cap_triggers3_trig_l_cmd_fltr_mask_SHIFT               20
#define mc2_cap_triggers3_trig_l_cmd_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers3_trig_l_vq_fltr_mask_MASK                 0x000f0000
#define mc2_cap_triggers3_trig_l_vq_fltr_mask_ALIGN                0
#define mc2_cap_triggers3_trig_l_vq_fltr_mask_BITS                 4
#define mc2_cap_triggers3_trig_l_vq_fltr_mask_SHIFT                16
#define mc2_cap_triggers3_trig_l_vq_fltr_mask_DEFAULT              0x00000000


#define mc2_cap_triggers3_trig_l_chn_fltr_mask_MASK                0x0000f000
#define mc2_cap_triggers3_trig_l_chn_fltr_mask_ALIGN               0
#define mc2_cap_triggers3_trig_l_chn_fltr_mask_BITS                4
#define mc2_cap_triggers3_trig_l_chn_fltr_mask_SHIFT               12
#define mc2_cap_triggers3_trig_l_chn_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers3_trig_l_ifm_fltr_mask_MASK                0x00000f00
#define mc2_cap_triggers3_trig_l_ifm_fltr_mask_ALIGN               0
#define mc2_cap_triggers3_trig_l_ifm_fltr_mask_BITS                4
#define mc2_cap_triggers3_trig_l_ifm_fltr_mask_SHIFT               8
#define mc2_cap_triggers3_trig_l_ifm_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers3_trig_l_srcid_fltr_mask_MASK              0x000000f0
#define mc2_cap_triggers3_trig_l_srcid_fltr_mask_ALIGN             0
#define mc2_cap_triggers3_trig_l_srcid_fltr_mask_BITS              4
#define mc2_cap_triggers3_trig_l_srcid_fltr_mask_SHIFT             4
#define mc2_cap_triggers3_trig_l_srcid_fltr_mask_DEFAULT           0x00000000


#define mc2_cap_triggers3_trig_l_addr_fltr_mask_MASK               0x0000000f
#define mc2_cap_triggers3_trig_l_addr_fltr_mask_ALIGN              0
#define mc2_cap_triggers3_trig_l_addr_fltr_mask_BITS               4
#define mc2_cap_triggers3_trig_l_addr_fltr_mask_SHIFT              0
#define mc2_cap_triggers3_trig_l_addr_fltr_mask_DEFAULT            0x00000000




#define mc2_cap_triggers3_trig_r_vq_fltr_dis_MASK                  0x80000000
#define mc2_cap_triggers3_trig_r_vq_fltr_dis_ALIGN                 0
#define mc2_cap_triggers3_trig_r_vq_fltr_dis_BITS                  1
#define mc2_cap_triggers3_trig_r_vq_fltr_dis_SHIFT                 31
#define mc2_cap_triggers3_trig_r_vq_fltr_dis_DEFAULT               0x00000000


#define mc2_cap_triggers3_trig_r_reserved0_MASK                    0x7e000000
#define mc2_cap_triggers3_trig_r_reserved0_ALIGN                   0
#define mc2_cap_triggers3_trig_r_reserved0_BITS                    6
#define mc2_cap_triggers3_trig_r_reserved0_SHIFT                   25


#define mc2_cap_triggers3_trig_r_trig_tmr_mask_MASK                0x01000000
#define mc2_cap_triggers3_trig_r_trig_tmr_mask_ALIGN               0
#define mc2_cap_triggers3_trig_r_trig_tmr_mask_BITS                1
#define mc2_cap_triggers3_trig_r_trig_tmr_mask_SHIFT               24
#define mc2_cap_triggers3_trig_r_trig_tmr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers3_trig_r_cmd_fltr_mask_MASK                0x00f00000
#define mc2_cap_triggers3_trig_r_cmd_fltr_mask_ALIGN               0
#define mc2_cap_triggers3_trig_r_cmd_fltr_mask_BITS                4
#define mc2_cap_triggers3_trig_r_cmd_fltr_mask_SHIFT               20
#define mc2_cap_triggers3_trig_r_cmd_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers3_trig_r_vq_fltr_mask_MASK                 0x000f0000
#define mc2_cap_triggers3_trig_r_vq_fltr_mask_ALIGN                0
#define mc2_cap_triggers3_trig_r_vq_fltr_mask_BITS                 4
#define mc2_cap_triggers3_trig_r_vq_fltr_mask_SHIFT                16
#define mc2_cap_triggers3_trig_r_vq_fltr_mask_DEFAULT              0x00000000


#define mc2_cap_triggers3_trig_r_chn_fltr_mask_MASK                0x0000f000
#define mc2_cap_triggers3_trig_r_chn_fltr_mask_ALIGN               0
#define mc2_cap_triggers3_trig_r_chn_fltr_mask_BITS                4
#define mc2_cap_triggers3_trig_r_chn_fltr_mask_SHIFT               12
#define mc2_cap_triggers3_trig_r_chn_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers3_trig_r_ifm_fltr_mask_MASK                0x00000f00
#define mc2_cap_triggers3_trig_r_ifm_fltr_mask_ALIGN               0
#define mc2_cap_triggers3_trig_r_ifm_fltr_mask_BITS                4
#define mc2_cap_triggers3_trig_r_ifm_fltr_mask_SHIFT               8
#define mc2_cap_triggers3_trig_r_ifm_fltr_mask_DEFAULT             0x00000000


#define mc2_cap_triggers3_trig_r_srcid_fltr_mask_MASK              0x000000f0
#define mc2_cap_triggers3_trig_r_srcid_fltr_mask_ALIGN             0
#define mc2_cap_triggers3_trig_r_srcid_fltr_mask_BITS              4
#define mc2_cap_triggers3_trig_r_srcid_fltr_mask_SHIFT             4
#define mc2_cap_triggers3_trig_r_srcid_fltr_mask_DEFAULT           0x00000000


#define mc2_cap_triggers3_trig_r_addr_fltr_mask_MASK               0x0000000f
#define mc2_cap_triggers3_trig_r_addr_fltr_mask_ALIGN              0
#define mc2_cap_triggers3_trig_r_addr_fltr_mask_BITS               4
#define mc2_cap_triggers3_trig_r_addr_fltr_mask_SHIFT              0
#define mc2_cap_triggers3_trig_r_addr_fltr_mask_DEFAULT            0x00000000




#define mc2_cap_sequences0_cfg_trig_3_en_MASK                      0x80000000
#define mc2_cap_sequences0_cfg_trig_3_en_ALIGN                     0
#define mc2_cap_sequences0_cfg_trig_3_en_BITS                      1
#define mc2_cap_sequences0_cfg_trig_3_en_SHIFT                     31
#define mc2_cap_sequences0_cfg_trig_3_en_DEFAULT                   0x00000000


#define mc2_cap_sequences0_cfg_reserved0_MASK                      0x70000000
#define mc2_cap_sequences0_cfg_reserved0_ALIGN                     0
#define mc2_cap_sequences0_cfg_reserved0_BITS                      3
#define mc2_cap_sequences0_cfg_reserved0_SHIFT                     28


#define mc2_cap_sequences0_cfg_trig_3_MASK                         0x0f000000
#define mc2_cap_sequences0_cfg_trig_3_ALIGN                        0
#define mc2_cap_sequences0_cfg_trig_3_BITS                         4
#define mc2_cap_sequences0_cfg_trig_3_SHIFT                        24
#define mc2_cap_sequences0_cfg_trig_3_DEFAULT                      0x00000000


#define mc2_cap_sequences0_cfg_trig_2_en_MASK                      0x00800000
#define mc2_cap_sequences0_cfg_trig_2_en_ALIGN                     0
#define mc2_cap_sequences0_cfg_trig_2_en_BITS                      1
#define mc2_cap_sequences0_cfg_trig_2_en_SHIFT                     23
#define mc2_cap_sequences0_cfg_trig_2_en_DEFAULT                   0x00000000


#define mc2_cap_sequences0_cfg_reserved1_MASK                      0x00700000
#define mc2_cap_sequences0_cfg_reserved1_ALIGN                     0
#define mc2_cap_sequences0_cfg_reserved1_BITS                      3
#define mc2_cap_sequences0_cfg_reserved1_SHIFT                     20


#define mc2_cap_sequences0_cfg_trig_2_MASK                         0x000f0000
#define mc2_cap_sequences0_cfg_trig_2_ALIGN                        0
#define mc2_cap_sequences0_cfg_trig_2_BITS                         4
#define mc2_cap_sequences0_cfg_trig_2_SHIFT                        16
#define mc2_cap_sequences0_cfg_trig_2_DEFAULT                      0x00000000


#define mc2_cap_sequences0_cfg_trig_1_en_MASK                      0x00008000
#define mc2_cap_sequences0_cfg_trig_1_en_ALIGN                     0
#define mc2_cap_sequences0_cfg_trig_1_en_BITS                      1
#define mc2_cap_sequences0_cfg_trig_1_en_SHIFT                     15
#define mc2_cap_sequences0_cfg_trig_1_en_DEFAULT                   0x00000000


#define mc2_cap_sequences0_cfg_reserved2_MASK                      0x00007000
#define mc2_cap_sequences0_cfg_reserved2_ALIGN                     0
#define mc2_cap_sequences0_cfg_reserved2_BITS                      3
#define mc2_cap_sequences0_cfg_reserved2_SHIFT                     12


#define mc2_cap_sequences0_cfg_trig_1_MASK                         0x00000f00
#define mc2_cap_sequences0_cfg_trig_1_ALIGN                        0
#define mc2_cap_sequences0_cfg_trig_1_BITS                         4
#define mc2_cap_sequences0_cfg_trig_1_SHIFT                        8
#define mc2_cap_sequences0_cfg_trig_1_DEFAULT                      0x00000000


#define mc2_cap_sequences0_cfg_trig_0_en_MASK                      0x00000080
#define mc2_cap_sequences0_cfg_trig_0_en_ALIGN                     0
#define mc2_cap_sequences0_cfg_trig_0_en_BITS                      1
#define mc2_cap_sequences0_cfg_trig_0_en_SHIFT                     7
#define mc2_cap_sequences0_cfg_trig_0_en_DEFAULT                   0x00000000


#define mc2_cap_sequences0_cfg_reserved3_MASK                      0x00000070
#define mc2_cap_sequences0_cfg_reserved3_ALIGN                     0
#define mc2_cap_sequences0_cfg_reserved3_BITS                      3
#define mc2_cap_sequences0_cfg_reserved3_SHIFT                     4


#define mc2_cap_sequences0_cfg_trig_0_MASK                         0x0000000f
#define mc2_cap_sequences0_cfg_trig_0_ALIGN                        0
#define mc2_cap_sequences0_cfg_trig_0_BITS                         4
#define mc2_cap_sequences0_cfg_trig_0_SHIFT                        0
#define mc2_cap_sequences0_cfg_trig_0_DEFAULT                      0x00000000




#define mc2_cap_sequences0_state_reserved0_MASK                    0xfffffff0
#define mc2_cap_sequences0_state_reserved0_ALIGN                   0
#define mc2_cap_sequences0_state_reserved0_BITS                    28
#define mc2_cap_sequences0_state_reserved0_SHIFT                   4


#define mc2_cap_sequences0_state_trig_3_triggered_MASK             0x00000008
#define mc2_cap_sequences0_state_trig_3_triggered_ALIGN            0
#define mc2_cap_sequences0_state_trig_3_triggered_BITS             1
#define mc2_cap_sequences0_state_trig_3_triggered_SHIFT            3
#define mc2_cap_sequences0_state_trig_3_triggered_DEFAULT          0x00000000


#define mc2_cap_sequences0_state_trig_2_triggered_MASK             0x00000004
#define mc2_cap_sequences0_state_trig_2_triggered_ALIGN            0
#define mc2_cap_sequences0_state_trig_2_triggered_BITS             1
#define mc2_cap_sequences0_state_trig_2_triggered_SHIFT            2
#define mc2_cap_sequences0_state_trig_2_triggered_DEFAULT          0x00000000


#define mc2_cap_sequences0_state_trig_1_triggered_MASK             0x00000002
#define mc2_cap_sequences0_state_trig_1_triggered_ALIGN            0
#define mc2_cap_sequences0_state_trig_1_triggered_BITS             1
#define mc2_cap_sequences0_state_trig_1_triggered_SHIFT            1
#define mc2_cap_sequences0_state_trig_1_triggered_DEFAULT          0x00000000


#define mc2_cap_sequences0_state_trig_0_triggered_MASK             0x00000001
#define mc2_cap_sequences0_state_trig_0_triggered_ALIGN            0
#define mc2_cap_sequences0_state_trig_0_triggered_BITS             1
#define mc2_cap_sequences0_state_trig_0_triggered_SHIFT            0
#define mc2_cap_sequences0_state_trig_0_triggered_DEFAULT          0x00000000




#define mc2_cap_sequences1_cfg_trig_3_en_MASK                      0x80000000
#define mc2_cap_sequences1_cfg_trig_3_en_ALIGN                     0
#define mc2_cap_sequences1_cfg_trig_3_en_BITS                      1
#define mc2_cap_sequences1_cfg_trig_3_en_SHIFT                     31
#define mc2_cap_sequences1_cfg_trig_3_en_DEFAULT                   0x00000000


#define mc2_cap_sequences1_cfg_reserved0_MASK                      0x70000000
#define mc2_cap_sequences1_cfg_reserved0_ALIGN                     0
#define mc2_cap_sequences1_cfg_reserved0_BITS                      3
#define mc2_cap_sequences1_cfg_reserved0_SHIFT                     28


#define mc2_cap_sequences1_cfg_trig_3_MASK                         0x0f000000
#define mc2_cap_sequences1_cfg_trig_3_ALIGN                        0
#define mc2_cap_sequences1_cfg_trig_3_BITS                         4
#define mc2_cap_sequences1_cfg_trig_3_SHIFT                        24
#define mc2_cap_sequences1_cfg_trig_3_DEFAULT                      0x00000000


#define mc2_cap_sequences1_cfg_trig_2_en_MASK                      0x00800000
#define mc2_cap_sequences1_cfg_trig_2_en_ALIGN                     0
#define mc2_cap_sequences1_cfg_trig_2_en_BITS                      1
#define mc2_cap_sequences1_cfg_trig_2_en_SHIFT                     23
#define mc2_cap_sequences1_cfg_trig_2_en_DEFAULT                   0x00000000


#define mc2_cap_sequences1_cfg_reserved1_MASK                      0x00700000
#define mc2_cap_sequences1_cfg_reserved1_ALIGN                     0
#define mc2_cap_sequences1_cfg_reserved1_BITS                      3
#define mc2_cap_sequences1_cfg_reserved1_SHIFT                     20


#define mc2_cap_sequences1_cfg_trig_2_MASK                         0x000f0000
#define mc2_cap_sequences1_cfg_trig_2_ALIGN                        0
#define mc2_cap_sequences1_cfg_trig_2_BITS                         4
#define mc2_cap_sequences1_cfg_trig_2_SHIFT                        16
#define mc2_cap_sequences1_cfg_trig_2_DEFAULT                      0x00000000


#define mc2_cap_sequences1_cfg_trig_1_en_MASK                      0x00008000
#define mc2_cap_sequences1_cfg_trig_1_en_ALIGN                     0
#define mc2_cap_sequences1_cfg_trig_1_en_BITS                      1
#define mc2_cap_sequences1_cfg_trig_1_en_SHIFT                     15
#define mc2_cap_sequences1_cfg_trig_1_en_DEFAULT                   0x00000000


#define mc2_cap_sequences1_cfg_reserved2_MASK                      0x00007000
#define mc2_cap_sequences1_cfg_reserved2_ALIGN                     0
#define mc2_cap_sequences1_cfg_reserved2_BITS                      3
#define mc2_cap_sequences1_cfg_reserved2_SHIFT                     12


#define mc2_cap_sequences1_cfg_trig_1_MASK                         0x00000f00
#define mc2_cap_sequences1_cfg_trig_1_ALIGN                        0
#define mc2_cap_sequences1_cfg_trig_1_BITS                         4
#define mc2_cap_sequences1_cfg_trig_1_SHIFT                        8
#define mc2_cap_sequences1_cfg_trig_1_DEFAULT                      0x00000000


#define mc2_cap_sequences1_cfg_trig_0_en_MASK                      0x00000080
#define mc2_cap_sequences1_cfg_trig_0_en_ALIGN                     0
#define mc2_cap_sequences1_cfg_trig_0_en_BITS                      1
#define mc2_cap_sequences1_cfg_trig_0_en_SHIFT                     7
#define mc2_cap_sequences1_cfg_trig_0_en_DEFAULT                   0x00000000


#define mc2_cap_sequences1_cfg_reserved3_MASK                      0x00000070
#define mc2_cap_sequences1_cfg_reserved3_ALIGN                     0
#define mc2_cap_sequences1_cfg_reserved3_BITS                      3
#define mc2_cap_sequences1_cfg_reserved3_SHIFT                     4


#define mc2_cap_sequences1_cfg_trig_0_MASK                         0x0000000f
#define mc2_cap_sequences1_cfg_trig_0_ALIGN                        0
#define mc2_cap_sequences1_cfg_trig_0_BITS                         4
#define mc2_cap_sequences1_cfg_trig_0_SHIFT                        0
#define mc2_cap_sequences1_cfg_trig_0_DEFAULT                      0x00000000




#define mc2_cap_sequences1_state_reserved0_MASK                    0xfffffff0
#define mc2_cap_sequences1_state_reserved0_ALIGN                   0
#define mc2_cap_sequences1_state_reserved0_BITS                    28
#define mc2_cap_sequences1_state_reserved0_SHIFT                   4


#define mc2_cap_sequences1_state_trig_3_triggered_MASK             0x00000008
#define mc2_cap_sequences1_state_trig_3_triggered_ALIGN            0
#define mc2_cap_sequences1_state_trig_3_triggered_BITS             1
#define mc2_cap_sequences1_state_trig_3_triggered_SHIFT            3
#define mc2_cap_sequences1_state_trig_3_triggered_DEFAULT          0x00000000


#define mc2_cap_sequences1_state_trig_2_triggered_MASK             0x00000004
#define mc2_cap_sequences1_state_trig_2_triggered_ALIGN            0
#define mc2_cap_sequences1_state_trig_2_triggered_BITS             1
#define mc2_cap_sequences1_state_trig_2_triggered_SHIFT            2
#define mc2_cap_sequences1_state_trig_2_triggered_DEFAULT          0x00000000


#define mc2_cap_sequences1_state_trig_1_triggered_MASK             0x00000002
#define mc2_cap_sequences1_state_trig_1_triggered_ALIGN            0
#define mc2_cap_sequences1_state_trig_1_triggered_BITS             1
#define mc2_cap_sequences1_state_trig_1_triggered_SHIFT            1
#define mc2_cap_sequences1_state_trig_1_triggered_DEFAULT          0x00000000


#define mc2_cap_sequences1_state_trig_0_triggered_MASK             0x00000001
#define mc2_cap_sequences1_state_trig_0_triggered_ALIGN            0
#define mc2_cap_sequences1_state_trig_0_triggered_BITS             1
#define mc2_cap_sequences1_state_trig_0_triggered_SHIFT            0
#define mc2_cap_sequences1_state_trig_0_triggered_DEFAULT          0x00000000




#define mc2_cap_sequences2_cfg_trig_3_en_MASK                      0x80000000
#define mc2_cap_sequences2_cfg_trig_3_en_ALIGN                     0
#define mc2_cap_sequences2_cfg_trig_3_en_BITS                      1
#define mc2_cap_sequences2_cfg_trig_3_en_SHIFT                     31
#define mc2_cap_sequences2_cfg_trig_3_en_DEFAULT                   0x00000000


#define mc2_cap_sequences2_cfg_reserved0_MASK                      0x70000000
#define mc2_cap_sequences2_cfg_reserved0_ALIGN                     0
#define mc2_cap_sequences2_cfg_reserved0_BITS                      3
#define mc2_cap_sequences2_cfg_reserved0_SHIFT                     28


#define mc2_cap_sequences2_cfg_trig_3_MASK                         0x0f000000
#define mc2_cap_sequences2_cfg_trig_3_ALIGN                        0
#define mc2_cap_sequences2_cfg_trig_3_BITS                         4
#define mc2_cap_sequences2_cfg_trig_3_SHIFT                        24
#define mc2_cap_sequences2_cfg_trig_3_DEFAULT                      0x00000000


#define mc2_cap_sequences2_cfg_trig_2_en_MASK                      0x00800000
#define mc2_cap_sequences2_cfg_trig_2_en_ALIGN                     0
#define mc2_cap_sequences2_cfg_trig_2_en_BITS                      1
#define mc2_cap_sequences2_cfg_trig_2_en_SHIFT                     23
#define mc2_cap_sequences2_cfg_trig_2_en_DEFAULT                   0x00000000


#define mc2_cap_sequences2_cfg_reserved1_MASK                      0x00700000
#define mc2_cap_sequences2_cfg_reserved1_ALIGN                     0
#define mc2_cap_sequences2_cfg_reserved1_BITS                      3
#define mc2_cap_sequences2_cfg_reserved1_SHIFT                     20


#define mc2_cap_sequences2_cfg_trig_2_MASK                         0x000f0000
#define mc2_cap_sequences2_cfg_trig_2_ALIGN                        0
#define mc2_cap_sequences2_cfg_trig_2_BITS                         4
#define mc2_cap_sequences2_cfg_trig_2_SHIFT                        16
#define mc2_cap_sequences2_cfg_trig_2_DEFAULT                      0x00000000


#define mc2_cap_sequences2_cfg_trig_1_en_MASK                      0x00008000
#define mc2_cap_sequences2_cfg_trig_1_en_ALIGN                     0
#define mc2_cap_sequences2_cfg_trig_1_en_BITS                      1
#define mc2_cap_sequences2_cfg_trig_1_en_SHIFT                     15
#define mc2_cap_sequences2_cfg_trig_1_en_DEFAULT                   0x00000000


#define mc2_cap_sequences2_cfg_reserved2_MASK                      0x00007000
#define mc2_cap_sequences2_cfg_reserved2_ALIGN                     0
#define mc2_cap_sequences2_cfg_reserved2_BITS                      3
#define mc2_cap_sequences2_cfg_reserved2_SHIFT                     12


#define mc2_cap_sequences2_cfg_trig_1_MASK                         0x00000f00
#define mc2_cap_sequences2_cfg_trig_1_ALIGN                        0
#define mc2_cap_sequences2_cfg_trig_1_BITS                         4
#define mc2_cap_sequences2_cfg_trig_1_SHIFT                        8
#define mc2_cap_sequences2_cfg_trig_1_DEFAULT                      0x00000000


#define mc2_cap_sequences2_cfg_trig_0_en_MASK                      0x00000080
#define mc2_cap_sequences2_cfg_trig_0_en_ALIGN                     0
#define mc2_cap_sequences2_cfg_trig_0_en_BITS                      1
#define mc2_cap_sequences2_cfg_trig_0_en_SHIFT                     7
#define mc2_cap_sequences2_cfg_trig_0_en_DEFAULT                   0x00000000


#define mc2_cap_sequences2_cfg_reserved3_MASK                      0x00000070
#define mc2_cap_sequences2_cfg_reserved3_ALIGN                     0
#define mc2_cap_sequences2_cfg_reserved3_BITS                      3
#define mc2_cap_sequences2_cfg_reserved3_SHIFT                     4


#define mc2_cap_sequences2_cfg_trig_0_MASK                         0x0000000f
#define mc2_cap_sequences2_cfg_trig_0_ALIGN                        0
#define mc2_cap_sequences2_cfg_trig_0_BITS                         4
#define mc2_cap_sequences2_cfg_trig_0_SHIFT                        0
#define mc2_cap_sequences2_cfg_trig_0_DEFAULT                      0x00000000




#define mc2_cap_sequences2_state_reserved0_MASK                    0xfffffff0
#define mc2_cap_sequences2_state_reserved0_ALIGN                   0
#define mc2_cap_sequences2_state_reserved0_BITS                    28
#define mc2_cap_sequences2_state_reserved0_SHIFT                   4


#define mc2_cap_sequences2_state_trig_3_triggered_MASK             0x00000008
#define mc2_cap_sequences2_state_trig_3_triggered_ALIGN            0
#define mc2_cap_sequences2_state_trig_3_triggered_BITS             1
#define mc2_cap_sequences2_state_trig_3_triggered_SHIFT            3
#define mc2_cap_sequences2_state_trig_3_triggered_DEFAULT          0x00000000


#define mc2_cap_sequences2_state_trig_2_triggered_MASK             0x00000004
#define mc2_cap_sequences2_state_trig_2_triggered_ALIGN            0
#define mc2_cap_sequences2_state_trig_2_triggered_BITS             1
#define mc2_cap_sequences2_state_trig_2_triggered_SHIFT            2
#define mc2_cap_sequences2_state_trig_2_triggered_DEFAULT          0x00000000


#define mc2_cap_sequences2_state_trig_1_triggered_MASK             0x00000002
#define mc2_cap_sequences2_state_trig_1_triggered_ALIGN            0
#define mc2_cap_sequences2_state_trig_1_triggered_BITS             1
#define mc2_cap_sequences2_state_trig_1_triggered_SHIFT            1
#define mc2_cap_sequences2_state_trig_1_triggered_DEFAULT          0x00000000


#define mc2_cap_sequences2_state_trig_0_triggered_MASK             0x00000001
#define mc2_cap_sequences2_state_trig_0_triggered_ALIGN            0
#define mc2_cap_sequences2_state_trig_0_triggered_BITS             1
#define mc2_cap_sequences2_state_trig_0_triggered_SHIFT            0
#define mc2_cap_sequences2_state_trig_0_triggered_DEFAULT          0x00000000




#define mc2_cap_sequences3_cfg_trig_3_en_MASK                      0x80000000
#define mc2_cap_sequences3_cfg_trig_3_en_ALIGN                     0
#define mc2_cap_sequences3_cfg_trig_3_en_BITS                      1
#define mc2_cap_sequences3_cfg_trig_3_en_SHIFT                     31
#define mc2_cap_sequences3_cfg_trig_3_en_DEFAULT                   0x00000000


#define mc2_cap_sequences3_cfg_reserved0_MASK                      0x70000000
#define mc2_cap_sequences3_cfg_reserved0_ALIGN                     0
#define mc2_cap_sequences3_cfg_reserved0_BITS                      3
#define mc2_cap_sequences3_cfg_reserved0_SHIFT                     28


#define mc2_cap_sequences3_cfg_trig_3_MASK                         0x0f000000
#define mc2_cap_sequences3_cfg_trig_3_ALIGN                        0
#define mc2_cap_sequences3_cfg_trig_3_BITS                         4
#define mc2_cap_sequences3_cfg_trig_3_SHIFT                        24
#define mc2_cap_sequences3_cfg_trig_3_DEFAULT                      0x00000000


#define mc2_cap_sequences3_cfg_trig_2_en_MASK                      0x00800000
#define mc2_cap_sequences3_cfg_trig_2_en_ALIGN                     0
#define mc2_cap_sequences3_cfg_trig_2_en_BITS                      1
#define mc2_cap_sequences3_cfg_trig_2_en_SHIFT                     23
#define mc2_cap_sequences3_cfg_trig_2_en_DEFAULT                   0x00000000


#define mc2_cap_sequences3_cfg_reserved1_MASK                      0x00700000
#define mc2_cap_sequences3_cfg_reserved1_ALIGN                     0
#define mc2_cap_sequences3_cfg_reserved1_BITS                      3
#define mc2_cap_sequences3_cfg_reserved1_SHIFT                     20


#define mc2_cap_sequences3_cfg_trig_2_MASK                         0x000f0000
#define mc2_cap_sequences3_cfg_trig_2_ALIGN                        0
#define mc2_cap_sequences3_cfg_trig_2_BITS                         4
#define mc2_cap_sequences3_cfg_trig_2_SHIFT                        16
#define mc2_cap_sequences3_cfg_trig_2_DEFAULT                      0x00000000


#define mc2_cap_sequences3_cfg_trig_1_en_MASK                      0x00008000
#define mc2_cap_sequences3_cfg_trig_1_en_ALIGN                     0
#define mc2_cap_sequences3_cfg_trig_1_en_BITS                      1
#define mc2_cap_sequences3_cfg_trig_1_en_SHIFT                     15
#define mc2_cap_sequences3_cfg_trig_1_en_DEFAULT                   0x00000000


#define mc2_cap_sequences3_cfg_reserved2_MASK                      0x00007000
#define mc2_cap_sequences3_cfg_reserved2_ALIGN                     0
#define mc2_cap_sequences3_cfg_reserved2_BITS                      3
#define mc2_cap_sequences3_cfg_reserved2_SHIFT                     12


#define mc2_cap_sequences3_cfg_trig_1_MASK                         0x00000f00
#define mc2_cap_sequences3_cfg_trig_1_ALIGN                        0
#define mc2_cap_sequences3_cfg_trig_1_BITS                         4
#define mc2_cap_sequences3_cfg_trig_1_SHIFT                        8
#define mc2_cap_sequences3_cfg_trig_1_DEFAULT                      0x00000000


#define mc2_cap_sequences3_cfg_trig_0_en_MASK                      0x00000080
#define mc2_cap_sequences3_cfg_trig_0_en_ALIGN                     0
#define mc2_cap_sequences3_cfg_trig_0_en_BITS                      1
#define mc2_cap_sequences3_cfg_trig_0_en_SHIFT                     7
#define mc2_cap_sequences3_cfg_trig_0_en_DEFAULT                   0x00000000


#define mc2_cap_sequences3_cfg_reserved3_MASK                      0x00000070
#define mc2_cap_sequences3_cfg_reserved3_ALIGN                     0
#define mc2_cap_sequences3_cfg_reserved3_BITS                      3
#define mc2_cap_sequences3_cfg_reserved3_SHIFT                     4


#define mc2_cap_sequences3_cfg_trig_0_MASK                         0x0000000f
#define mc2_cap_sequences3_cfg_trig_0_ALIGN                        0
#define mc2_cap_sequences3_cfg_trig_0_BITS                         4
#define mc2_cap_sequences3_cfg_trig_0_SHIFT                        0
#define mc2_cap_sequences3_cfg_trig_0_DEFAULT                      0x00000000




#define mc2_cap_sequences3_state_reserved0_MASK                    0xfffffff0
#define mc2_cap_sequences3_state_reserved0_ALIGN                   0
#define mc2_cap_sequences3_state_reserved0_BITS                    28
#define mc2_cap_sequences3_state_reserved0_SHIFT                   4


#define mc2_cap_sequences3_state_trig_3_triggered_MASK             0x00000008
#define mc2_cap_sequences3_state_trig_3_triggered_ALIGN            0
#define mc2_cap_sequences3_state_trig_3_triggered_BITS             1
#define mc2_cap_sequences3_state_trig_3_triggered_SHIFT            3
#define mc2_cap_sequences3_state_trig_3_triggered_DEFAULT          0x00000000


#define mc2_cap_sequences3_state_trig_2_triggered_MASK             0x00000004
#define mc2_cap_sequences3_state_trig_2_triggered_ALIGN            0
#define mc2_cap_sequences3_state_trig_2_triggered_BITS             1
#define mc2_cap_sequences3_state_trig_2_triggered_SHIFT            2
#define mc2_cap_sequences3_state_trig_2_triggered_DEFAULT          0x00000000


#define mc2_cap_sequences3_state_trig_1_triggered_MASK             0x00000002
#define mc2_cap_sequences3_state_trig_1_triggered_ALIGN            0
#define mc2_cap_sequences3_state_trig_1_triggered_BITS             1
#define mc2_cap_sequences3_state_trig_1_triggered_SHIFT            1
#define mc2_cap_sequences3_state_trig_1_triggered_DEFAULT          0x00000000


#define mc2_cap_sequences3_state_trig_0_triggered_MASK             0x00000001
#define mc2_cap_sequences3_state_trig_0_triggered_ALIGN            0
#define mc2_cap_sequences3_state_trig_0_triggered_BITS             1
#define mc2_cap_sequences3_state_trig_0_triggered_SHIFT            0
#define mc2_cap_sequences3_state_trig_0_triggered_DEFAULT          0x00000000




#define mc2_cap_cfg_cfg_mode_beacon_MASK                           0xf0000000
#define mc2_cap_cfg_cfg_mode_beacon_ALIGN                          0
#define mc2_cap_cfg_cfg_mode_beacon_BITS                           4
#define mc2_cap_cfg_cfg_mode_beacon_SHIFT                          28
#define mc2_cap_cfg_cfg_mode_beacon_DEFAULT                        0x0000000a


#define mc2_cap_cfg_cfg_mode_dbg_bus_sel_MASK                      0x0f000000
#define mc2_cap_cfg_cfg_mode_dbg_bus_sel_ALIGN                     0
#define mc2_cap_cfg_cfg_mode_dbg_bus_sel_BITS                      4
#define mc2_cap_cfg_cfg_mode_dbg_bus_sel_SHIFT                     24
#define mc2_cap_cfg_cfg_mode_dbg_bus_sel_DEFAULT                   0x00000000


#define mc2_cap_cfg_cfg_mode_data_src_mask_MASK                    0x00f00000
#define mc2_cap_cfg_cfg_mode_data_src_mask_ALIGN                   0
#define mc2_cap_cfg_cfg_mode_data_src_mask_BITS                    4
#define mc2_cap_cfg_cfg_mode_data_src_mask_SHIFT                   20
#define mc2_cap_cfg_cfg_mode_data_src_mask_DEFAULT                 0x00000000


#define mc2_cap_cfg_cfg_mode_cmd_src_mask_MASK                     0x000f0000
#define mc2_cap_cfg_cfg_mode_cmd_src_mask_ALIGN                    0
#define mc2_cap_cfg_cfg_mode_cmd_src_mask_BITS                     4
#define mc2_cap_cfg_cfg_mode_cmd_src_mask_SHIFT                    16
#define mc2_cap_cfg_cfg_mode_cmd_src_mask_DEFAULT                  0x00000000


#define mc2_cap_cfg_cfg_mode_core_mux_cfg_MASK                     0x0000f000
#define mc2_cap_cfg_cfg_mode_core_mux_cfg_ALIGN                    0
#define mc2_cap_cfg_cfg_mode_core_mux_cfg_BITS                     4
#define mc2_cap_cfg_cfg_mode_core_mux_cfg_SHIFT                    12
#define mc2_cap_cfg_cfg_mode_core_mux_cfg_DEFAULT                  0x00000000


#define mc2_cap_cfg_cfg_mode_dram_req_ctrl_MASK                    0x00000f00
#define mc2_cap_cfg_cfg_mode_dram_req_ctrl_ALIGN                   0
#define mc2_cap_cfg_cfg_mode_dram_req_ctrl_BITS                    4
#define mc2_cap_cfg_cfg_mode_dram_req_ctrl_SHIFT                   8
#define mc2_cap_cfg_cfg_mode_dram_req_ctrl_DEFAULT                 0x0000000c


#define mc2_cap_cfg_cfg_mode_reserved0_MASK                        0x00000080
#define mc2_cap_cfg_cfg_mode_reserved0_ALIGN                       0
#define mc2_cap_cfg_cfg_mode_reserved0_BITS                        1
#define mc2_cap_cfg_cfg_mode_reserved0_SHIFT                       7


#define mc2_cap_cfg_cfg_mode_diag_mode_MASK                        0x00000040
#define mc2_cap_cfg_cfg_mode_diag_mode_ALIGN                       0
#define mc2_cap_cfg_cfg_mode_diag_mode_BITS                        1
#define mc2_cap_cfg_cfg_mode_diag_mode_SHIFT                       6
#define mc2_cap_cfg_cfg_mode_diag_mode_DEFAULT                     0x00000000


#define mc2_cap_cfg_cfg_mode_cap_cap_mode_MASK                     0x00000030
#define mc2_cap_cfg_cfg_mode_cap_cap_mode_ALIGN                    0
#define mc2_cap_cfg_cfg_mode_cap_cap_mode_BITS                     2
#define mc2_cap_cfg_cfg_mode_cap_cap_mode_SHIFT                    4
#define mc2_cap_cfg_cfg_mode_cap_cap_mode_DEFAULT                  0x00000000


#define mc2_cap_cfg_cfg_mode_cap_enable_MASK                       0x00000008
#define mc2_cap_cfg_cfg_mode_cap_enable_ALIGN                      0
#define mc2_cap_cfg_cfg_mode_cap_enable_BITS                       1
#define mc2_cap_cfg_cfg_mode_cap_enable_SHIFT                      3
#define mc2_cap_cfg_cfg_mode_cap_enable_DEFAULT                    0x00000000


#define mc2_cap_cfg_cfg_mode_cap_dst_MASK                          0x00000004
#define mc2_cap_cfg_cfg_mode_cap_dst_ALIGN                         0
#define mc2_cap_cfg_cfg_mode_cap_dst_BITS                          1
#define mc2_cap_cfg_cfg_mode_cap_dst_SHIFT                         2
#define mc2_cap_cfg_cfg_mode_cap_dst_DEFAULT                       0x00000000


#define mc2_cap_cfg_cfg_mode_cap_src_MASK                          0x00000003
#define mc2_cap_cfg_cfg_mode_cap_src_ALIGN                         0
#define mc2_cap_cfg_cfg_mode_cap_src_BITS                          2
#define mc2_cap_cfg_cfg_mode_cap_src_SHIFT                         0
#define mc2_cap_cfg_cfg_mode_cap_src_DEFAULT                       0x00000000




#define mc2_cap_cfg_start_addr_hi_reserved0_MASK                   0xffffff00
#define mc2_cap_cfg_start_addr_hi_reserved0_ALIGN                  0
#define mc2_cap_cfg_start_addr_hi_reserved0_BITS                   24
#define mc2_cap_cfg_start_addr_hi_reserved0_SHIFT                  8


#define mc2_cap_cfg_start_addr_hi_addr_hi_MASK                     0x000000ff
#define mc2_cap_cfg_start_addr_hi_addr_hi_ALIGN                    0
#define mc2_cap_cfg_start_addr_hi_addr_hi_BITS                     8
#define mc2_cap_cfg_start_addr_hi_addr_hi_SHIFT                    0
#define mc2_cap_cfg_start_addr_hi_addr_hi_DEFAULT                  0x00000000




#define mc2_cap_cfg_start_addr_lo_addr_lo_MASK                     0xffffffff
#define mc2_cap_cfg_start_addr_lo_addr_lo_ALIGN                    0
#define mc2_cap_cfg_start_addr_lo_addr_lo_BITS                     32
#define mc2_cap_cfg_start_addr_lo_addr_lo_SHIFT                    0
#define mc2_cap_cfg_start_addr_lo_addr_lo_DEFAULT                  0x00000000




#define mc2_cap_cfg_end_addr_hi_reserved0_MASK                     0xffffff00
#define mc2_cap_cfg_end_addr_hi_reserved0_ALIGN                    0
#define mc2_cap_cfg_end_addr_hi_reserved0_BITS                     24
#define mc2_cap_cfg_end_addr_hi_reserved0_SHIFT                    8


#define mc2_cap_cfg_end_addr_hi_addr_hi_MASK                       0x000000ff
#define mc2_cap_cfg_end_addr_hi_addr_hi_ALIGN                      0
#define mc2_cap_cfg_end_addr_hi_addr_hi_BITS                       8
#define mc2_cap_cfg_end_addr_hi_addr_hi_SHIFT                      0
#define mc2_cap_cfg_end_addr_hi_addr_hi_DEFAULT                    0x00000000




#define mc2_cap_cfg_end_addr_lo_addr_lo_MASK                       0xffffffff
#define mc2_cap_cfg_end_addr_lo_addr_lo_ALIGN                      0
#define mc2_cap_cfg_end_addr_lo_addr_lo_BITS                       32
#define mc2_cap_cfg_end_addr_lo_addr_lo_SHIFT                      0
#define mc2_cap_cfg_end_addr_lo_addr_lo_DEFAULT                    0x00000000




#define mc2_cap_cap_int_reserved0_MASK                             0xff800000
#define mc2_cap_cap_int_reserved0_ALIGN                            0
#define mc2_cap_cap_int_reserved0_BITS                             9
#define mc2_cap_cap_int_reserved0_SHIFT                            23


#define mc2_cap_cap_int_cap_buf_full_int_MASK                      0x00400000
#define mc2_cap_cap_int_cap_buf_full_int_ALIGN                     0
#define mc2_cap_cap_int_cap_buf_full_int_BITS                      1
#define mc2_cap_cap_int_cap_buf_full_int_SHIFT                     22
#define mc2_cap_cap_int_cap_buf_full_int_DEFAULT                   0x00000000


#define mc2_cap_cap_int_fifo_overflow_int_MASK                     0x003fff00
#define mc2_cap_cap_int_fifo_overflow_int_ALIGN                    0
#define mc2_cap_cap_int_fifo_overflow_int_BITS                     14
#define mc2_cap_cap_int_fifo_overflow_int_SHIFT                    8
#define mc2_cap_cap_int_fifo_overflow_int_DEFAULT                  0x00000000


#define mc2_cap_cap_int_reserved1_MASK                             0x000000e0
#define mc2_cap_cap_int_reserved1_ALIGN                            0
#define mc2_cap_cap_int_reserved1_BITS                             3
#define mc2_cap_cap_int_reserved1_SHIFT                            5


#define mc2_cap_cap_int_capture_int_MASK                           0x00000010
#define mc2_cap_cap_int_capture_int_ALIGN                          0
#define mc2_cap_cap_int_capture_int_BITS                           1
#define mc2_cap_cap_int_capture_int_SHIFT                          4
#define mc2_cap_cap_int_capture_int_DEFAULT                        0x00000000


#define mc2_cap_cap_int_trig_timeout_MASK                          0x0000000f
#define mc2_cap_cap_int_trig_timeout_ALIGN                         0
#define mc2_cap_cap_int_trig_timeout_BITS                          4
#define mc2_cap_cap_int_trig_timeout_SHIFT                         0
#define mc2_cap_cap_int_trig_timeout_DEFAULT                       0x00000000




#define mc2_cap_cap_fltr_vq_fltr_dis_MASK                          0x80000000
#define mc2_cap_cap_fltr_vq_fltr_dis_ALIGN                         0
#define mc2_cap_cap_fltr_vq_fltr_dis_BITS                          1
#define mc2_cap_cap_fltr_vq_fltr_dis_SHIFT                         31
#define mc2_cap_cap_fltr_vq_fltr_dis_DEFAULT                       0x00000000


#define mc2_cap_cap_fltr_reserved0_MASK                            0x7e000000
#define mc2_cap_cap_fltr_reserved0_ALIGN                           0
#define mc2_cap_cap_fltr_reserved0_BITS                            6
#define mc2_cap_cap_fltr_reserved0_SHIFT                           25


#define mc2_cap_cap_fltr_trig_tmr_mask_MASK                        0x01000000
#define mc2_cap_cap_fltr_trig_tmr_mask_ALIGN                       0
#define mc2_cap_cap_fltr_trig_tmr_mask_BITS                        1
#define mc2_cap_cap_fltr_trig_tmr_mask_SHIFT                       24
#define mc2_cap_cap_fltr_trig_tmr_mask_DEFAULT                     0x00000000


#define mc2_cap_cap_fltr_cmd_fltr_mask_MASK                        0x00f00000
#define mc2_cap_cap_fltr_cmd_fltr_mask_ALIGN                       0
#define mc2_cap_cap_fltr_cmd_fltr_mask_BITS                        4
#define mc2_cap_cap_fltr_cmd_fltr_mask_SHIFT                       20
#define mc2_cap_cap_fltr_cmd_fltr_mask_DEFAULT                     0x00000000


#define mc2_cap_cap_fltr_vq_fltr_mask_MASK                         0x000f0000
#define mc2_cap_cap_fltr_vq_fltr_mask_ALIGN                        0
#define mc2_cap_cap_fltr_vq_fltr_mask_BITS                         4
#define mc2_cap_cap_fltr_vq_fltr_mask_SHIFT                        16
#define mc2_cap_cap_fltr_vq_fltr_mask_DEFAULT                      0x00000000


#define mc2_cap_cap_fltr_chn_fltr_mask_MASK                        0x0000f000
#define mc2_cap_cap_fltr_chn_fltr_mask_ALIGN                       0
#define mc2_cap_cap_fltr_chn_fltr_mask_BITS                        4
#define mc2_cap_cap_fltr_chn_fltr_mask_SHIFT                       12
#define mc2_cap_cap_fltr_chn_fltr_mask_DEFAULT                     0x00000000


#define mc2_cap_cap_fltr_ifm_fltr_mask_MASK                        0x00000f00
#define mc2_cap_cap_fltr_ifm_fltr_mask_ALIGN                       0
#define mc2_cap_cap_fltr_ifm_fltr_mask_BITS                        4
#define mc2_cap_cap_fltr_ifm_fltr_mask_SHIFT                       8
#define mc2_cap_cap_fltr_ifm_fltr_mask_DEFAULT                     0x00000000


#define mc2_cap_cap_fltr_srcid_fltr_mask_MASK                      0x000000f0
#define mc2_cap_cap_fltr_srcid_fltr_mask_ALIGN                     0
#define mc2_cap_cap_fltr_srcid_fltr_mask_BITS                      4
#define mc2_cap_cap_fltr_srcid_fltr_mask_SHIFT                     4
#define mc2_cap_cap_fltr_srcid_fltr_mask_DEFAULT                   0x00000000


#define mc2_cap_cap_fltr_addr_fltr_mask_MASK                       0x0000000f
#define mc2_cap_cap_fltr_addr_fltr_mask_ALIGN                      0
#define mc2_cap_cap_fltr_addr_fltr_mask_BITS                       4
#define mc2_cap_cap_fltr_addr_fltr_mask_SHIFT                      0
#define mc2_cap_cap_fltr_addr_fltr_mask_DEFAULT                    0x00000000




#define mc2_cap_cap_last_addr_cap_last_addr_MASK                   0xffffffff
#define mc2_cap_cap_last_addr_cap_last_addr_ALIGN                  0
#define mc2_cap_cap_last_addr_cap_last_addr_BITS                   32
#define mc2_cap_cap_last_addr_cap_last_addr_SHIFT                  0
#define mc2_cap_cap_last_addr_cap_last_addr_DEFAULT                0x00000000




#define mc2_cap_cap_cfg_mode_cap_on_trig_MASK                      0x80000000
#define mc2_cap_cap_cfg_mode_cap_on_trig_ALIGN                     0
#define mc2_cap_cap_cfg_mode_cap_on_trig_BITS                      1
#define mc2_cap_cap_cfg_mode_cap_on_trig_SHIFT                     31
#define mc2_cap_cap_cfg_mode_cap_on_trig_DEFAULT                   0x00000000


#define mc2_cap_cap_cfg_mode_cap_dbg_config_MASK                   0x7fffff00
#define mc2_cap_cap_cfg_mode_cap_dbg_config_ALIGN                  0
#define mc2_cap_cap_cfg_mode_cap_dbg_config_BITS                   23
#define mc2_cap_cap_cfg_mode_cap_dbg_config_SHIFT                  8
#define mc2_cap_cap_cfg_mode_cap_dbg_config_DEFAULT                0x00000000


#define mc2_cap_cap_cfg_mode_cap_on_trig_num_MASK                  0x000000ff
#define mc2_cap_cap_cfg_mode_cap_on_trig_num_ALIGN                 0
#define mc2_cap_cap_cfg_mode_cap_on_trig_num_BITS                  8
#define mc2_cap_cap_cfg_mode_cap_on_trig_num_SHIFT                 0
#define mc2_cap_cap_cfg_mode_cap_on_trig_num_DEFAULT               0x00000001




#define mc2_cap_cap_trig_tstmp_cap_trig_last_tstmp_MASK            0xffff0000
#define mc2_cap_cap_trig_tstmp_cap_trig_last_tstmp_ALIGN           0
#define mc2_cap_cap_trig_tstmp_cap_trig_last_tstmp_BITS            16
#define mc2_cap_cap_trig_tstmp_cap_trig_last_tstmp_SHIFT           16
#define mc2_cap_cap_trig_tstmp_cap_trig_last_tstmp_DEFAULT         0x00000000


#define mc2_cap_cap_trig_tstmp_cap_trig_1st_tstmp_MASK             0x0000ffff
#define mc2_cap_cap_trig_tstmp_cap_trig_1st_tstmp_ALIGN            0
#define mc2_cap_cap_trig_tstmp_cap_trig_1st_tstmp_BITS             16
#define mc2_cap_cap_trig_tstmp_cap_trig_1st_tstmp_SHIFT            0
#define mc2_cap_cap_trig_tstmp_cap_trig_1st_tstmp_DEFAULT          0x00000000




#define mc2_edis_REV_ID_reserved0_MASK                             0xffff0000
#define mc2_edis_REV_ID_reserved0_ALIGN                            0
#define mc2_edis_REV_ID_reserved0_BITS                             16
#define mc2_edis_REV_ID_reserved0_SHIFT                            16


#define mc2_edis_REV_ID_MAJOR_REV_ID_MASK                          0x0000f000
#define mc2_edis_REV_ID_MAJOR_REV_ID_ALIGN                         0
#define mc2_edis_REV_ID_MAJOR_REV_ID_BITS                          4
#define mc2_edis_REV_ID_MAJOR_REV_ID_SHIFT                         12
#define mc2_edis_REV_ID_MAJOR_REV_ID_DEFAULT                       0x00000003


#define mc2_edis_REV_ID_MINOR_REV_ID_MASK                          0x00000f00
#define mc2_edis_REV_ID_MINOR_REV_ID_ALIGN                         0
#define mc2_edis_REV_ID_MINOR_REV_ID_BITS                          4
#define mc2_edis_REV_ID_MINOR_REV_ID_SHIFT                         8
#define mc2_edis_REV_ID_MINOR_REV_ID_DEFAULT                       0x00000001


#define mc2_edis_REV_ID_ALL_LAYER_ID_MASK                          0x000000f0
#define mc2_edis_REV_ID_ALL_LAYER_ID_ALIGN                         0
#define mc2_edis_REV_ID_ALL_LAYER_ID_BITS                          4
#define mc2_edis_REV_ID_ALL_LAYER_ID_SHIFT                         4
#define mc2_edis_REV_ID_ALL_LAYER_ID_DEFAULT                       0x00000000


#define mc2_edis_REV_ID_METAL_LAYER_ID_MASK                        0x0000000f
#define mc2_edis_REV_ID_METAL_LAYER_ID_ALIGN                       0
#define mc2_edis_REV_ID_METAL_LAYER_ID_BITS                        4
#define mc2_edis_REV_ID_METAL_LAYER_ID_SHIFT                       0
#define mc2_edis_REV_ID_METAL_LAYER_ID_DEFAULT                     0x00000000




#define mc2_edis_CTRL_TRIG_reserved0_MASK                          0xffffffe0
#define mc2_edis_CTRL_TRIG_reserved0_ALIGN                         0
#define mc2_edis_CTRL_TRIG_reserved0_BITS                          27
#define mc2_edis_CTRL_TRIG_reserved0_SHIFT                         5


#define mc2_edis_CTRL_TRIG_CLEAR_STATS_MASK                        0x00000010
#define mc2_edis_CTRL_TRIG_CLEAR_STATS_ALIGN                       0
#define mc2_edis_CTRL_TRIG_CLEAR_STATS_BITS                        1
#define mc2_edis_CTRL_TRIG_CLEAR_STATS_SHIFT                       4
#define mc2_edis_CTRL_TRIG_CLEAR_STATS_DEFAULT                     0x00000000


#define mc2_edis_CTRL_TRIG_CONTINUE_ACCESSES_MASK                  0x00000008
#define mc2_edis_CTRL_TRIG_CONTINUE_ACCESSES_ALIGN                 0
#define mc2_edis_CTRL_TRIG_CONTINUE_ACCESSES_BITS                  1
#define mc2_edis_CTRL_TRIG_CONTINUE_ACCESSES_SHIFT                 3
#define mc2_edis_CTRL_TRIG_CONTINUE_ACCESSES_DEFAULT               0x00000000


#define mc2_edis_CTRL_TRIG_STOP_ACCESSES_MASK                      0x00000004
#define mc2_edis_CTRL_TRIG_STOP_ACCESSES_ALIGN                     0
#define mc2_edis_CTRL_TRIG_STOP_ACCESSES_BITS                      1
#define mc2_edis_CTRL_TRIG_STOP_ACCESSES_SHIFT                     2
#define mc2_edis_CTRL_TRIG_STOP_ACCESSES_DEFAULT                   0x00000000


#define mc2_edis_CTRL_TRIG_PAUSE_ACCESSES_MASK                     0x00000002
#define mc2_edis_CTRL_TRIG_PAUSE_ACCESSES_ALIGN                    0
#define mc2_edis_CTRL_TRIG_PAUSE_ACCESSES_BITS                     1
#define mc2_edis_CTRL_TRIG_PAUSE_ACCESSES_SHIFT                    1
#define mc2_edis_CTRL_TRIG_PAUSE_ACCESSES_DEFAULT                  0x00000000


#define mc2_edis_CTRL_TRIG_START_ACCESSES_MASK                     0x00000001
#define mc2_edis_CTRL_TRIG_START_ACCESSES_ALIGN                    0
#define mc2_edis_CTRL_TRIG_START_ACCESSES_BITS                     1
#define mc2_edis_CTRL_TRIG_START_ACCESSES_SHIFT                    0
#define mc2_edis_CTRL_TRIG_START_ACCESSES_DEFAULT                  0x00000000




#define mc2_edis_CTRL_MODE_CLOCK_GATE_MASK                         0x80000000
#define mc2_edis_CTRL_MODE_CLOCK_GATE_ALIGN                        0
#define mc2_edis_CTRL_MODE_CLOCK_GATE_BITS                         1
#define mc2_edis_CTRL_MODE_CLOCK_GATE_SHIFT                        31
#define mc2_edis_CTRL_MODE_CLOCK_GATE_DEFAULT                      0x00000001
#define mc2_edis_CTRL_MODE_CLOCK_GATE_DISABLED                     0
#define mc2_edis_CTRL_MODE_CLOCK_GATE_ENABLED                      1


#define mc2_edis_CTRL_MODE_reserved_for_eco0_MASK                  0x7e000000
#define mc2_edis_CTRL_MODE_reserved_for_eco0_ALIGN                 0
#define mc2_edis_CTRL_MODE_reserved_for_eco0_BITS                  6
#define mc2_edis_CTRL_MODE_reserved_for_eco0_SHIFT                 25
#define mc2_edis_CTRL_MODE_reserved_for_eco0_DEFAULT               0x00000000


#define mc2_edis_CTRL_MODE_READ_CONST_BURST_MASK                   0x01000000
#define mc2_edis_CTRL_MODE_READ_CONST_BURST_ALIGN                  0
#define mc2_edis_CTRL_MODE_READ_CONST_BURST_BITS                   1
#define mc2_edis_CTRL_MODE_READ_CONST_BURST_SHIFT                  24
#define mc2_edis_CTRL_MODE_READ_CONST_BURST_DEFAULT                0x00000000


#define mc2_edis_CTRL_MODE_DATA_PORT_WORD_MASK                     0x00f80000
#define mc2_edis_CTRL_MODE_DATA_PORT_WORD_ALIGN                    0
#define mc2_edis_CTRL_MODE_DATA_PORT_WORD_BITS                     5
#define mc2_edis_CTRL_MODE_DATA_PORT_WORD_SHIFT                    19
#define mc2_edis_CTRL_MODE_DATA_PORT_WORD_DEFAULT                  0x00000000


#define mc2_edis_CTRL_MODE_INVERT_ADDRESS_MASK                     0x00040000
#define mc2_edis_CTRL_MODE_INVERT_ADDRESS_ALIGN                    0
#define mc2_edis_CTRL_MODE_INVERT_ADDRESS_BITS                     1
#define mc2_edis_CTRL_MODE_INVERT_ADDRESS_SHIFT                    18
#define mc2_edis_CTRL_MODE_INVERT_ADDRESS_DEFAULT                  0x00000000


#define mc2_edis_CTRL_MODE_INTERFACE_WIDTH_MASK                    0x00030000
#define mc2_edis_CTRL_MODE_INTERFACE_WIDTH_ALIGN                   0
#define mc2_edis_CTRL_MODE_INTERFACE_WIDTH_BITS                    2
#define mc2_edis_CTRL_MODE_INTERFACE_WIDTH_SHIFT                   16
#define mc2_edis_CTRL_MODE_INTERFACE_WIDTH_DEFAULT                 0x00000000
#define mc2_edis_CTRL_MODE_INTERFACE_WIDTH_4_BYTE_LANES            0
#define mc2_edis_CTRL_MODE_INTERFACE_WIDTH_2_BYTE_LANES            1
#define mc2_edis_CTRL_MODE_INTERFACE_WIDTH_8_BYTE_LANES            2


#define mc2_edis_CTRL_MODE_CHECK_MASKED_DATA_MASK                  0x0000c000
#define mc2_edis_CTRL_MODE_CHECK_MASKED_DATA_ALIGN                 0
#define mc2_edis_CTRL_MODE_CHECK_MASKED_DATA_BITS                  2
#define mc2_edis_CTRL_MODE_CHECK_MASKED_DATA_SHIFT                 14
#define mc2_edis_CTRL_MODE_CHECK_MASKED_DATA_DEFAULT               0x00000000
#define mc2_edis_CTRL_MODE_CHECK_MASKED_DATA_DISABLED              0
#define mc2_edis_CTRL_MODE_CHECK_MASKED_DATA_CHECK_00              1
#define mc2_edis_CTRL_MODE_CHECK_MASKED_DATA_CHECK_FF              2


#define mc2_edis_CTRL_MODE_NATIVE_WORD_MODE_MASK                   0x00002000
#define mc2_edis_CTRL_MODE_NATIVE_WORD_MODE_ALIGN                  0
#define mc2_edis_CTRL_MODE_NATIVE_WORD_MODE_BITS                   1
#define mc2_edis_CTRL_MODE_NATIVE_WORD_MODE_SHIFT                  13
#define mc2_edis_CTRL_MODE_NATIVE_WORD_MODE_DEFAULT                0x00000000


#define mc2_edis_CTRL_MODE_DATA_IS_ADDRESS_MODE_MASK               0x00001000
#define mc2_edis_CTRL_MODE_DATA_IS_ADDRESS_MODE_ALIGN              0
#define mc2_edis_CTRL_MODE_DATA_IS_ADDRESS_MODE_BITS               1
#define mc2_edis_CTRL_MODE_DATA_IS_ADDRESS_MODE_SHIFT              12
#define mc2_edis_CTRL_MODE_DATA_IS_ADDRESS_MODE_DEFAULT            0x00000000


#define mc2_edis_CTRL_MODE_MASK_ERRORS_P_EDGE_MASK                 0x00000800
#define mc2_edis_CTRL_MODE_MASK_ERRORS_P_EDGE_ALIGN                0
#define mc2_edis_CTRL_MODE_MASK_ERRORS_P_EDGE_BITS                 1
#define mc2_edis_CTRL_MODE_MASK_ERRORS_P_EDGE_SHIFT                11
#define mc2_edis_CTRL_MODE_MASK_ERRORS_P_EDGE_DEFAULT              0x00000000


#define mc2_edis_CTRL_MODE_MASK_ERRORS_N_EDGE_MASK                 0x00000400
#define mc2_edis_CTRL_MODE_MASK_ERRORS_N_EDGE_ALIGN                0
#define mc2_edis_CTRL_MODE_MASK_ERRORS_N_EDGE_BITS                 1
#define mc2_edis_CTRL_MODE_MASK_ERRORS_N_EDGE_SHIFT                10
#define mc2_edis_CTRL_MODE_MASK_ERRORS_N_EDGE_DEFAULT              0x00000000


#define mc2_edis_CTRL_MODE_DATA_PORT_SEL_MASK                      0x00000300
#define mc2_edis_CTRL_MODE_DATA_PORT_SEL_ALIGN                     0
#define mc2_edis_CTRL_MODE_DATA_PORT_SEL_BITS                      2
#define mc2_edis_CTRL_MODE_DATA_PORT_SEL_SHIFT                     8
#define mc2_edis_CTRL_MODE_DATA_PORT_SEL_DEFAULT                   0x00000000
#define mc2_edis_CTRL_MODE_DATA_PORT_SEL_LAST_READ                 0
#define mc2_edis_CTRL_MODE_DATA_PORT_SEL_LAST_EXPECT               1
#define mc2_edis_CTRL_MODE_DATA_PORT_SEL_LAST_WRITE                3


#define mc2_edis_CTRL_MODE_WRAP_STAT_MASK                          0x00000080
#define mc2_edis_CTRL_MODE_WRAP_STAT_ALIGN                         0
#define mc2_edis_CTRL_MODE_WRAP_STAT_BITS                          1
#define mc2_edis_CTRL_MODE_WRAP_STAT_SHIFT                         7
#define mc2_edis_CTRL_MODE_WRAP_STAT_DEFAULT                       0x00000000


#define mc2_edis_CTRL_MODE_DYNAMIC_WRITE_MASKS_MASK                0x00000040
#define mc2_edis_CTRL_MODE_DYNAMIC_WRITE_MASKS_ALIGN               0
#define mc2_edis_CTRL_MODE_DYNAMIC_WRITE_MASKS_BITS                1
#define mc2_edis_CTRL_MODE_DYNAMIC_WRITE_MASKS_SHIFT               6
#define mc2_edis_CTRL_MODE_DYNAMIC_WRITE_MASKS_DEFAULT             0x00000000


#define mc2_edis_CTRL_MODE_PAUSE_ON_ERROR_MASK                     0x00000020
#define mc2_edis_CTRL_MODE_PAUSE_ON_ERROR_ALIGN                    0
#define mc2_edis_CTRL_MODE_PAUSE_ON_ERROR_BITS                     1
#define mc2_edis_CTRL_MODE_PAUSE_ON_ERROR_SHIFT                    5
#define mc2_edis_CTRL_MODE_PAUSE_ON_ERROR_DEFAULT                  0x00000000


#define mc2_edis_CTRL_MODE_LOOP_MODE_MASK                          0x00000010
#define mc2_edis_CTRL_MODE_LOOP_MODE_ALIGN                         0
#define mc2_edis_CTRL_MODE_LOOP_MODE_BITS                          1
#define mc2_edis_CTRL_MODE_LOOP_MODE_SHIFT                         4
#define mc2_edis_CTRL_MODE_LOOP_MODE_DEFAULT                       0x00000000


#define mc2_edis_CTRL_MODE_ACCESS_MODE_MASK                        0x0000000f
#define mc2_edis_CTRL_MODE_ACCESS_MODE_ALIGN                       0
#define mc2_edis_CTRL_MODE_ACCESS_MODE_BITS                        4
#define mc2_edis_CTRL_MODE_ACCESS_MODE_SHIFT                       0
#define mc2_edis_CTRL_MODE_ACCESS_MODE_DEFAULT                     0x00000000
#define mc2_edis_CTRL_MODE_ACCESS_MODE_WR_ONLY                     0
#define mc2_edis_CTRL_MODE_ACCESS_MODE_RD_ONLY                     1
#define mc2_edis_CTRL_MODE_ACCESS_MODE_WRWR_RDRD                   2
#define mc2_edis_CTRL_MODE_ACCESS_MODE_WRRD_WRRD                   3




#define mc2_edis_CTRL_SIZE_reserved0_MASK                          0xe0000000
#define mc2_edis_CTRL_SIZE_reserved0_ALIGN                         0
#define mc2_edis_CTRL_SIZE_reserved0_BITS                          3
#define mc2_edis_CTRL_SIZE_reserved0_SHIFT                         29


#define mc2_edis_CTRL_SIZE_BURST_SIZE_MASK                         0x1f000000
#define mc2_edis_CTRL_SIZE_BURST_SIZE_ALIGN                        0
#define mc2_edis_CTRL_SIZE_BURST_SIZE_BITS                         5
#define mc2_edis_CTRL_SIZE_BURST_SIZE_SHIFT                        24
#define mc2_edis_CTRL_SIZE_BURST_SIZE_DEFAULT                      0x00000000


#define mc2_edis_CTRL_SIZE_STEP_SIZE_MASK                          0x00ffffff
#define mc2_edis_CTRL_SIZE_STEP_SIZE_ALIGN                         0
#define mc2_edis_CTRL_SIZE_STEP_SIZE_BITS                          24
#define mc2_edis_CTRL_SIZE_STEP_SIZE_SHIFT                         0
#define mc2_edis_CTRL_SIZE_STEP_SIZE_DEFAULT                       0x00000000




#define mc2_edis_CTRL_ADDR_START_ADDR_MASK                         0xffffffff
#define mc2_edis_CTRL_ADDR_START_ADDR_ALIGN                        0
#define mc2_edis_CTRL_ADDR_START_ADDR_BITS                         32
#define mc2_edis_CTRL_ADDR_START_ADDR_SHIFT                        0
#define mc2_edis_CTRL_ADDR_START_ADDR_DEFAULT                      0x00000000




#define mc2_edis_CTRL_ADDR_START_EXT_reserved0_MASK                0xffffff00
#define mc2_edis_CTRL_ADDR_START_EXT_reserved0_ALIGN               0
#define mc2_edis_CTRL_ADDR_START_EXT_reserved0_BITS                24
#define mc2_edis_CTRL_ADDR_START_EXT_reserved0_SHIFT               8


#define mc2_edis_CTRL_ADDR_START_EXT_ADDR_EXT_MASK                 0x000000ff
#define mc2_edis_CTRL_ADDR_START_EXT_ADDR_EXT_ALIGN                0
#define mc2_edis_CTRL_ADDR_START_EXT_ADDR_EXT_BITS                 8
#define mc2_edis_CTRL_ADDR_START_EXT_ADDR_EXT_SHIFT                0
#define mc2_edis_CTRL_ADDR_START_EXT_ADDR_EXT_DEFAULT              0x00000000




#define mc2_edis_CTRL_ADDR_END_ADDR_MASK                           0xffffffff
#define mc2_edis_CTRL_ADDR_END_ADDR_ALIGN                          0
#define mc2_edis_CTRL_ADDR_END_ADDR_BITS                           32
#define mc2_edis_CTRL_ADDR_END_ADDR_SHIFT                          0
#define mc2_edis_CTRL_ADDR_END_ADDR_DEFAULT                        0x00000000




#define mc2_edis_CTRL_ADDR_END_EXT_reserved0_MASK                  0xffffff00
#define mc2_edis_CTRL_ADDR_END_EXT_reserved0_ALIGN                 0
#define mc2_edis_CTRL_ADDR_END_EXT_reserved0_BITS                  24
#define mc2_edis_CTRL_ADDR_END_EXT_reserved0_SHIFT                 8


#define mc2_edis_CTRL_ADDR_END_EXT_ADDR_EXT_MASK                   0x000000ff
#define mc2_edis_CTRL_ADDR_END_EXT_ADDR_EXT_ALIGN                  0
#define mc2_edis_CTRL_ADDR_END_EXT_ADDR_EXT_BITS                   8
#define mc2_edis_CTRL_ADDR_END_EXT_ADDR_EXT_SHIFT                  0
#define mc2_edis_CTRL_ADDR_END_EXT_ADDR_EXT_DEFAULT                0x00000000




#define mc2_edis_CTRL_WRITE_MASKS_WRITE_MASKS_MASK                 0xffffffff
#define mc2_edis_CTRL_WRITE_MASKS_WRITE_MASKS_ALIGN                0
#define mc2_edis_CTRL_WRITE_MASKS_WRITE_MASKS_BITS                 32
#define mc2_edis_CTRL_WRITE_MASKS_WRITE_MASKS_SHIFT                0
#define mc2_edis_CTRL_WRITE_MASKS_WRITE_MASKS_DEFAULT              0x00000000




#define mc2_edis_CTRL_WRITE_MASKS_HI_WRITE_MASKS_MASK              0xffffffff
#define mc2_edis_CTRL_WRITE_MASKS_HI_WRITE_MASKS_ALIGN             0
#define mc2_edis_CTRL_WRITE_MASKS_HI_WRITE_MASKS_BITS              32
#define mc2_edis_CTRL_WRITE_MASKS_HI_WRITE_MASKS_SHIFT             0
#define mc2_edis_CTRL_WRITE_MASKS_HI_WRITE_MASKS_DEFAULT           0x00000000




#define mc2_edis_CTRL_WRITE_MASKS_EX_reserved0_MASK                0xffffff00
#define mc2_edis_CTRL_WRITE_MASKS_EX_reserved0_ALIGN               0
#define mc2_edis_CTRL_WRITE_MASKS_EX_reserved0_BITS                24
#define mc2_edis_CTRL_WRITE_MASKS_EX_reserved0_SHIFT               8


#define mc2_edis_CTRL_WRITE_MASKS_EX_WRITE_MASKS_EX_MASK           0x000000ff
#define mc2_edis_CTRL_WRITE_MASKS_EX_WRITE_MASKS_EX_ALIGN          0
#define mc2_edis_CTRL_WRITE_MASKS_EX_WRITE_MASKS_EX_BITS           8
#define mc2_edis_CTRL_WRITE_MASKS_EX_WRITE_MASKS_EX_SHIFT          0
#define mc2_edis_CTRL_WRITE_MASKS_EX_WRITE_MASKS_EX_DEFAULT        0x00000000




#define mc2_edis_CTRL_THROTTLE_reserved0_MASK                      0xffff0000
#define mc2_edis_CTRL_THROTTLE_reserved0_ALIGN                     0
#define mc2_edis_CTRL_THROTTLE_reserved0_BITS                      16
#define mc2_edis_CTRL_THROTTLE_reserved0_SHIFT                     16


#define mc2_edis_CTRL_THROTTLE_THROTTLE_COUNT_MASK                 0x0000ffff
#define mc2_edis_CTRL_THROTTLE_THROTTLE_COUNT_ALIGN                0
#define mc2_edis_CTRL_THROTTLE_THROTTLE_COUNT_BITS                 16
#define mc2_edis_CTRL_THROTTLE_THROTTLE_COUNT_SHIFT                0
#define mc2_edis_CTRL_THROTTLE_THROTTLE_COUNT_DEFAULT              0x00000000




#define mc2_edis_STAT_MAIN_reserved0_MASK                          0xffffffe0
#define mc2_edis_STAT_MAIN_reserved0_ALIGN                         0
#define mc2_edis_STAT_MAIN_reserved0_BITS                          27
#define mc2_edis_STAT_MAIN_reserved0_SHIFT                         5


#define mc2_edis_STAT_MAIN_THROTTLED_MASK                          0x00000010
#define mc2_edis_STAT_MAIN_THROTTLED_ALIGN                         0
#define mc2_edis_STAT_MAIN_THROTTLED_BITS                          1
#define mc2_edis_STAT_MAIN_THROTTLED_SHIFT                         4
#define mc2_edis_STAT_MAIN_THROTTLED_DEFAULT                       0x00000000


#define mc2_edis_STAT_MAIN_READ_ERROR_MASK                         0x00000008
#define mc2_edis_STAT_MAIN_READ_ERROR_ALIGN                        0
#define mc2_edis_STAT_MAIN_READ_ERROR_BITS                         1
#define mc2_edis_STAT_MAIN_READ_ERROR_SHIFT                        3
#define mc2_edis_STAT_MAIN_READ_ERROR_DEFAULT                      0x00000000


#define mc2_edis_STAT_MAIN_STALLED_MASK                            0x00000004
#define mc2_edis_STAT_MAIN_STALLED_ALIGN                           0
#define mc2_edis_STAT_MAIN_STALLED_BITS                            1
#define mc2_edis_STAT_MAIN_STALLED_SHIFT                           2
#define mc2_edis_STAT_MAIN_STALLED_DEFAULT                         0x00000000


#define mc2_edis_STAT_MAIN_DONE_MASK                               0x00000002
#define mc2_edis_STAT_MAIN_DONE_ALIGN                              0
#define mc2_edis_STAT_MAIN_DONE_BITS                               1
#define mc2_edis_STAT_MAIN_DONE_SHIFT                              1
#define mc2_edis_STAT_MAIN_DONE_DEFAULT                            0x00000000


#define mc2_edis_STAT_MAIN_BUSY_MASK                               0x00000001
#define mc2_edis_STAT_MAIN_BUSY_ALIGN                              0
#define mc2_edis_STAT_MAIN_BUSY_BITS                               1
#define mc2_edis_STAT_MAIN_BUSY_SHIFT                              0
#define mc2_edis_STAT_MAIN_BUSY_DEFAULT                            0x00000000




#define mc2_edis_STAT_WORDS_WRITTEN_WORD_COUNT_MASK                0xffffffff
#define mc2_edis_STAT_WORDS_WRITTEN_WORD_COUNT_ALIGN               0
#define mc2_edis_STAT_WORDS_WRITTEN_WORD_COUNT_BITS                32
#define mc2_edis_STAT_WORDS_WRITTEN_WORD_COUNT_SHIFT               0
#define mc2_edis_STAT_WORDS_WRITTEN_WORD_COUNT_DEFAULT             0x00000000




#define mc2_edis_STAT_WORDS_READ_WORD_COUNT_MASK                   0xffffffff
#define mc2_edis_STAT_WORDS_READ_WORD_COUNT_ALIGN                  0
#define mc2_edis_STAT_WORDS_READ_WORD_COUNT_BITS                   32
#define mc2_edis_STAT_WORDS_READ_WORD_COUNT_SHIFT                  0
#define mc2_edis_STAT_WORDS_READ_WORD_COUNT_DEFAULT                0x00000000




#define mc2_edis_STAT_ERROR_COUNT_COUNT_MASK                       0xffffffff
#define mc2_edis_STAT_ERROR_COUNT_COUNT_ALIGN                      0
#define mc2_edis_STAT_ERROR_COUNT_COUNT_BITS                       32
#define mc2_edis_STAT_ERROR_COUNT_COUNT_SHIFT                      0
#define mc2_edis_STAT_ERROR_COUNT_COUNT_DEFAULT                    0x00000000




#define mc2_edis_STAT_ERROR_BITS_BIT_LANE_ERRORS_MASK              0xffffffff
#define mc2_edis_STAT_ERROR_BITS_BIT_LANE_ERRORS_ALIGN             0
#define mc2_edis_STAT_ERROR_BITS_BIT_LANE_ERRORS_BITS              32
#define mc2_edis_STAT_ERROR_BITS_BIT_LANE_ERRORS_SHIFT             0
#define mc2_edis_STAT_ERROR_BITS_BIT_LANE_ERRORS_DEFAULT           0x00000000




#define mc2_edis_STAT_ERROR_BITS_HI_BIT_LANE_ERRORS_MASK           0xffffffff
#define mc2_edis_STAT_ERROR_BITS_HI_BIT_LANE_ERRORS_ALIGN          0
#define mc2_edis_STAT_ERROR_BITS_HI_BIT_LANE_ERRORS_BITS           32
#define mc2_edis_STAT_ERROR_BITS_HI_BIT_LANE_ERRORS_SHIFT          0
#define mc2_edis_STAT_ERROR_BITS_HI_BIT_LANE_ERRORS_DEFAULT        0x00000000




#define mc2_edis_STAT_ERROR_BITS_EX_reserved0_MASK                 0xffffff00
#define mc2_edis_STAT_ERROR_BITS_EX_reserved0_ALIGN                0
#define mc2_edis_STAT_ERROR_BITS_EX_reserved0_BITS                 24
#define mc2_edis_STAT_ERROR_BITS_EX_reserved0_SHIFT                8


#define mc2_edis_STAT_ERROR_BITS_EX_BIT_LANE_ERRORS_EX_MASK        0x000000ff
#define mc2_edis_STAT_ERROR_BITS_EX_BIT_LANE_ERRORS_EX_ALIGN       0
#define mc2_edis_STAT_ERROR_BITS_EX_BIT_LANE_ERRORS_EX_BITS        8
#define mc2_edis_STAT_ERROR_BITS_EX_BIT_LANE_ERRORS_EX_SHIFT       0
#define mc2_edis_STAT_ERROR_BITS_EX_BIT_LANE_ERRORS_EX_DEFAULT     0x00000000




#define mc2_edis_STAT_ADDR_LAST_ADDR_MASK                          0xffffffff
#define mc2_edis_STAT_ADDR_LAST_ADDR_ALIGN                         0
#define mc2_edis_STAT_ADDR_LAST_ADDR_BITS                          32
#define mc2_edis_STAT_ADDR_LAST_ADDR_SHIFT                         0
#define mc2_edis_STAT_ADDR_LAST_ADDR_DEFAULT                       0x00000000




#define mc2_edis_STAT_ADDR_LAST_EXT_reserved0_MASK                 0xffffff00
#define mc2_edis_STAT_ADDR_LAST_EXT_reserved0_ALIGN                0
#define mc2_edis_STAT_ADDR_LAST_EXT_reserved0_BITS                 24
#define mc2_edis_STAT_ADDR_LAST_EXT_reserved0_SHIFT                8


#define mc2_edis_STAT_ADDR_LAST_EXT_ADDR_EXT_MASK                  0x000000ff
#define mc2_edis_STAT_ADDR_LAST_EXT_ADDR_EXT_ALIGN                 0
#define mc2_edis_STAT_ADDR_LAST_EXT_ADDR_EXT_BITS                  8
#define mc2_edis_STAT_ADDR_LAST_EXT_ADDR_EXT_SHIFT                 0
#define mc2_edis_STAT_ADDR_LAST_EXT_ADDR_EXT_DEFAULT               0x00000000




#define mc2_edis_STAT_CLOCK_CYCLES_COUNT_MASK                      0xffffffff
#define mc2_edis_STAT_CLOCK_CYCLES_COUNT_ALIGN                     0
#define mc2_edis_STAT_CLOCK_CYCLES_COUNT_BITS                      32
#define mc2_edis_STAT_CLOCK_CYCLES_COUNT_SHIFT                     0
#define mc2_edis_STAT_CLOCK_CYCLES_COUNT_DEFAULT                   0x00000000




#define mc2_edis_STAT_DATA_PORT_DATA_PORT_MASK                     0xffffffff
#define mc2_edis_STAT_DATA_PORT_DATA_PORT_ALIGN                    0
#define mc2_edis_STAT_DATA_PORT_DATA_PORT_BITS                     32
#define mc2_edis_STAT_DATA_PORT_DATA_PORT_SHIFT                    0
#define mc2_edis_STAT_DATA_PORT_DATA_PORT_DEFAULT                  0x00000000




#define mc2_edis_STAT_DEBUG_MISC_MASK                              0xfffffffc
#define mc2_edis_STAT_DEBUG_MISC_ALIGN                             0
#define mc2_edis_STAT_DEBUG_MISC_BITS                              30
#define mc2_edis_STAT_DEBUG_MISC_SHIFT                             2


#define mc2_edis_STAT_DEBUG_FSM_STATE_MASK                         0x00000003
#define mc2_edis_STAT_DEBUG_FSM_STATE_ALIGN                        0
#define mc2_edis_STAT_DEBUG_FSM_STATE_BITS                         2
#define mc2_edis_STAT_DEBUG_FSM_STATE_SHIFT                        0




#define mc2_edis_GEN_LFSR_STATE_0_GEN_LFSR_STATE_MASK              0xffffffff
#define mc2_edis_GEN_LFSR_STATE_0_GEN_LFSR_STATE_ALIGN             0
#define mc2_edis_GEN_LFSR_STATE_0_GEN_LFSR_STATE_BITS              32
#define mc2_edis_GEN_LFSR_STATE_0_GEN_LFSR_STATE_SHIFT             0
#define mc2_edis_GEN_LFSR_STATE_0_GEN_LFSR_STATE_DEFAULT           0x00000000




#define mc2_edis_GEN_LFSR_STATE_1_GEN_LFSR_STATE_MASK              0xffffffff
#define mc2_edis_GEN_LFSR_STATE_1_GEN_LFSR_STATE_ALIGN             0
#define mc2_edis_GEN_LFSR_STATE_1_GEN_LFSR_STATE_BITS              32
#define mc2_edis_GEN_LFSR_STATE_1_GEN_LFSR_STATE_SHIFT             0
#define mc2_edis_GEN_LFSR_STATE_1_GEN_LFSR_STATE_DEFAULT           0x00000000




#define mc2_edis_GEN_LFSR_STATE_2_GEN_LFSR_STATE_MASK              0xffffffff
#define mc2_edis_GEN_LFSR_STATE_2_GEN_LFSR_STATE_ALIGN             0
#define mc2_edis_GEN_LFSR_STATE_2_GEN_LFSR_STATE_BITS              32
#define mc2_edis_GEN_LFSR_STATE_2_GEN_LFSR_STATE_SHIFT             0
#define mc2_edis_GEN_LFSR_STATE_2_GEN_LFSR_STATE_DEFAULT           0x00000000




#define mc2_edis_GEN_LFSR_STATE_3_GEN_LFSR_STATE_MASK              0xffffffff
#define mc2_edis_GEN_LFSR_STATE_3_GEN_LFSR_STATE_ALIGN             0
#define mc2_edis_GEN_LFSR_STATE_3_GEN_LFSR_STATE_BITS              32
#define mc2_edis_GEN_LFSR_STATE_3_GEN_LFSR_STATE_SHIFT             0
#define mc2_edis_GEN_LFSR_STATE_3_GEN_LFSR_STATE_DEFAULT           0x00000000




#define mc2_edis_GEN_CLOCK_reserved0_MASK                          0xffff0000
#define mc2_edis_GEN_CLOCK_reserved0_ALIGN                         0
#define mc2_edis_GEN_CLOCK_reserved0_BITS                          16
#define mc2_edis_GEN_CLOCK_reserved0_SHIFT                         16


#define mc2_edis_GEN_CLOCK_CLOCK1_PERIOD_MASK                      0x0000ff00
#define mc2_edis_GEN_CLOCK_CLOCK1_PERIOD_ALIGN                     0
#define mc2_edis_GEN_CLOCK_CLOCK1_PERIOD_BITS                      8
#define mc2_edis_GEN_CLOCK_CLOCK1_PERIOD_SHIFT                     8
#define mc2_edis_GEN_CLOCK_CLOCK1_PERIOD_DEFAULT                   0x00000000


#define mc2_edis_GEN_CLOCK_CLOCK0_PERIOD_MASK                      0x000000ff
#define mc2_edis_GEN_CLOCK_CLOCK0_PERIOD_ALIGN                     0
#define mc2_edis_GEN_CLOCK_CLOCK0_PERIOD_BITS                      8
#define mc2_edis_GEN_CLOCK_CLOCK0_PERIOD_SHIFT                     0
#define mc2_edis_GEN_CLOCK_CLOCK0_PERIOD_DEFAULT                   0x00000000




#define mc2_edis_GEN_PATTERN_PATTERN3_MASK                         0xff000000
#define mc2_edis_GEN_PATTERN_PATTERN3_ALIGN                        0
#define mc2_edis_GEN_PATTERN_PATTERN3_BITS                         8
#define mc2_edis_GEN_PATTERN_PATTERN3_SHIFT                        24
#define mc2_edis_GEN_PATTERN_PATTERN3_DEFAULT                      0x00000000


#define mc2_edis_GEN_PATTERN_PATTERN2_MASK                         0x00ff0000
#define mc2_edis_GEN_PATTERN_PATTERN2_ALIGN                        0
#define mc2_edis_GEN_PATTERN_PATTERN2_BITS                         8
#define mc2_edis_GEN_PATTERN_PATTERN2_SHIFT                        16
#define mc2_edis_GEN_PATTERN_PATTERN2_DEFAULT                      0x00000000


#define mc2_edis_GEN_PATTERN_PATTERN1_MASK                         0x0000ff00
#define mc2_edis_GEN_PATTERN_PATTERN1_ALIGN                        0
#define mc2_edis_GEN_PATTERN_PATTERN1_BITS                         8
#define mc2_edis_GEN_PATTERN_PATTERN1_SHIFT                        8
#define mc2_edis_GEN_PATTERN_PATTERN1_DEFAULT                      0x00000000


#define mc2_edis_GEN_PATTERN_PATTERN0_MASK                         0x000000ff
#define mc2_edis_GEN_PATTERN_PATTERN0_ALIGN                        0
#define mc2_edis_GEN_PATTERN_PATTERN0_BITS                         8
#define mc2_edis_GEN_PATTERN_PATTERN0_SHIFT                        0
#define mc2_edis_GEN_PATTERN_PATTERN0_DEFAULT                      0x00000000




#define mc2_edis_BYTELANE_0_CTRL_LO_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_0_CTRL_LO_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_0_CTRL_LO_reserved0_BITS                 2
#define mc2_edis_BYTELANE_0_CTRL_LO_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_BITS                4
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_0_CTRL_LO_BL3_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_0_CTRL_LO_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_0_CTRL_LO_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_0_CTRL_LO_reserved1_BITS                 2
#define mc2_edis_BYTELANE_0_CTRL_LO_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_BITS                4
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_0_CTRL_LO_BL2_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_0_CTRL_LO_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_0_CTRL_LO_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_0_CTRL_LO_reserved2_BITS                 2
#define mc2_edis_BYTELANE_0_CTRL_LO_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_BITS                4
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_0_CTRL_LO_BL1_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_0_CTRL_LO_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_0_CTRL_LO_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_0_CTRL_LO_reserved3_BITS                 2
#define mc2_edis_BYTELANE_0_CTRL_LO_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_BITS                4
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_0_CTRL_LO_BL0_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_0_CTRL_HI_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_0_CTRL_HI_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_0_CTRL_HI_reserved0_BITS                 2
#define mc2_edis_BYTELANE_0_CTRL_HI_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_BITS                4
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_0_CTRL_HI_BL7_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_0_CTRL_HI_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_0_CTRL_HI_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_0_CTRL_HI_reserved1_BITS                 2
#define mc2_edis_BYTELANE_0_CTRL_HI_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_BITS                4
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_0_CTRL_HI_BL6_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_0_CTRL_HI_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_0_CTRL_HI_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_0_CTRL_HI_reserved2_BITS                 2
#define mc2_edis_BYTELANE_0_CTRL_HI_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_BITS                4
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_0_CTRL_HI_BL5_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_0_CTRL_HI_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_0_CTRL_HI_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_0_CTRL_HI_reserved3_BITS                 2
#define mc2_edis_BYTELANE_0_CTRL_HI_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_BITS                4
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_0_CTRL_HI_BL4_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_1_CTRL_LO_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_1_CTRL_LO_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_1_CTRL_LO_reserved0_BITS                 2
#define mc2_edis_BYTELANE_1_CTRL_LO_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_BITS                4
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_1_CTRL_LO_BL3_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_1_CTRL_LO_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_1_CTRL_LO_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_1_CTRL_LO_reserved1_BITS                 2
#define mc2_edis_BYTELANE_1_CTRL_LO_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_BITS                4
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_1_CTRL_LO_BL2_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_1_CTRL_LO_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_1_CTRL_LO_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_1_CTRL_LO_reserved2_BITS                 2
#define mc2_edis_BYTELANE_1_CTRL_LO_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_BITS                4
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_1_CTRL_LO_BL1_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_1_CTRL_LO_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_1_CTRL_LO_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_1_CTRL_LO_reserved3_BITS                 2
#define mc2_edis_BYTELANE_1_CTRL_LO_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_BITS                4
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_1_CTRL_LO_BL0_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_1_CTRL_HI_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_1_CTRL_HI_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_1_CTRL_HI_reserved0_BITS                 2
#define mc2_edis_BYTELANE_1_CTRL_HI_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_BITS                4
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_1_CTRL_HI_BL7_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_1_CTRL_HI_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_1_CTRL_HI_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_1_CTRL_HI_reserved1_BITS                 2
#define mc2_edis_BYTELANE_1_CTRL_HI_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_BITS                4
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_1_CTRL_HI_BL6_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_1_CTRL_HI_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_1_CTRL_HI_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_1_CTRL_HI_reserved2_BITS                 2
#define mc2_edis_BYTELANE_1_CTRL_HI_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_BITS                4
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_1_CTRL_HI_BL5_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_1_CTRL_HI_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_1_CTRL_HI_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_1_CTRL_HI_reserved3_BITS                 2
#define mc2_edis_BYTELANE_1_CTRL_HI_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_BITS                4
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_1_CTRL_HI_BL4_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_2_CTRL_LO_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_2_CTRL_LO_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_2_CTRL_LO_reserved0_BITS                 2
#define mc2_edis_BYTELANE_2_CTRL_LO_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_BITS                4
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_2_CTRL_LO_BL3_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_2_CTRL_LO_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_2_CTRL_LO_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_2_CTRL_LO_reserved1_BITS                 2
#define mc2_edis_BYTELANE_2_CTRL_LO_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_BITS                4
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_2_CTRL_LO_BL2_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_2_CTRL_LO_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_2_CTRL_LO_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_2_CTRL_LO_reserved2_BITS                 2
#define mc2_edis_BYTELANE_2_CTRL_LO_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_BITS                4
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_2_CTRL_LO_BL1_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_2_CTRL_LO_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_2_CTRL_LO_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_2_CTRL_LO_reserved3_BITS                 2
#define mc2_edis_BYTELANE_2_CTRL_LO_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_BITS                4
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_2_CTRL_LO_BL0_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_2_CTRL_HI_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_2_CTRL_HI_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_2_CTRL_HI_reserved0_BITS                 2
#define mc2_edis_BYTELANE_2_CTRL_HI_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_BITS                4
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_2_CTRL_HI_BL7_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_2_CTRL_HI_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_2_CTRL_HI_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_2_CTRL_HI_reserved1_BITS                 2
#define mc2_edis_BYTELANE_2_CTRL_HI_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_BITS                4
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_2_CTRL_HI_BL6_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_2_CTRL_HI_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_2_CTRL_HI_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_2_CTRL_HI_reserved2_BITS                 2
#define mc2_edis_BYTELANE_2_CTRL_HI_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_BITS                4
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_2_CTRL_HI_BL5_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_2_CTRL_HI_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_2_CTRL_HI_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_2_CTRL_HI_reserved3_BITS                 2
#define mc2_edis_BYTELANE_2_CTRL_HI_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_BITS                4
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_2_CTRL_HI_BL4_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_3_CTRL_LO_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_3_CTRL_LO_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_3_CTRL_LO_reserved0_BITS                 2
#define mc2_edis_BYTELANE_3_CTRL_LO_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_BITS                4
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_3_CTRL_LO_BL3_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_3_CTRL_LO_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_3_CTRL_LO_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_3_CTRL_LO_reserved1_BITS                 2
#define mc2_edis_BYTELANE_3_CTRL_LO_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_BITS                4
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_3_CTRL_LO_BL2_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_3_CTRL_LO_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_3_CTRL_LO_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_3_CTRL_LO_reserved2_BITS                 2
#define mc2_edis_BYTELANE_3_CTRL_LO_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_BITS                4
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_3_CTRL_LO_BL1_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_3_CTRL_LO_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_3_CTRL_LO_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_3_CTRL_LO_reserved3_BITS                 2
#define mc2_edis_BYTELANE_3_CTRL_LO_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_BITS                4
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_3_CTRL_LO_BL0_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_3_CTRL_HI_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_3_CTRL_HI_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_3_CTRL_HI_reserved0_BITS                 2
#define mc2_edis_BYTELANE_3_CTRL_HI_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_BITS                4
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_3_CTRL_HI_BL7_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_3_CTRL_HI_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_3_CTRL_HI_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_3_CTRL_HI_reserved1_BITS                 2
#define mc2_edis_BYTELANE_3_CTRL_HI_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_BITS                4
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_3_CTRL_HI_BL6_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_3_CTRL_HI_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_3_CTRL_HI_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_3_CTRL_HI_reserved2_BITS                 2
#define mc2_edis_BYTELANE_3_CTRL_HI_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_BITS                4
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_3_CTRL_HI_BL5_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_3_CTRL_HI_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_3_CTRL_HI_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_3_CTRL_HI_reserved3_BITS                 2
#define mc2_edis_BYTELANE_3_CTRL_HI_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_BITS                4
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_3_CTRL_HI_BL4_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_4_CTRL_LO_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_4_CTRL_LO_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_4_CTRL_LO_reserved0_BITS                 2
#define mc2_edis_BYTELANE_4_CTRL_LO_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_BITS                4
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_4_CTRL_LO_BL3_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_4_CTRL_LO_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_4_CTRL_LO_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_4_CTRL_LO_reserved1_BITS                 2
#define mc2_edis_BYTELANE_4_CTRL_LO_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_BITS                4
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_4_CTRL_LO_BL2_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_4_CTRL_LO_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_4_CTRL_LO_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_4_CTRL_LO_reserved2_BITS                 2
#define mc2_edis_BYTELANE_4_CTRL_LO_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_BITS                4
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_4_CTRL_LO_BL1_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_4_CTRL_LO_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_4_CTRL_LO_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_4_CTRL_LO_reserved3_BITS                 2
#define mc2_edis_BYTELANE_4_CTRL_LO_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_BITS                4
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_4_CTRL_LO_BL0_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_4_CTRL_HI_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_4_CTRL_HI_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_4_CTRL_HI_reserved0_BITS                 2
#define mc2_edis_BYTELANE_4_CTRL_HI_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_BITS                4
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_4_CTRL_HI_BL7_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_4_CTRL_HI_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_4_CTRL_HI_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_4_CTRL_HI_reserved1_BITS                 2
#define mc2_edis_BYTELANE_4_CTRL_HI_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_BITS                4
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_4_CTRL_HI_BL6_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_4_CTRL_HI_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_4_CTRL_HI_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_4_CTRL_HI_reserved2_BITS                 2
#define mc2_edis_BYTELANE_4_CTRL_HI_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_BITS                4
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_4_CTRL_HI_BL5_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_4_CTRL_HI_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_4_CTRL_HI_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_4_CTRL_HI_reserved3_BITS                 2
#define mc2_edis_BYTELANE_4_CTRL_HI_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_BITS                4
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_4_CTRL_HI_BL4_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_5_CTRL_LO_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_5_CTRL_LO_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_5_CTRL_LO_reserved0_BITS                 2
#define mc2_edis_BYTELANE_5_CTRL_LO_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_BITS                4
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_5_CTRL_LO_BL3_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_5_CTRL_LO_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_5_CTRL_LO_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_5_CTRL_LO_reserved1_BITS                 2
#define mc2_edis_BYTELANE_5_CTRL_LO_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_BITS                4
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_5_CTRL_LO_BL2_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_5_CTRL_LO_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_5_CTRL_LO_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_5_CTRL_LO_reserved2_BITS                 2
#define mc2_edis_BYTELANE_5_CTRL_LO_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_BITS                4
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_5_CTRL_LO_BL1_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_5_CTRL_LO_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_5_CTRL_LO_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_5_CTRL_LO_reserved3_BITS                 2
#define mc2_edis_BYTELANE_5_CTRL_LO_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_BITS                4
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_5_CTRL_LO_BL0_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_5_CTRL_HI_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_5_CTRL_HI_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_5_CTRL_HI_reserved0_BITS                 2
#define mc2_edis_BYTELANE_5_CTRL_HI_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_BITS                4
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_5_CTRL_HI_BL7_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_5_CTRL_HI_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_5_CTRL_HI_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_5_CTRL_HI_reserved1_BITS                 2
#define mc2_edis_BYTELANE_5_CTRL_HI_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_BITS                4
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_5_CTRL_HI_BL6_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_5_CTRL_HI_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_5_CTRL_HI_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_5_CTRL_HI_reserved2_BITS                 2
#define mc2_edis_BYTELANE_5_CTRL_HI_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_BITS                4
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_5_CTRL_HI_BL5_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_5_CTRL_HI_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_5_CTRL_HI_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_5_CTRL_HI_reserved3_BITS                 2
#define mc2_edis_BYTELANE_5_CTRL_HI_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_BITS                4
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_5_CTRL_HI_BL4_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_6_CTRL_LO_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_6_CTRL_LO_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_6_CTRL_LO_reserved0_BITS                 2
#define mc2_edis_BYTELANE_6_CTRL_LO_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_BITS                4
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_6_CTRL_LO_BL3_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_6_CTRL_LO_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_6_CTRL_LO_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_6_CTRL_LO_reserved1_BITS                 2
#define mc2_edis_BYTELANE_6_CTRL_LO_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_BITS                4
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_6_CTRL_LO_BL2_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_6_CTRL_LO_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_6_CTRL_LO_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_6_CTRL_LO_reserved2_BITS                 2
#define mc2_edis_BYTELANE_6_CTRL_LO_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_BITS                4
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_6_CTRL_LO_BL1_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_6_CTRL_LO_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_6_CTRL_LO_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_6_CTRL_LO_reserved3_BITS                 2
#define mc2_edis_BYTELANE_6_CTRL_LO_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_BITS                4
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_6_CTRL_LO_BL0_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_6_CTRL_HI_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_6_CTRL_HI_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_6_CTRL_HI_reserved0_BITS                 2
#define mc2_edis_BYTELANE_6_CTRL_HI_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_BITS                4
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_6_CTRL_HI_BL7_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_6_CTRL_HI_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_6_CTRL_HI_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_6_CTRL_HI_reserved1_BITS                 2
#define mc2_edis_BYTELANE_6_CTRL_HI_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_BITS                4
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_6_CTRL_HI_BL6_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_6_CTRL_HI_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_6_CTRL_HI_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_6_CTRL_HI_reserved2_BITS                 2
#define mc2_edis_BYTELANE_6_CTRL_HI_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_BITS                4
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_6_CTRL_HI_BL5_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_6_CTRL_HI_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_6_CTRL_HI_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_6_CTRL_HI_reserved3_BITS                 2
#define mc2_edis_BYTELANE_6_CTRL_HI_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_BITS                4
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_6_CTRL_HI_BL4_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_7_CTRL_LO_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_7_CTRL_LO_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_7_CTRL_LO_reserved0_BITS                 2
#define mc2_edis_BYTELANE_7_CTRL_LO_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_BITS                4
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_7_CTRL_LO_BL3_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_7_CTRL_LO_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_7_CTRL_LO_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_7_CTRL_LO_reserved1_BITS                 2
#define mc2_edis_BYTELANE_7_CTRL_LO_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_BITS                4
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_7_CTRL_LO_BL2_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_7_CTRL_LO_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_7_CTRL_LO_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_7_CTRL_LO_reserved2_BITS                 2
#define mc2_edis_BYTELANE_7_CTRL_LO_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_BITS                4
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_7_CTRL_LO_BL1_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_7_CTRL_LO_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_7_CTRL_LO_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_7_CTRL_LO_reserved3_BITS                 2
#define mc2_edis_BYTELANE_7_CTRL_LO_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_BITS                4
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_7_CTRL_LO_BL0_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_7_CTRL_HI_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_7_CTRL_HI_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_7_CTRL_HI_reserved0_BITS                 2
#define mc2_edis_BYTELANE_7_CTRL_HI_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_BITS                4
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_7_CTRL_HI_BL7_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_7_CTRL_HI_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_7_CTRL_HI_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_7_CTRL_HI_reserved1_BITS                 2
#define mc2_edis_BYTELANE_7_CTRL_HI_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_BITS                4
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_7_CTRL_HI_BL6_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_7_CTRL_HI_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_7_CTRL_HI_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_7_CTRL_HI_reserved2_BITS                 2
#define mc2_edis_BYTELANE_7_CTRL_HI_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_BITS                4
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_7_CTRL_HI_BL5_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_7_CTRL_HI_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_7_CTRL_HI_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_7_CTRL_HI_reserved3_BITS                 2
#define mc2_edis_BYTELANE_7_CTRL_HI_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_BITS                4
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_7_CTRL_HI_BL4_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_8_CTRL_LO_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_8_CTRL_LO_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_8_CTRL_LO_reserved0_BITS                 2
#define mc2_edis_BYTELANE_8_CTRL_LO_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_BITS                4
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_8_CTRL_LO_BL3_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_8_CTRL_LO_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_8_CTRL_LO_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_8_CTRL_LO_reserved1_BITS                 2
#define mc2_edis_BYTELANE_8_CTRL_LO_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_BITS                4
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_8_CTRL_LO_BL2_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_8_CTRL_LO_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_8_CTRL_LO_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_8_CTRL_LO_reserved2_BITS                 2
#define mc2_edis_BYTELANE_8_CTRL_LO_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_BITS                4
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_8_CTRL_LO_BL1_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_8_CTRL_LO_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_8_CTRL_LO_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_8_CTRL_LO_reserved3_BITS                 2
#define mc2_edis_BYTELANE_8_CTRL_LO_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_BITS                4
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_8_CTRL_LO_BL0_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_8_CTRL_HI_reserved0_MASK                 0xc0000000
#define mc2_edis_BYTELANE_8_CTRL_HI_reserved0_ALIGN                0
#define mc2_edis_BYTELANE_8_CTRL_HI_reserved0_BITS                 2
#define mc2_edis_BYTELANE_8_CTRL_HI_reserved0_SHIFT                30


#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_MASK_READS_MASK            0x20000000
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_MASK_READS_SHIFT           29
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_INVERT_SRC_MASK            0x10000000
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_INVERT_SRC_SHIFT           28
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_MASK                0x0f000000
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_BITS                4
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_SHIFT               24
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_8_CTRL_HI_BL7_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_8_CTRL_HI_reserved1_MASK                 0x00c00000
#define mc2_edis_BYTELANE_8_CTRL_HI_reserved1_ALIGN                0
#define mc2_edis_BYTELANE_8_CTRL_HI_reserved1_BITS                 2
#define mc2_edis_BYTELANE_8_CTRL_HI_reserved1_SHIFT                22


#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_MASK_READS_MASK            0x00200000
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_MASK_READS_SHIFT           21
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_INVERT_SRC_MASK            0x00100000
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_INVERT_SRC_SHIFT           20
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_MASK                0x000f0000
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_BITS                4
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_SHIFT               16
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_8_CTRL_HI_BL6_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_8_CTRL_HI_reserved2_MASK                 0x0000c000
#define mc2_edis_BYTELANE_8_CTRL_HI_reserved2_ALIGN                0
#define mc2_edis_BYTELANE_8_CTRL_HI_reserved2_BITS                 2
#define mc2_edis_BYTELANE_8_CTRL_HI_reserved2_SHIFT                14


#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_MASK_READS_MASK            0x00002000
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_MASK_READS_SHIFT           13
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_INVERT_SRC_MASK            0x00001000
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_INVERT_SRC_SHIFT           12
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_MASK                0x00000f00
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_BITS                4
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_SHIFT               8
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_8_CTRL_HI_BL5_SOURCE_CONST_0             0


#define mc2_edis_BYTELANE_8_CTRL_HI_reserved3_MASK                 0x000000c0
#define mc2_edis_BYTELANE_8_CTRL_HI_reserved3_ALIGN                0
#define mc2_edis_BYTELANE_8_CTRL_HI_reserved3_BITS                 2
#define mc2_edis_BYTELANE_8_CTRL_HI_reserved3_SHIFT                6


#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_MASK_READS_MASK            0x00000020
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_MASK_READS_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_MASK_READS_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_MASK_READS_SHIFT           5
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_MASK_READS_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_INVERT_SRC_MASK            0x00000010
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_INVERT_SRC_ALIGN           0
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_INVERT_SRC_BITS            1
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_INVERT_SRC_SHIFT           4
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_INVERT_SRC_DEFAULT         0x00000000


#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_MASK                0x0000000f
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_ALIGN               0
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_BITS                4
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_SHIFT               0
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_DEFAULT             0x00000000
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_LFSR3_16            15
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_LFSR2_16            14
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_LFSR1_16            13
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_LFSR0_16            12
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_LFSR3_0             11
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_LFSR2_0             10
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_LFSR1_0             9
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_LFSR0_0             8
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_PATT_3              7
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_PATT_2              6
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_PATT_1              5
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_PATT_0              4
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_CLOCK_1             3
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_CLOCK_0             2
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_CONST_1             1
#define mc2_edis_BYTELANE_8_CTRL_HI_BL4_SOURCE_CONST_0             0




#define mc2_edis_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_0_STAT_LO_BL3_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_0_STAT_LO_BL2_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_0_STAT_LO_BL1_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_0_STAT_LO_BL0_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_0_STAT_HI_BL7_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_0_STAT_HI_BL6_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_0_STAT_HI_BL5_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_0_STAT_HI_BL4_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_1_STAT_LO_BL3_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_1_STAT_LO_BL2_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_1_STAT_LO_BL1_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_1_STAT_LO_BL0_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_1_STAT_HI_BL7_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_1_STAT_HI_BL6_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_1_STAT_HI_BL5_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_1_STAT_HI_BL4_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_2_STAT_LO_BL3_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_2_STAT_LO_BL2_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_2_STAT_LO_BL1_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_2_STAT_LO_BL0_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_2_STAT_HI_BL7_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_2_STAT_HI_BL6_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_2_STAT_HI_BL5_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_2_STAT_HI_BL4_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_3_STAT_LO_BL3_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_3_STAT_LO_BL2_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_3_STAT_LO_BL1_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_3_STAT_LO_BL0_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_3_STAT_HI_BL7_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_3_STAT_HI_BL6_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_3_STAT_HI_BL5_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_3_STAT_HI_BL4_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_4_STAT_LO_BL3_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_4_STAT_LO_BL3_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_4_STAT_LO_BL3_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_4_STAT_LO_BL3_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_4_STAT_LO_BL3_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_4_STAT_LO_BL2_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_4_STAT_LO_BL2_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_4_STAT_LO_BL2_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_4_STAT_LO_BL2_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_4_STAT_LO_BL2_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_4_STAT_LO_BL1_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_4_STAT_LO_BL1_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_4_STAT_LO_BL1_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_4_STAT_LO_BL1_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_4_STAT_LO_BL1_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_4_STAT_LO_BL0_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_4_STAT_LO_BL0_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_4_STAT_LO_BL0_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_4_STAT_LO_BL0_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_4_STAT_LO_BL0_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_4_STAT_HI_BL7_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_4_STAT_HI_BL7_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_4_STAT_HI_BL7_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_4_STAT_HI_BL7_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_4_STAT_HI_BL7_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_4_STAT_HI_BL6_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_4_STAT_HI_BL6_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_4_STAT_HI_BL6_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_4_STAT_HI_BL6_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_4_STAT_HI_BL6_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_4_STAT_HI_BL5_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_4_STAT_HI_BL5_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_4_STAT_HI_BL5_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_4_STAT_HI_BL5_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_4_STAT_HI_BL5_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_4_STAT_HI_BL4_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_4_STAT_HI_BL4_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_4_STAT_HI_BL4_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_4_STAT_HI_BL4_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_4_STAT_HI_BL4_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_5_STAT_LO_BL3_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_5_STAT_LO_BL3_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_5_STAT_LO_BL3_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_5_STAT_LO_BL3_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_5_STAT_LO_BL3_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_5_STAT_LO_BL2_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_5_STAT_LO_BL2_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_5_STAT_LO_BL2_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_5_STAT_LO_BL2_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_5_STAT_LO_BL2_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_5_STAT_LO_BL1_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_5_STAT_LO_BL1_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_5_STAT_LO_BL1_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_5_STAT_LO_BL1_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_5_STAT_LO_BL1_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_5_STAT_LO_BL0_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_5_STAT_LO_BL0_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_5_STAT_LO_BL0_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_5_STAT_LO_BL0_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_5_STAT_LO_BL0_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_5_STAT_HI_BL7_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_5_STAT_HI_BL7_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_5_STAT_HI_BL7_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_5_STAT_HI_BL7_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_5_STAT_HI_BL7_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_5_STAT_HI_BL6_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_5_STAT_HI_BL6_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_5_STAT_HI_BL6_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_5_STAT_HI_BL6_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_5_STAT_HI_BL6_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_5_STAT_HI_BL5_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_5_STAT_HI_BL5_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_5_STAT_HI_BL5_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_5_STAT_HI_BL5_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_5_STAT_HI_BL5_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_5_STAT_HI_BL4_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_5_STAT_HI_BL4_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_5_STAT_HI_BL4_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_5_STAT_HI_BL4_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_5_STAT_HI_BL4_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_6_STAT_LO_BL3_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_6_STAT_LO_BL3_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_6_STAT_LO_BL3_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_6_STAT_LO_BL3_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_6_STAT_LO_BL3_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_6_STAT_LO_BL2_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_6_STAT_LO_BL2_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_6_STAT_LO_BL2_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_6_STAT_LO_BL2_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_6_STAT_LO_BL2_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_6_STAT_LO_BL1_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_6_STAT_LO_BL1_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_6_STAT_LO_BL1_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_6_STAT_LO_BL1_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_6_STAT_LO_BL1_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_6_STAT_LO_BL0_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_6_STAT_LO_BL0_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_6_STAT_LO_BL0_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_6_STAT_LO_BL0_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_6_STAT_LO_BL0_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_6_STAT_HI_BL7_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_6_STAT_HI_BL7_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_6_STAT_HI_BL7_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_6_STAT_HI_BL7_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_6_STAT_HI_BL7_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_6_STAT_HI_BL6_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_6_STAT_HI_BL6_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_6_STAT_HI_BL6_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_6_STAT_HI_BL6_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_6_STAT_HI_BL6_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_6_STAT_HI_BL5_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_6_STAT_HI_BL5_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_6_STAT_HI_BL5_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_6_STAT_HI_BL5_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_6_STAT_HI_BL5_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_6_STAT_HI_BL4_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_6_STAT_HI_BL4_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_6_STAT_HI_BL4_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_6_STAT_HI_BL4_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_6_STAT_HI_BL4_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_7_STAT_LO_BL3_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_7_STAT_LO_BL3_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_7_STAT_LO_BL3_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_7_STAT_LO_BL3_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_7_STAT_LO_BL3_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_7_STAT_LO_BL2_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_7_STAT_LO_BL2_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_7_STAT_LO_BL2_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_7_STAT_LO_BL2_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_7_STAT_LO_BL2_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_7_STAT_LO_BL1_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_7_STAT_LO_BL1_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_7_STAT_LO_BL1_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_7_STAT_LO_BL1_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_7_STAT_LO_BL1_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_7_STAT_LO_BL0_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_7_STAT_LO_BL0_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_7_STAT_LO_BL0_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_7_STAT_LO_BL0_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_7_STAT_LO_BL0_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_7_STAT_HI_BL7_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_7_STAT_HI_BL7_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_7_STAT_HI_BL7_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_7_STAT_HI_BL7_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_7_STAT_HI_BL7_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_7_STAT_HI_BL6_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_7_STAT_HI_BL6_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_7_STAT_HI_BL6_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_7_STAT_HI_BL6_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_7_STAT_HI_BL6_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_7_STAT_HI_BL5_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_7_STAT_HI_BL5_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_7_STAT_HI_BL5_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_7_STAT_HI_BL5_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_7_STAT_HI_BL5_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_7_STAT_HI_BL4_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_7_STAT_HI_BL4_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_7_STAT_HI_BL4_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_7_STAT_HI_BL4_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_7_STAT_HI_BL4_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_8_STAT_LO_BL3_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_8_STAT_LO_BL3_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_8_STAT_LO_BL3_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_8_STAT_LO_BL3_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_8_STAT_LO_BL3_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_8_STAT_LO_BL2_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_8_STAT_LO_BL2_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_8_STAT_LO_BL2_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_8_STAT_LO_BL2_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_8_STAT_LO_BL2_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_8_STAT_LO_BL1_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_8_STAT_LO_BL1_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_8_STAT_LO_BL1_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_8_STAT_LO_BL1_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_8_STAT_LO_BL1_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_8_STAT_LO_BL0_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_8_STAT_LO_BL0_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_8_STAT_LO_BL0_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_8_STAT_LO_BL0_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_8_STAT_LO_BL0_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_edis_BYTELANE_8_STAT_HI_BL7_STAT_ERRORS_MASK           0xff000000
#define mc2_edis_BYTELANE_8_STAT_HI_BL7_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_8_STAT_HI_BL7_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_8_STAT_HI_BL7_STAT_ERRORS_SHIFT          24
#define mc2_edis_BYTELANE_8_STAT_HI_BL7_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_8_STAT_HI_BL6_STAT_ERRORS_MASK           0x00ff0000
#define mc2_edis_BYTELANE_8_STAT_HI_BL6_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_8_STAT_HI_BL6_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_8_STAT_HI_BL6_STAT_ERRORS_SHIFT          16
#define mc2_edis_BYTELANE_8_STAT_HI_BL6_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_8_STAT_HI_BL5_STAT_ERRORS_MASK           0x0000ff00
#define mc2_edis_BYTELANE_8_STAT_HI_BL5_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_8_STAT_HI_BL5_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_8_STAT_HI_BL5_STAT_ERRORS_SHIFT          8
#define mc2_edis_BYTELANE_8_STAT_HI_BL5_STAT_ERRORS_DEFAULT        0x00000000


#define mc2_edis_BYTELANE_8_STAT_HI_BL4_STAT_ERRORS_MASK           0x000000ff
#define mc2_edis_BYTELANE_8_STAT_HI_BL4_STAT_ERRORS_ALIGN          0
#define mc2_edis_BYTELANE_8_STAT_HI_BL4_STAT_ERRORS_BITS           8
#define mc2_edis_BYTELANE_8_STAT_HI_BL4_STAT_ERRORS_SHIFT          0
#define mc2_edis_BYTELANE_8_STAT_HI_BL4_STAT_ERRORS_DEFAULT        0x00000000




#define mc2_scrm_acc_acc_eack_MASK                                 0x80000000
#define mc2_scrm_acc_acc_eack_ALIGN                                0
#define mc2_scrm_acc_acc_eack_BITS                                 1
#define mc2_scrm_acc_acc_eack_SHIFT                                31
#define mc2_scrm_acc_acc_eack_DEFAULT                              0x00000000


#define mc2_scrm_acc_reserved0_MASK                                0x7fffff00
#define mc2_scrm_acc_reserved0_ALIGN                               0
#define mc2_scrm_acc_reserved0_BITS                                23
#define mc2_scrm_acc_reserved0_SHIFT                               8


#define mc2_scrm_acc_acc_sw_MASK                                   0x00000080
#define mc2_scrm_acc_acc_sw_ALIGN                                  0
#define mc2_scrm_acc_acc_sw_BITS                                   1
#define mc2_scrm_acc_acc_sw_SHIFT                                  7
#define mc2_scrm_acc_acc_sw_DEFAULT                                0x00000001


#define mc2_scrm_acc_acc_sr_MASK                                   0x00000040
#define mc2_scrm_acc_acc_sr_ALIGN                                  0
#define mc2_scrm_acc_acc_sr_BITS                                   1
#define mc2_scrm_acc_acc_sr_SHIFT                                  6
#define mc2_scrm_acc_acc_sr_DEFAULT                                0x00000001


#define mc2_scrm_acc_acc_nsw_MASK                                  0x00000020
#define mc2_scrm_acc_acc_nsw_ALIGN                                 0
#define mc2_scrm_acc_acc_nsw_BITS                                  1
#define mc2_scrm_acc_acc_nsw_SHIFT                                 5
#define mc2_scrm_acc_acc_nsw_DEFAULT                               0x00000001


#define mc2_scrm_acc_acc_nsr_MASK                                  0x00000010
#define mc2_scrm_acc_acc_nsr_ALIGN                                 0
#define mc2_scrm_acc_acc_nsr_BITS                                  1
#define mc2_scrm_acc_acc_nsr_SHIFT                                 4
#define mc2_scrm_acc_acc_nsr_DEFAULT                               0x00000001


#define mc2_scrm_acc_perm_sw_MASK                                  0x00000008
#define mc2_scrm_acc_perm_sw_ALIGN                                 0
#define mc2_scrm_acc_perm_sw_BITS                                  1
#define mc2_scrm_acc_perm_sw_SHIFT                                 3
#define mc2_scrm_acc_perm_sw_DEFAULT                               0x00000001


#define mc2_scrm_acc_perm_sr_MASK                                  0x00000004
#define mc2_scrm_acc_perm_sr_ALIGN                                 0
#define mc2_scrm_acc_perm_sr_BITS                                  1
#define mc2_scrm_acc_perm_sr_SHIFT                                 2
#define mc2_scrm_acc_perm_sr_DEFAULT                               0x00000001


#define mc2_scrm_acc_perm_nsw_MASK                                 0x00000002
#define mc2_scrm_acc_perm_nsw_ALIGN                                0
#define mc2_scrm_acc_perm_nsw_BITS                                 1
#define mc2_scrm_acc_perm_nsw_SHIFT                                1
#define mc2_scrm_acc_perm_nsw_DEFAULT                              0x00000001


#define mc2_scrm_acc_perm_nsr_MASK                                 0x00000001
#define mc2_scrm_acc_perm_nsr_ALIGN                                0
#define mc2_scrm_acc_perm_nsr_BITS                                 1
#define mc2_scrm_acc_perm_nsr_SHIFT                                0
#define mc2_scrm_acc_perm_nsr_DEFAULT                              0x00000001




#define mc2_scrm_ver_reserved0_MASK                                0xffffff00
#define mc2_scrm_ver_reserved0_ALIGN                               0
#define mc2_scrm_ver_reserved0_BITS                                24
#define mc2_scrm_ver_reserved0_SHIFT                               8


#define mc2_scrm_ver_version_MASK                                  0x000000ff
#define mc2_scrm_ver_version_ALIGN                                 0
#define mc2_scrm_ver_version_BITS                                  8
#define mc2_scrm_ver_version_SHIFT                                 0
#define mc2_scrm_ver_version_DEFAULT                               0x00000000




#define mc2_scrm_scrm_cfg_reserved0_MASK                           0xfffffffc
#define mc2_scrm_scrm_cfg_reserved0_ALIGN                          0
#define mc2_scrm_scrm_cfg_reserved0_BITS                           30
#define mc2_scrm_scrm_cfg_reserved0_SHIFT                          2


#define mc2_scrm_scrm_cfg_scrambler_key_lock_MASK                  0x00000002
#define mc2_scrm_scrm_cfg_scrambler_key_lock_ALIGN                 0
#define mc2_scrm_scrm_cfg_scrambler_key_lock_BITS                  1
#define mc2_scrm_scrm_cfg_scrambler_key_lock_SHIFT                 1
#define mc2_scrm_scrm_cfg_scrambler_key_lock_DEFAULT               0x00000000


#define mc2_scrm_scrm_cfg_en_scrambling_MASK                       0x00000001
#define mc2_scrm_scrm_cfg_en_scrambling_ALIGN                      0
#define mc2_scrm_scrm_cfg_en_scrambling_BITS                       1
#define mc2_scrm_scrm_cfg_en_scrambling_SHIFT                      0
#define mc2_scrm_scrm_cfg_en_scrambling_DEFAULT                    0x00000000




#define mc2_scrm_scrm_region_0_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_scrm_scrm_region_0_start_addr_lo_addr_lo_ALIGN         0
#define mc2_scrm_scrm_region_0_start_addr_lo_addr_lo_BITS          32
#define mc2_scrm_scrm_region_0_start_addr_lo_addr_lo_SHIFT         0
#define mc2_scrm_scrm_region_0_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_0_start_addr_hi_key_id_MASK           0xc0000000
#define mc2_scrm_scrm_region_0_start_addr_hi_key_id_ALIGN          0
#define mc2_scrm_scrm_region_0_start_addr_hi_key_id_BITS           2
#define mc2_scrm_scrm_region_0_start_addr_hi_key_id_SHIFT          30
#define mc2_scrm_scrm_region_0_start_addr_hi_key_id_DEFAULT        0x00000000


#define mc2_scrm_scrm_region_0_start_addr_hi_reserved0_MASK        0x3fffffe0
#define mc2_scrm_scrm_region_0_start_addr_hi_reserved0_ALIGN       0
#define mc2_scrm_scrm_region_0_start_addr_hi_reserved0_BITS        25
#define mc2_scrm_scrm_region_0_start_addr_hi_reserved0_SHIFT       5


#define mc2_scrm_scrm_region_0_start_addr_hi_addr_hi_MASK          0x0000001f
#define mc2_scrm_scrm_region_0_start_addr_hi_addr_hi_ALIGN         0
#define mc2_scrm_scrm_region_0_start_addr_hi_addr_hi_BITS          5
#define mc2_scrm_scrm_region_0_start_addr_hi_addr_hi_SHIFT         0
#define mc2_scrm_scrm_region_0_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_0_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_scrm_scrm_region_0_end_addr_lo_addr_lo_ALIGN           0
#define mc2_scrm_scrm_region_0_end_addr_lo_addr_lo_BITS            32
#define mc2_scrm_scrm_region_0_end_addr_lo_addr_lo_SHIFT           0
#define mc2_scrm_scrm_region_0_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_0_end_addr_hi_reserved0_MASK          0xffffffe0
#define mc2_scrm_scrm_region_0_end_addr_hi_reserved0_ALIGN         0
#define mc2_scrm_scrm_region_0_end_addr_hi_reserved0_BITS          27
#define mc2_scrm_scrm_region_0_end_addr_hi_reserved0_SHIFT         5


#define mc2_scrm_scrm_region_0_end_addr_hi_addr_hi_MASK            0x0000001f
#define mc2_scrm_scrm_region_0_end_addr_hi_addr_hi_ALIGN           0
#define mc2_scrm_scrm_region_0_end_addr_hi_addr_hi_BITS            5
#define mc2_scrm_scrm_region_0_end_addr_hi_addr_hi_SHIFT           0
#define mc2_scrm_scrm_region_0_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_1_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_scrm_scrm_region_1_start_addr_lo_addr_lo_ALIGN         0
#define mc2_scrm_scrm_region_1_start_addr_lo_addr_lo_BITS          32
#define mc2_scrm_scrm_region_1_start_addr_lo_addr_lo_SHIFT         0
#define mc2_scrm_scrm_region_1_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_1_start_addr_hi_key_id_MASK           0xc0000000
#define mc2_scrm_scrm_region_1_start_addr_hi_key_id_ALIGN          0
#define mc2_scrm_scrm_region_1_start_addr_hi_key_id_BITS           2
#define mc2_scrm_scrm_region_1_start_addr_hi_key_id_SHIFT          30
#define mc2_scrm_scrm_region_1_start_addr_hi_key_id_DEFAULT        0x00000000


#define mc2_scrm_scrm_region_1_start_addr_hi_reserved0_MASK        0x3fffffe0
#define mc2_scrm_scrm_region_1_start_addr_hi_reserved0_ALIGN       0
#define mc2_scrm_scrm_region_1_start_addr_hi_reserved0_BITS        25
#define mc2_scrm_scrm_region_1_start_addr_hi_reserved0_SHIFT       5


#define mc2_scrm_scrm_region_1_start_addr_hi_addr_hi_MASK          0x0000001f
#define mc2_scrm_scrm_region_1_start_addr_hi_addr_hi_ALIGN         0
#define mc2_scrm_scrm_region_1_start_addr_hi_addr_hi_BITS          5
#define mc2_scrm_scrm_region_1_start_addr_hi_addr_hi_SHIFT         0
#define mc2_scrm_scrm_region_1_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_1_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_scrm_scrm_region_1_end_addr_lo_addr_lo_ALIGN           0
#define mc2_scrm_scrm_region_1_end_addr_lo_addr_lo_BITS            32
#define mc2_scrm_scrm_region_1_end_addr_lo_addr_lo_SHIFT           0
#define mc2_scrm_scrm_region_1_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_1_end_addr_hi_reserved0_MASK          0xffffffe0
#define mc2_scrm_scrm_region_1_end_addr_hi_reserved0_ALIGN         0
#define mc2_scrm_scrm_region_1_end_addr_hi_reserved0_BITS          27
#define mc2_scrm_scrm_region_1_end_addr_hi_reserved0_SHIFT         5


#define mc2_scrm_scrm_region_1_end_addr_hi_addr_hi_MASK            0x0000001f
#define mc2_scrm_scrm_region_1_end_addr_hi_addr_hi_ALIGN           0
#define mc2_scrm_scrm_region_1_end_addr_hi_addr_hi_BITS            5
#define mc2_scrm_scrm_region_1_end_addr_hi_addr_hi_SHIFT           0
#define mc2_scrm_scrm_region_1_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_2_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_scrm_scrm_region_2_start_addr_lo_addr_lo_ALIGN         0
#define mc2_scrm_scrm_region_2_start_addr_lo_addr_lo_BITS          32
#define mc2_scrm_scrm_region_2_start_addr_lo_addr_lo_SHIFT         0
#define mc2_scrm_scrm_region_2_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_2_start_addr_hi_key_id_MASK           0xc0000000
#define mc2_scrm_scrm_region_2_start_addr_hi_key_id_ALIGN          0
#define mc2_scrm_scrm_region_2_start_addr_hi_key_id_BITS           2
#define mc2_scrm_scrm_region_2_start_addr_hi_key_id_SHIFT          30
#define mc2_scrm_scrm_region_2_start_addr_hi_key_id_DEFAULT        0x00000000


#define mc2_scrm_scrm_region_2_start_addr_hi_reserved0_MASK        0x3fffffe0
#define mc2_scrm_scrm_region_2_start_addr_hi_reserved0_ALIGN       0
#define mc2_scrm_scrm_region_2_start_addr_hi_reserved0_BITS        25
#define mc2_scrm_scrm_region_2_start_addr_hi_reserved0_SHIFT       5


#define mc2_scrm_scrm_region_2_start_addr_hi_addr_hi_MASK          0x0000001f
#define mc2_scrm_scrm_region_2_start_addr_hi_addr_hi_ALIGN         0
#define mc2_scrm_scrm_region_2_start_addr_hi_addr_hi_BITS          5
#define mc2_scrm_scrm_region_2_start_addr_hi_addr_hi_SHIFT         0
#define mc2_scrm_scrm_region_2_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_2_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_scrm_scrm_region_2_end_addr_lo_addr_lo_ALIGN           0
#define mc2_scrm_scrm_region_2_end_addr_lo_addr_lo_BITS            32
#define mc2_scrm_scrm_region_2_end_addr_lo_addr_lo_SHIFT           0
#define mc2_scrm_scrm_region_2_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_2_end_addr_hi_reserved0_MASK          0xffffffe0
#define mc2_scrm_scrm_region_2_end_addr_hi_reserved0_ALIGN         0
#define mc2_scrm_scrm_region_2_end_addr_hi_reserved0_BITS          27
#define mc2_scrm_scrm_region_2_end_addr_hi_reserved0_SHIFT         5


#define mc2_scrm_scrm_region_2_end_addr_hi_addr_hi_MASK            0x0000001f
#define mc2_scrm_scrm_region_2_end_addr_hi_addr_hi_ALIGN           0
#define mc2_scrm_scrm_region_2_end_addr_hi_addr_hi_BITS            5
#define mc2_scrm_scrm_region_2_end_addr_hi_addr_hi_SHIFT           0
#define mc2_scrm_scrm_region_2_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_3_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_scrm_scrm_region_3_start_addr_lo_addr_lo_ALIGN         0
#define mc2_scrm_scrm_region_3_start_addr_lo_addr_lo_BITS          32
#define mc2_scrm_scrm_region_3_start_addr_lo_addr_lo_SHIFT         0
#define mc2_scrm_scrm_region_3_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_3_start_addr_hi_key_id_MASK           0xc0000000
#define mc2_scrm_scrm_region_3_start_addr_hi_key_id_ALIGN          0
#define mc2_scrm_scrm_region_3_start_addr_hi_key_id_BITS           2
#define mc2_scrm_scrm_region_3_start_addr_hi_key_id_SHIFT          30
#define mc2_scrm_scrm_region_3_start_addr_hi_key_id_DEFAULT        0x00000000


#define mc2_scrm_scrm_region_3_start_addr_hi_reserved0_MASK        0x3fffffe0
#define mc2_scrm_scrm_region_3_start_addr_hi_reserved0_ALIGN       0
#define mc2_scrm_scrm_region_3_start_addr_hi_reserved0_BITS        25
#define mc2_scrm_scrm_region_3_start_addr_hi_reserved0_SHIFT       5


#define mc2_scrm_scrm_region_3_start_addr_hi_addr_hi_MASK          0x0000001f
#define mc2_scrm_scrm_region_3_start_addr_hi_addr_hi_ALIGN         0
#define mc2_scrm_scrm_region_3_start_addr_hi_addr_hi_BITS          5
#define mc2_scrm_scrm_region_3_start_addr_hi_addr_hi_SHIFT         0
#define mc2_scrm_scrm_region_3_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_3_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_scrm_scrm_region_3_end_addr_lo_addr_lo_ALIGN           0
#define mc2_scrm_scrm_region_3_end_addr_lo_addr_lo_BITS            32
#define mc2_scrm_scrm_region_3_end_addr_lo_addr_lo_SHIFT           0
#define mc2_scrm_scrm_region_3_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_3_end_addr_hi_reserved0_MASK          0xffffffe0
#define mc2_scrm_scrm_region_3_end_addr_hi_reserved0_ALIGN         0
#define mc2_scrm_scrm_region_3_end_addr_hi_reserved0_BITS          27
#define mc2_scrm_scrm_region_3_end_addr_hi_reserved0_SHIFT         5


#define mc2_scrm_scrm_region_3_end_addr_hi_addr_hi_MASK            0x0000001f
#define mc2_scrm_scrm_region_3_end_addr_hi_addr_hi_ALIGN           0
#define mc2_scrm_scrm_region_3_end_addr_hi_addr_hi_BITS            5
#define mc2_scrm_scrm_region_3_end_addr_hi_addr_hi_SHIFT           0
#define mc2_scrm_scrm_region_3_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_4_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_scrm_scrm_region_4_start_addr_lo_addr_lo_ALIGN         0
#define mc2_scrm_scrm_region_4_start_addr_lo_addr_lo_BITS          32
#define mc2_scrm_scrm_region_4_start_addr_lo_addr_lo_SHIFT         0
#define mc2_scrm_scrm_region_4_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_4_start_addr_hi_key_id_MASK           0xc0000000
#define mc2_scrm_scrm_region_4_start_addr_hi_key_id_ALIGN          0
#define mc2_scrm_scrm_region_4_start_addr_hi_key_id_BITS           2
#define mc2_scrm_scrm_region_4_start_addr_hi_key_id_SHIFT          30
#define mc2_scrm_scrm_region_4_start_addr_hi_key_id_DEFAULT        0x00000000


#define mc2_scrm_scrm_region_4_start_addr_hi_reserved0_MASK        0x3fffffe0
#define mc2_scrm_scrm_region_4_start_addr_hi_reserved0_ALIGN       0
#define mc2_scrm_scrm_region_4_start_addr_hi_reserved0_BITS        25
#define mc2_scrm_scrm_region_4_start_addr_hi_reserved0_SHIFT       5


#define mc2_scrm_scrm_region_4_start_addr_hi_addr_hi_MASK          0x0000001f
#define mc2_scrm_scrm_region_4_start_addr_hi_addr_hi_ALIGN         0
#define mc2_scrm_scrm_region_4_start_addr_hi_addr_hi_BITS          5
#define mc2_scrm_scrm_region_4_start_addr_hi_addr_hi_SHIFT         0
#define mc2_scrm_scrm_region_4_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_4_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_scrm_scrm_region_4_end_addr_lo_addr_lo_ALIGN           0
#define mc2_scrm_scrm_region_4_end_addr_lo_addr_lo_BITS            32
#define mc2_scrm_scrm_region_4_end_addr_lo_addr_lo_SHIFT           0
#define mc2_scrm_scrm_region_4_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_4_end_addr_hi_reserved0_MASK          0xffffffe0
#define mc2_scrm_scrm_region_4_end_addr_hi_reserved0_ALIGN         0
#define mc2_scrm_scrm_region_4_end_addr_hi_reserved0_BITS          27
#define mc2_scrm_scrm_region_4_end_addr_hi_reserved0_SHIFT         5


#define mc2_scrm_scrm_region_4_end_addr_hi_addr_hi_MASK            0x0000001f
#define mc2_scrm_scrm_region_4_end_addr_hi_addr_hi_ALIGN           0
#define mc2_scrm_scrm_region_4_end_addr_hi_addr_hi_BITS            5
#define mc2_scrm_scrm_region_4_end_addr_hi_addr_hi_SHIFT           0
#define mc2_scrm_scrm_region_4_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_5_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_scrm_scrm_region_5_start_addr_lo_addr_lo_ALIGN         0
#define mc2_scrm_scrm_region_5_start_addr_lo_addr_lo_BITS          32
#define mc2_scrm_scrm_region_5_start_addr_lo_addr_lo_SHIFT         0
#define mc2_scrm_scrm_region_5_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_5_start_addr_hi_key_id_MASK           0xc0000000
#define mc2_scrm_scrm_region_5_start_addr_hi_key_id_ALIGN          0
#define mc2_scrm_scrm_region_5_start_addr_hi_key_id_BITS           2
#define mc2_scrm_scrm_region_5_start_addr_hi_key_id_SHIFT          30
#define mc2_scrm_scrm_region_5_start_addr_hi_key_id_DEFAULT        0x00000000


#define mc2_scrm_scrm_region_5_start_addr_hi_reserved0_MASK        0x3fffffe0
#define mc2_scrm_scrm_region_5_start_addr_hi_reserved0_ALIGN       0
#define mc2_scrm_scrm_region_5_start_addr_hi_reserved0_BITS        25
#define mc2_scrm_scrm_region_5_start_addr_hi_reserved0_SHIFT       5


#define mc2_scrm_scrm_region_5_start_addr_hi_addr_hi_MASK          0x0000001f
#define mc2_scrm_scrm_region_5_start_addr_hi_addr_hi_ALIGN         0
#define mc2_scrm_scrm_region_5_start_addr_hi_addr_hi_BITS          5
#define mc2_scrm_scrm_region_5_start_addr_hi_addr_hi_SHIFT         0
#define mc2_scrm_scrm_region_5_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_5_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_scrm_scrm_region_5_end_addr_lo_addr_lo_ALIGN           0
#define mc2_scrm_scrm_region_5_end_addr_lo_addr_lo_BITS            32
#define mc2_scrm_scrm_region_5_end_addr_lo_addr_lo_SHIFT           0
#define mc2_scrm_scrm_region_5_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_5_end_addr_hi_reserved0_MASK          0xffffffe0
#define mc2_scrm_scrm_region_5_end_addr_hi_reserved0_ALIGN         0
#define mc2_scrm_scrm_region_5_end_addr_hi_reserved0_BITS          27
#define mc2_scrm_scrm_region_5_end_addr_hi_reserved0_SHIFT         5


#define mc2_scrm_scrm_region_5_end_addr_hi_addr_hi_MASK            0x0000001f
#define mc2_scrm_scrm_region_5_end_addr_hi_addr_hi_ALIGN           0
#define mc2_scrm_scrm_region_5_end_addr_hi_addr_hi_BITS            5
#define mc2_scrm_scrm_region_5_end_addr_hi_addr_hi_SHIFT           0
#define mc2_scrm_scrm_region_5_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_6_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_scrm_scrm_region_6_start_addr_lo_addr_lo_ALIGN         0
#define mc2_scrm_scrm_region_6_start_addr_lo_addr_lo_BITS          32
#define mc2_scrm_scrm_region_6_start_addr_lo_addr_lo_SHIFT         0
#define mc2_scrm_scrm_region_6_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_6_start_addr_hi_key_id_MASK           0xc0000000
#define mc2_scrm_scrm_region_6_start_addr_hi_key_id_ALIGN          0
#define mc2_scrm_scrm_region_6_start_addr_hi_key_id_BITS           2
#define mc2_scrm_scrm_region_6_start_addr_hi_key_id_SHIFT          30
#define mc2_scrm_scrm_region_6_start_addr_hi_key_id_DEFAULT        0x00000000


#define mc2_scrm_scrm_region_6_start_addr_hi_reserved0_MASK        0x3fffffe0
#define mc2_scrm_scrm_region_6_start_addr_hi_reserved0_ALIGN       0
#define mc2_scrm_scrm_region_6_start_addr_hi_reserved0_BITS        25
#define mc2_scrm_scrm_region_6_start_addr_hi_reserved0_SHIFT       5


#define mc2_scrm_scrm_region_6_start_addr_hi_addr_hi_MASK          0x0000001f
#define mc2_scrm_scrm_region_6_start_addr_hi_addr_hi_ALIGN         0
#define mc2_scrm_scrm_region_6_start_addr_hi_addr_hi_BITS          5
#define mc2_scrm_scrm_region_6_start_addr_hi_addr_hi_SHIFT         0
#define mc2_scrm_scrm_region_6_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_6_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_scrm_scrm_region_6_end_addr_lo_addr_lo_ALIGN           0
#define mc2_scrm_scrm_region_6_end_addr_lo_addr_lo_BITS            32
#define mc2_scrm_scrm_region_6_end_addr_lo_addr_lo_SHIFT           0
#define mc2_scrm_scrm_region_6_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_6_end_addr_hi_reserved0_MASK          0xffffffe0
#define mc2_scrm_scrm_region_6_end_addr_hi_reserved0_ALIGN         0
#define mc2_scrm_scrm_region_6_end_addr_hi_reserved0_BITS          27
#define mc2_scrm_scrm_region_6_end_addr_hi_reserved0_SHIFT         5


#define mc2_scrm_scrm_region_6_end_addr_hi_addr_hi_MASK            0x0000001f
#define mc2_scrm_scrm_region_6_end_addr_hi_addr_hi_ALIGN           0
#define mc2_scrm_scrm_region_6_end_addr_hi_addr_hi_BITS            5
#define mc2_scrm_scrm_region_6_end_addr_hi_addr_hi_SHIFT           0
#define mc2_scrm_scrm_region_6_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_7_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_scrm_scrm_region_7_start_addr_lo_addr_lo_ALIGN         0
#define mc2_scrm_scrm_region_7_start_addr_lo_addr_lo_BITS          32
#define mc2_scrm_scrm_region_7_start_addr_lo_addr_lo_SHIFT         0
#define mc2_scrm_scrm_region_7_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_7_start_addr_hi_key_id_MASK           0xc0000000
#define mc2_scrm_scrm_region_7_start_addr_hi_key_id_ALIGN          0
#define mc2_scrm_scrm_region_7_start_addr_hi_key_id_BITS           2
#define mc2_scrm_scrm_region_7_start_addr_hi_key_id_SHIFT          30
#define mc2_scrm_scrm_region_7_start_addr_hi_key_id_DEFAULT        0x00000000


#define mc2_scrm_scrm_region_7_start_addr_hi_reserved0_MASK        0x3fffffe0
#define mc2_scrm_scrm_region_7_start_addr_hi_reserved0_ALIGN       0
#define mc2_scrm_scrm_region_7_start_addr_hi_reserved0_BITS        25
#define mc2_scrm_scrm_region_7_start_addr_hi_reserved0_SHIFT       5


#define mc2_scrm_scrm_region_7_start_addr_hi_addr_hi_MASK          0x0000001f
#define mc2_scrm_scrm_region_7_start_addr_hi_addr_hi_ALIGN         0
#define mc2_scrm_scrm_region_7_start_addr_hi_addr_hi_BITS          5
#define mc2_scrm_scrm_region_7_start_addr_hi_addr_hi_SHIFT         0
#define mc2_scrm_scrm_region_7_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_7_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_scrm_scrm_region_7_end_addr_lo_addr_lo_ALIGN           0
#define mc2_scrm_scrm_region_7_end_addr_lo_addr_lo_BITS            32
#define mc2_scrm_scrm_region_7_end_addr_lo_addr_lo_SHIFT           0
#define mc2_scrm_scrm_region_7_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_7_end_addr_hi_reserved0_MASK          0xffffffe0
#define mc2_scrm_scrm_region_7_end_addr_hi_reserved0_ALIGN         0
#define mc2_scrm_scrm_region_7_end_addr_hi_reserved0_BITS          27
#define mc2_scrm_scrm_region_7_end_addr_hi_reserved0_SHIFT         5


#define mc2_scrm_scrm_region_7_end_addr_hi_addr_hi_MASK            0x0000001f
#define mc2_scrm_scrm_region_7_end_addr_hi_addr_hi_ALIGN           0
#define mc2_scrm_scrm_region_7_end_addr_hi_addr_hi_BITS            5
#define mc2_scrm_scrm_region_7_end_addr_hi_addr_hi_SHIFT           0
#define mc2_scrm_scrm_region_7_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_8_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_scrm_scrm_region_8_start_addr_lo_addr_lo_ALIGN         0
#define mc2_scrm_scrm_region_8_start_addr_lo_addr_lo_BITS          32
#define mc2_scrm_scrm_region_8_start_addr_lo_addr_lo_SHIFT         0
#define mc2_scrm_scrm_region_8_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_8_start_addr_hi_key_id_MASK           0xc0000000
#define mc2_scrm_scrm_region_8_start_addr_hi_key_id_ALIGN          0
#define mc2_scrm_scrm_region_8_start_addr_hi_key_id_BITS           2
#define mc2_scrm_scrm_region_8_start_addr_hi_key_id_SHIFT          30
#define mc2_scrm_scrm_region_8_start_addr_hi_key_id_DEFAULT        0x00000000


#define mc2_scrm_scrm_region_8_start_addr_hi_reserved0_MASK        0x3fffffe0
#define mc2_scrm_scrm_region_8_start_addr_hi_reserved0_ALIGN       0
#define mc2_scrm_scrm_region_8_start_addr_hi_reserved0_BITS        25
#define mc2_scrm_scrm_region_8_start_addr_hi_reserved0_SHIFT       5


#define mc2_scrm_scrm_region_8_start_addr_hi_addr_hi_MASK          0x0000001f
#define mc2_scrm_scrm_region_8_start_addr_hi_addr_hi_ALIGN         0
#define mc2_scrm_scrm_region_8_start_addr_hi_addr_hi_BITS          5
#define mc2_scrm_scrm_region_8_start_addr_hi_addr_hi_SHIFT         0
#define mc2_scrm_scrm_region_8_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_8_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_scrm_scrm_region_8_end_addr_lo_addr_lo_ALIGN           0
#define mc2_scrm_scrm_region_8_end_addr_lo_addr_lo_BITS            32
#define mc2_scrm_scrm_region_8_end_addr_lo_addr_lo_SHIFT           0
#define mc2_scrm_scrm_region_8_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_8_end_addr_hi_reserved0_MASK          0xffffffe0
#define mc2_scrm_scrm_region_8_end_addr_hi_reserved0_ALIGN         0
#define mc2_scrm_scrm_region_8_end_addr_hi_reserved0_BITS          27
#define mc2_scrm_scrm_region_8_end_addr_hi_reserved0_SHIFT         5


#define mc2_scrm_scrm_region_8_end_addr_hi_addr_hi_MASK            0x0000001f
#define mc2_scrm_scrm_region_8_end_addr_hi_addr_hi_ALIGN           0
#define mc2_scrm_scrm_region_8_end_addr_hi_addr_hi_BITS            5
#define mc2_scrm_scrm_region_8_end_addr_hi_addr_hi_SHIFT           0
#define mc2_scrm_scrm_region_8_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_9_start_addr_lo_addr_lo_MASK          0xffffffff
#define mc2_scrm_scrm_region_9_start_addr_lo_addr_lo_ALIGN         0
#define mc2_scrm_scrm_region_9_start_addr_lo_addr_lo_BITS          32
#define mc2_scrm_scrm_region_9_start_addr_lo_addr_lo_SHIFT         0
#define mc2_scrm_scrm_region_9_start_addr_lo_addr_lo_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_9_start_addr_hi_key_id_MASK           0xc0000000
#define mc2_scrm_scrm_region_9_start_addr_hi_key_id_ALIGN          0
#define mc2_scrm_scrm_region_9_start_addr_hi_key_id_BITS           2
#define mc2_scrm_scrm_region_9_start_addr_hi_key_id_SHIFT          30
#define mc2_scrm_scrm_region_9_start_addr_hi_key_id_DEFAULT        0x00000000


#define mc2_scrm_scrm_region_9_start_addr_hi_reserved0_MASK        0x3fffffe0
#define mc2_scrm_scrm_region_9_start_addr_hi_reserved0_ALIGN       0
#define mc2_scrm_scrm_region_9_start_addr_hi_reserved0_BITS        25
#define mc2_scrm_scrm_region_9_start_addr_hi_reserved0_SHIFT       5


#define mc2_scrm_scrm_region_9_start_addr_hi_addr_hi_MASK          0x0000001f
#define mc2_scrm_scrm_region_9_start_addr_hi_addr_hi_ALIGN         0
#define mc2_scrm_scrm_region_9_start_addr_hi_addr_hi_BITS          5
#define mc2_scrm_scrm_region_9_start_addr_hi_addr_hi_SHIFT         0
#define mc2_scrm_scrm_region_9_start_addr_hi_addr_hi_DEFAULT       0x00000000




#define mc2_scrm_scrm_region_9_end_addr_lo_addr_lo_MASK            0xffffffff
#define mc2_scrm_scrm_region_9_end_addr_lo_addr_lo_ALIGN           0
#define mc2_scrm_scrm_region_9_end_addr_lo_addr_lo_BITS            32
#define mc2_scrm_scrm_region_9_end_addr_lo_addr_lo_SHIFT           0
#define mc2_scrm_scrm_region_9_end_addr_lo_addr_lo_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_9_end_addr_hi_reserved0_MASK          0xffffffe0
#define mc2_scrm_scrm_region_9_end_addr_hi_reserved0_ALIGN         0
#define mc2_scrm_scrm_region_9_end_addr_hi_reserved0_BITS          27
#define mc2_scrm_scrm_region_9_end_addr_hi_reserved0_SHIFT         5


#define mc2_scrm_scrm_region_9_end_addr_hi_addr_hi_MASK            0x0000001f
#define mc2_scrm_scrm_region_9_end_addr_hi_addr_hi_ALIGN           0
#define mc2_scrm_scrm_region_9_end_addr_hi_addr_hi_BITS            5
#define mc2_scrm_scrm_region_9_end_addr_hi_addr_hi_SHIFT           0
#define mc2_scrm_scrm_region_9_end_addr_hi_addr_hi_DEFAULT         0x00000000




#define mc2_scrm_scrm_region_10_start_addr_lo_addr_lo_MASK         0xffffffff
#define mc2_scrm_scrm_region_10_start_addr_lo_addr_lo_ALIGN        0
#define mc2_scrm_scrm_region_10_start_addr_lo_addr_lo_BITS         32
#define mc2_scrm_scrm_region_10_start_addr_lo_addr_lo_SHIFT        0
#define mc2_scrm_scrm_region_10_start_addr_lo_addr_lo_DEFAULT      0x00000000




#define mc2_scrm_scrm_region_10_start_addr_hi_key_id_MASK          0xc0000000
#define mc2_scrm_scrm_region_10_start_addr_hi_key_id_ALIGN         0
#define mc2_scrm_scrm_region_10_start_addr_hi_key_id_BITS          2
#define mc2_scrm_scrm_region_10_start_addr_hi_key_id_SHIFT         30
#define mc2_scrm_scrm_region_10_start_addr_hi_key_id_DEFAULT       0x00000000


#define mc2_scrm_scrm_region_10_start_addr_hi_reserved0_MASK       0x3fffffe0
#define mc2_scrm_scrm_region_10_start_addr_hi_reserved0_ALIGN      0
#define mc2_scrm_scrm_region_10_start_addr_hi_reserved0_BITS       25
#define mc2_scrm_scrm_region_10_start_addr_hi_reserved0_SHIFT      5


#define mc2_scrm_scrm_region_10_start_addr_hi_addr_hi_MASK         0x0000001f
#define mc2_scrm_scrm_region_10_start_addr_hi_addr_hi_ALIGN        0
#define mc2_scrm_scrm_region_10_start_addr_hi_addr_hi_BITS         5
#define mc2_scrm_scrm_region_10_start_addr_hi_addr_hi_SHIFT        0
#define mc2_scrm_scrm_region_10_start_addr_hi_addr_hi_DEFAULT      0x00000000




#define mc2_scrm_scrm_region_10_end_addr_lo_addr_lo_MASK           0xffffffff
#define mc2_scrm_scrm_region_10_end_addr_lo_addr_lo_ALIGN          0
#define mc2_scrm_scrm_region_10_end_addr_lo_addr_lo_BITS           32
#define mc2_scrm_scrm_region_10_end_addr_lo_addr_lo_SHIFT          0
#define mc2_scrm_scrm_region_10_end_addr_lo_addr_lo_DEFAULT        0x00000000




#define mc2_scrm_scrm_region_10_end_addr_hi_reserved0_MASK         0xffffffe0
#define mc2_scrm_scrm_region_10_end_addr_hi_reserved0_ALIGN        0
#define mc2_scrm_scrm_region_10_end_addr_hi_reserved0_BITS         27
#define mc2_scrm_scrm_region_10_end_addr_hi_reserved0_SHIFT        5


#define mc2_scrm_scrm_region_10_end_addr_hi_addr_hi_MASK           0x0000001f
#define mc2_scrm_scrm_region_10_end_addr_hi_addr_hi_ALIGN          0
#define mc2_scrm_scrm_region_10_end_addr_hi_addr_hi_BITS           5
#define mc2_scrm_scrm_region_10_end_addr_hi_addr_hi_SHIFT          0
#define mc2_scrm_scrm_region_10_end_addr_hi_addr_hi_DEFAULT        0x00000000




#define mc2_scrm_scrm_region_11_start_addr_lo_addr_lo_MASK         0xffffffff
#define mc2_scrm_scrm_region_11_start_addr_lo_addr_lo_ALIGN        0
#define mc2_scrm_scrm_region_11_start_addr_lo_addr_lo_BITS         32
#define mc2_scrm_scrm_region_11_start_addr_lo_addr_lo_SHIFT        0
#define mc2_scrm_scrm_region_11_start_addr_lo_addr_lo_DEFAULT      0x00000000




#define mc2_scrm_scrm_region_11_start_addr_hi_key_id_MASK          0xc0000000
#define mc2_scrm_scrm_region_11_start_addr_hi_key_id_ALIGN         0
#define mc2_scrm_scrm_region_11_start_addr_hi_key_id_BITS          2
#define mc2_scrm_scrm_region_11_start_addr_hi_key_id_SHIFT         30
#define mc2_scrm_scrm_region_11_start_addr_hi_key_id_DEFAULT       0x00000000


#define mc2_scrm_scrm_region_11_start_addr_hi_reserved0_MASK       0x3fffffe0
#define mc2_scrm_scrm_region_11_start_addr_hi_reserved0_ALIGN      0
#define mc2_scrm_scrm_region_11_start_addr_hi_reserved0_BITS       25
#define mc2_scrm_scrm_region_11_start_addr_hi_reserved0_SHIFT      5


#define mc2_scrm_scrm_region_11_start_addr_hi_addr_hi_MASK         0x0000001f
#define mc2_scrm_scrm_region_11_start_addr_hi_addr_hi_ALIGN        0
#define mc2_scrm_scrm_region_11_start_addr_hi_addr_hi_BITS         5
#define mc2_scrm_scrm_region_11_start_addr_hi_addr_hi_SHIFT        0
#define mc2_scrm_scrm_region_11_start_addr_hi_addr_hi_DEFAULT      0x00000000




#define mc2_scrm_scrm_region_11_end_addr_lo_addr_lo_MASK           0xffffffff
#define mc2_scrm_scrm_region_11_end_addr_lo_addr_lo_ALIGN          0
#define mc2_scrm_scrm_region_11_end_addr_lo_addr_lo_BITS           32
#define mc2_scrm_scrm_region_11_end_addr_lo_addr_lo_SHIFT          0
#define mc2_scrm_scrm_region_11_end_addr_lo_addr_lo_DEFAULT        0x00000000




#define mc2_scrm_scrm_region_11_end_addr_hi_reserved0_MASK         0xffffffe0
#define mc2_scrm_scrm_region_11_end_addr_hi_reserved0_ALIGN        0
#define mc2_scrm_scrm_region_11_end_addr_hi_reserved0_BITS         27
#define mc2_scrm_scrm_region_11_end_addr_hi_reserved0_SHIFT        5


#define mc2_scrm_scrm_region_11_end_addr_hi_addr_hi_MASK           0x0000001f
#define mc2_scrm_scrm_region_11_end_addr_hi_addr_hi_ALIGN          0
#define mc2_scrm_scrm_region_11_end_addr_hi_addr_hi_BITS           5
#define mc2_scrm_scrm_region_11_end_addr_hi_addr_hi_SHIFT          0
#define mc2_scrm_scrm_region_11_end_addr_hi_addr_hi_DEFAULT        0x00000000




#define mc2_scrm_scrm_region_12_start_addr_lo_addr_lo_MASK         0xffffffff
#define mc2_scrm_scrm_region_12_start_addr_lo_addr_lo_ALIGN        0
#define mc2_scrm_scrm_region_12_start_addr_lo_addr_lo_BITS         32
#define mc2_scrm_scrm_region_12_start_addr_lo_addr_lo_SHIFT        0
#define mc2_scrm_scrm_region_12_start_addr_lo_addr_lo_DEFAULT      0x00000000




#define mc2_scrm_scrm_region_12_start_addr_hi_key_id_MASK          0xc0000000
#define mc2_scrm_scrm_region_12_start_addr_hi_key_id_ALIGN         0
#define mc2_scrm_scrm_region_12_start_addr_hi_key_id_BITS          2
#define mc2_scrm_scrm_region_12_start_addr_hi_key_id_SHIFT         30
#define mc2_scrm_scrm_region_12_start_addr_hi_key_id_DEFAULT       0x00000000


#define mc2_scrm_scrm_region_12_start_addr_hi_reserved0_MASK       0x3fffffe0
#define mc2_scrm_scrm_region_12_start_addr_hi_reserved0_ALIGN      0
#define mc2_scrm_scrm_region_12_start_addr_hi_reserved0_BITS       25
#define mc2_scrm_scrm_region_12_start_addr_hi_reserved0_SHIFT      5


#define mc2_scrm_scrm_region_12_start_addr_hi_addr_hi_MASK         0x0000001f
#define mc2_scrm_scrm_region_12_start_addr_hi_addr_hi_ALIGN        0
#define mc2_scrm_scrm_region_12_start_addr_hi_addr_hi_BITS         5
#define mc2_scrm_scrm_region_12_start_addr_hi_addr_hi_SHIFT        0
#define mc2_scrm_scrm_region_12_start_addr_hi_addr_hi_DEFAULT      0x00000000




#define mc2_scrm_scrm_region_12_end_addr_lo_addr_lo_MASK           0xffffffff
#define mc2_scrm_scrm_region_12_end_addr_lo_addr_lo_ALIGN          0
#define mc2_scrm_scrm_region_12_end_addr_lo_addr_lo_BITS           32
#define mc2_scrm_scrm_region_12_end_addr_lo_addr_lo_SHIFT          0
#define mc2_scrm_scrm_region_12_end_addr_lo_addr_lo_DEFAULT        0x00000000




#define mc2_scrm_scrm_region_12_end_addr_hi_reserved0_MASK         0xffffffe0
#define mc2_scrm_scrm_region_12_end_addr_hi_reserved0_ALIGN        0
#define mc2_scrm_scrm_region_12_end_addr_hi_reserved0_BITS         27
#define mc2_scrm_scrm_region_12_end_addr_hi_reserved0_SHIFT        5


#define mc2_scrm_scrm_region_12_end_addr_hi_addr_hi_MASK           0x0000001f
#define mc2_scrm_scrm_region_12_end_addr_hi_addr_hi_ALIGN          0
#define mc2_scrm_scrm_region_12_end_addr_hi_addr_hi_BITS           5
#define mc2_scrm_scrm_region_12_end_addr_hi_addr_hi_SHIFT          0
#define mc2_scrm_scrm_region_12_end_addr_hi_addr_hi_DEFAULT        0x00000000




#define mc2_scrm_scrm_region_13_start_addr_lo_addr_lo_MASK         0xffffffff
#define mc2_scrm_scrm_region_13_start_addr_lo_addr_lo_ALIGN        0
#define mc2_scrm_scrm_region_13_start_addr_lo_addr_lo_BITS         32
#define mc2_scrm_scrm_region_13_start_addr_lo_addr_lo_SHIFT        0
#define mc2_scrm_scrm_region_13_start_addr_lo_addr_lo_DEFAULT      0x00000000




#define mc2_scrm_scrm_region_13_start_addr_hi_key_id_MASK          0xc0000000
#define mc2_scrm_scrm_region_13_start_addr_hi_key_id_ALIGN         0
#define mc2_scrm_scrm_region_13_start_addr_hi_key_id_BITS          2
#define mc2_scrm_scrm_region_13_start_addr_hi_key_id_SHIFT         30
#define mc2_scrm_scrm_region_13_start_addr_hi_key_id_DEFAULT       0x00000000


#define mc2_scrm_scrm_region_13_start_addr_hi_reserved0_MASK       0x3fffffe0
#define mc2_scrm_scrm_region_13_start_addr_hi_reserved0_ALIGN      0
#define mc2_scrm_scrm_region_13_start_addr_hi_reserved0_BITS       25
#define mc2_scrm_scrm_region_13_start_addr_hi_reserved0_SHIFT      5


#define mc2_scrm_scrm_region_13_start_addr_hi_addr_hi_MASK         0x0000001f
#define mc2_scrm_scrm_region_13_start_addr_hi_addr_hi_ALIGN        0
#define mc2_scrm_scrm_region_13_start_addr_hi_addr_hi_BITS         5
#define mc2_scrm_scrm_region_13_start_addr_hi_addr_hi_SHIFT        0
#define mc2_scrm_scrm_region_13_start_addr_hi_addr_hi_DEFAULT      0x00000000




#define mc2_scrm_scrm_region_13_end_addr_lo_addr_lo_MASK           0xffffffff
#define mc2_scrm_scrm_region_13_end_addr_lo_addr_lo_ALIGN          0
#define mc2_scrm_scrm_region_13_end_addr_lo_addr_lo_BITS           32
#define mc2_scrm_scrm_region_13_end_addr_lo_addr_lo_SHIFT          0
#define mc2_scrm_scrm_region_13_end_addr_lo_addr_lo_DEFAULT        0x00000000




#define mc2_scrm_scrm_region_13_end_addr_hi_reserved0_MASK         0xffffffe0
#define mc2_scrm_scrm_region_13_end_addr_hi_reserved0_ALIGN        0
#define mc2_scrm_scrm_region_13_end_addr_hi_reserved0_BITS         27
#define mc2_scrm_scrm_region_13_end_addr_hi_reserved0_SHIFT        5


#define mc2_scrm_scrm_region_13_end_addr_hi_addr_hi_MASK           0x0000001f
#define mc2_scrm_scrm_region_13_end_addr_hi_addr_hi_ALIGN          0
#define mc2_scrm_scrm_region_13_end_addr_hi_addr_hi_BITS           5
#define mc2_scrm_scrm_region_13_end_addr_hi_addr_hi_SHIFT          0
#define mc2_scrm_scrm_region_13_end_addr_hi_addr_hi_DEFAULT        0x00000000




#define mc2_scrm_scrm_region_14_start_addr_lo_addr_lo_MASK         0xffffffff
#define mc2_scrm_scrm_region_14_start_addr_lo_addr_lo_ALIGN        0
#define mc2_scrm_scrm_region_14_start_addr_lo_addr_lo_BITS         32
#define mc2_scrm_scrm_region_14_start_addr_lo_addr_lo_SHIFT        0
#define mc2_scrm_scrm_region_14_start_addr_lo_addr_lo_DEFAULT      0x00000000




#define mc2_scrm_scrm_region_14_start_addr_hi_key_id_MASK          0xc0000000
#define mc2_scrm_scrm_region_14_start_addr_hi_key_id_ALIGN         0
#define mc2_scrm_scrm_region_14_start_addr_hi_key_id_BITS          2
#define mc2_scrm_scrm_region_14_start_addr_hi_key_id_SHIFT         30
#define mc2_scrm_scrm_region_14_start_addr_hi_key_id_DEFAULT       0x00000000


#define mc2_scrm_scrm_region_14_start_addr_hi_reserved0_MASK       0x3fffffe0
#define mc2_scrm_scrm_region_14_start_addr_hi_reserved0_ALIGN      0
#define mc2_scrm_scrm_region_14_start_addr_hi_reserved0_BITS       25
#define mc2_scrm_scrm_region_14_start_addr_hi_reserved0_SHIFT      5


#define mc2_scrm_scrm_region_14_start_addr_hi_addr_hi_MASK         0x0000001f
#define mc2_scrm_scrm_region_14_start_addr_hi_addr_hi_ALIGN        0
#define mc2_scrm_scrm_region_14_start_addr_hi_addr_hi_BITS         5
#define mc2_scrm_scrm_region_14_start_addr_hi_addr_hi_SHIFT        0
#define mc2_scrm_scrm_region_14_start_addr_hi_addr_hi_DEFAULT      0x00000000




#define mc2_scrm_scrm_region_14_end_addr_lo_addr_lo_MASK           0xffffffff
#define mc2_scrm_scrm_region_14_end_addr_lo_addr_lo_ALIGN          0
#define mc2_scrm_scrm_region_14_end_addr_lo_addr_lo_BITS           32
#define mc2_scrm_scrm_region_14_end_addr_lo_addr_lo_SHIFT          0
#define mc2_scrm_scrm_region_14_end_addr_lo_addr_lo_DEFAULT        0x00000000




#define mc2_scrm_scrm_region_14_end_addr_hi_reserved0_MASK         0xffffffe0
#define mc2_scrm_scrm_region_14_end_addr_hi_reserved0_ALIGN        0
#define mc2_scrm_scrm_region_14_end_addr_hi_reserved0_BITS         27
#define mc2_scrm_scrm_region_14_end_addr_hi_reserved0_SHIFT        5


#define mc2_scrm_scrm_region_14_end_addr_hi_addr_hi_MASK           0x0000001f
#define mc2_scrm_scrm_region_14_end_addr_hi_addr_hi_ALIGN          0
#define mc2_scrm_scrm_region_14_end_addr_hi_addr_hi_BITS           5
#define mc2_scrm_scrm_region_14_end_addr_hi_addr_hi_SHIFT          0
#define mc2_scrm_scrm_region_14_end_addr_hi_addr_hi_DEFAULT        0x00000000




#define mc2_scrm_scrm_region_15_start_addr_lo_addr_lo_MASK         0xffffffff
#define mc2_scrm_scrm_region_15_start_addr_lo_addr_lo_ALIGN        0
#define mc2_scrm_scrm_region_15_start_addr_lo_addr_lo_BITS         32
#define mc2_scrm_scrm_region_15_start_addr_lo_addr_lo_SHIFT        0
#define mc2_scrm_scrm_region_15_start_addr_lo_addr_lo_DEFAULT      0x00000000




#define mc2_scrm_scrm_region_15_start_addr_hi_key_id_MASK          0xc0000000
#define mc2_scrm_scrm_region_15_start_addr_hi_key_id_ALIGN         0
#define mc2_scrm_scrm_region_15_start_addr_hi_key_id_BITS          2
#define mc2_scrm_scrm_region_15_start_addr_hi_key_id_SHIFT         30
#define mc2_scrm_scrm_region_15_start_addr_hi_key_id_DEFAULT       0x00000000


#define mc2_scrm_scrm_region_15_start_addr_hi_reserved0_MASK       0x3fffffe0
#define mc2_scrm_scrm_region_15_start_addr_hi_reserved0_ALIGN      0
#define mc2_scrm_scrm_region_15_start_addr_hi_reserved0_BITS       25
#define mc2_scrm_scrm_region_15_start_addr_hi_reserved0_SHIFT      5


#define mc2_scrm_scrm_region_15_start_addr_hi_addr_hi_MASK         0x0000001f
#define mc2_scrm_scrm_region_15_start_addr_hi_addr_hi_ALIGN        0
#define mc2_scrm_scrm_region_15_start_addr_hi_addr_hi_BITS         5
#define mc2_scrm_scrm_region_15_start_addr_hi_addr_hi_SHIFT        0
#define mc2_scrm_scrm_region_15_start_addr_hi_addr_hi_DEFAULT      0x00000000




#define mc2_scrm_scrm_region_15_end_addr_lo_addr_lo_MASK           0xffffffff
#define mc2_scrm_scrm_region_15_end_addr_lo_addr_lo_ALIGN          0
#define mc2_scrm_scrm_region_15_end_addr_lo_addr_lo_BITS           32
#define mc2_scrm_scrm_region_15_end_addr_lo_addr_lo_SHIFT          0
#define mc2_scrm_scrm_region_15_end_addr_lo_addr_lo_DEFAULT        0x00000000




#define mc2_scrm_scrm_region_15_end_addr_hi_reserved0_MASK         0xffffffe0
#define mc2_scrm_scrm_region_15_end_addr_hi_reserved0_ALIGN        0
#define mc2_scrm_scrm_region_15_end_addr_hi_reserved0_BITS         27
#define mc2_scrm_scrm_region_15_end_addr_hi_reserved0_SHIFT        5


#define mc2_scrm_scrm_region_15_end_addr_hi_addr_hi_MASK           0x0000001f
#define mc2_scrm_scrm_region_15_end_addr_hi_addr_hi_ALIGN          0
#define mc2_scrm_scrm_region_15_end_addr_hi_addr_hi_BITS           5
#define mc2_scrm_scrm_region_15_end_addr_hi_addr_hi_SHIFT          0
#define mc2_scrm_scrm_region_15_end_addr_hi_addr_hi_DEFAULT        0x00000000




#define mc2_scrm_keys_status_reserved0_MASK                        0xfffffff0
#define mc2_scrm_keys_status_reserved0_ALIGN                       0
#define mc2_scrm_keys_status_reserved0_BITS                        28
#define mc2_scrm_keys_status_reserved0_SHIFT                       4


#define mc2_scrm_keys_status_memc_scram_enabled_status_MASK        0x00000008
#define mc2_scrm_keys_status_memc_scram_enabled_status_ALIGN       0
#define mc2_scrm_keys_status_memc_scram_enabled_status_BITS        1
#define mc2_scrm_keys_status_memc_scram_enabled_status_SHIFT       3


#define mc2_scrm_keys_status_all_keys_generated_status_MASK        0x00000004
#define mc2_scrm_keys_status_all_keys_generated_status_ALIGN       0
#define mc2_scrm_keys_status_all_keys_generated_status_BITS        1
#define mc2_scrm_keys_status_all_keys_generated_status_SHIFT       2


#define mc2_scrm_keys_status_key_rng_1_rcvd_status_MASK            0x00000002
#define mc2_scrm_keys_status_key_rng_1_rcvd_status_ALIGN           0
#define mc2_scrm_keys_status_key_rng_1_rcvd_status_BITS            1
#define mc2_scrm_keys_status_key_rng_1_rcvd_status_SHIFT           1


#define mc2_scrm_keys_status_key_rng_0_rcvd_status_MASK            0x00000001
#define mc2_scrm_keys_status_key_rng_0_rcvd_status_ALIGN           0
#define mc2_scrm_keys_status_key_rng_0_rcvd_status_BITS            1
#define mc2_scrm_keys_status_key_rng_0_rcvd_status_SHIFT           0




#define mc2_scrm_manual_keys_repopulation_trigger_reserved0_MASK   0xfffffffe
#define mc2_scrm_manual_keys_repopulation_trigger_reserved0_ALIGN  0
#define mc2_scrm_manual_keys_repopulation_trigger_reserved0_BITS   31
#define mc2_scrm_manual_keys_repopulation_trigger_reserved0_SHIFT  1


#define mc2_scrm_manual_keys_repopulation_trigger_manual_keys_repopulation_dbg_trigger_MASK 0x00000001
#define mc2_scrm_manual_keys_repopulation_trigger_manual_keys_repopulation_dbg_trigger_ALIGN 0
#define mc2_scrm_manual_keys_repopulation_trigger_manual_keys_repopulation_dbg_trigger_BITS 1
#define mc2_scrm_manual_keys_repopulation_trigger_manual_keys_repopulation_dbg_trigger_SHIFT 0
#define mc2_scrm_manual_keys_repopulation_trigger_manual_keys_repopulation_dbg_trigger_DEFAULT 0x00000000




#define mc2_scrm_scrm_key_seed_0_0_seed_MASK                       0xffffffff
#define mc2_scrm_scrm_key_seed_0_0_seed_ALIGN                      0
#define mc2_scrm_scrm_key_seed_0_0_seed_BITS                       32
#define mc2_scrm_scrm_key_seed_0_0_seed_SHIFT                      0
#define mc2_scrm_scrm_key_seed_0_0_seed_DEFAULT                    0x00000000




#define mc2_scrm_scrm_key_seed_0_1_seed_MASK                       0xffffffff
#define mc2_scrm_scrm_key_seed_0_1_seed_ALIGN                      0
#define mc2_scrm_scrm_key_seed_0_1_seed_BITS                       32
#define mc2_scrm_scrm_key_seed_0_1_seed_SHIFT                      0
#define mc2_scrm_scrm_key_seed_0_1_seed_DEFAULT                    0x00000000




#define mc2_scrm_scrm_key_seed_1_0_seed_MASK                       0xffffffff
#define mc2_scrm_scrm_key_seed_1_0_seed_ALIGN                      0
#define mc2_scrm_scrm_key_seed_1_0_seed_BITS                       32
#define mc2_scrm_scrm_key_seed_1_0_seed_SHIFT                      0
#define mc2_scrm_scrm_key_seed_1_0_seed_DEFAULT                    0x00000000




#define mc2_scrm_scrm_key_seed_1_1_seed_MASK                       0xffffffff
#define mc2_scrm_scrm_key_seed_1_1_seed_ALIGN                      0
#define mc2_scrm_scrm_key_seed_1_1_seed_BITS                       32
#define mc2_scrm_scrm_key_seed_1_1_seed_SHIFT                      0
#define mc2_scrm_scrm_key_seed_1_1_seed_DEFAULT                    0x00000000




#define mc2_rchk2_acc_acc_eack_MASK                                0x80000000
#define mc2_rchk2_acc_acc_eack_ALIGN                               0
#define mc2_rchk2_acc_acc_eack_BITS                                1
#define mc2_rchk2_acc_acc_eack_SHIFT                               31
#define mc2_rchk2_acc_acc_eack_DEFAULT                             0x00000000


#define mc2_rchk2_acc_reserved0_MASK                               0x7fffff00
#define mc2_rchk2_acc_reserved0_ALIGN                              0
#define mc2_rchk2_acc_reserved0_BITS                               23
#define mc2_rchk2_acc_reserved0_SHIFT                              8


#define mc2_rchk2_acc_acc_sw_MASK                                  0x00000080
#define mc2_rchk2_acc_acc_sw_ALIGN                                 0
#define mc2_rchk2_acc_acc_sw_BITS                                  1
#define mc2_rchk2_acc_acc_sw_SHIFT                                 7
#define mc2_rchk2_acc_acc_sw_DEFAULT                               0x00000001


#define mc2_rchk2_acc_acc_sr_MASK                                  0x00000040
#define mc2_rchk2_acc_acc_sr_ALIGN                                 0
#define mc2_rchk2_acc_acc_sr_BITS                                  1
#define mc2_rchk2_acc_acc_sr_SHIFT                                 6
#define mc2_rchk2_acc_acc_sr_DEFAULT                               0x00000001


#define mc2_rchk2_acc_acc_nsw_MASK                                 0x00000020
#define mc2_rchk2_acc_acc_nsw_ALIGN                                0
#define mc2_rchk2_acc_acc_nsw_BITS                                 1
#define mc2_rchk2_acc_acc_nsw_SHIFT                                5
#define mc2_rchk2_acc_acc_nsw_DEFAULT                              0x00000001


#define mc2_rchk2_acc_acc_nsr_MASK                                 0x00000010
#define mc2_rchk2_acc_acc_nsr_ALIGN                                0
#define mc2_rchk2_acc_acc_nsr_BITS                                 1
#define mc2_rchk2_acc_acc_nsr_SHIFT                                4
#define mc2_rchk2_acc_acc_nsr_DEFAULT                              0x00000001


#define mc2_rchk2_acc_perm_sw_MASK                                 0x00000008
#define mc2_rchk2_acc_perm_sw_ALIGN                                0
#define mc2_rchk2_acc_perm_sw_BITS                                 1
#define mc2_rchk2_acc_perm_sw_SHIFT                                3
#define mc2_rchk2_acc_perm_sw_DEFAULT                              0x00000001


#define mc2_rchk2_acc_perm_sr_MASK                                 0x00000004
#define mc2_rchk2_acc_perm_sr_ALIGN                                0
#define mc2_rchk2_acc_perm_sr_BITS                                 1
#define mc2_rchk2_acc_perm_sr_SHIFT                                2
#define mc2_rchk2_acc_perm_sr_DEFAULT                              0x00000001


#define mc2_rchk2_acc_perm_nsw_MASK                                0x00000002
#define mc2_rchk2_acc_perm_nsw_ALIGN                               0
#define mc2_rchk2_acc_perm_nsw_BITS                                1
#define mc2_rchk2_acc_perm_nsw_SHIFT                               1
#define mc2_rchk2_acc_perm_nsw_DEFAULT                             0x00000001


#define mc2_rchk2_acc_perm_nsr_MASK                                0x00000001
#define mc2_rchk2_acc_perm_nsr_ALIGN                               0
#define mc2_rchk2_acc_perm_nsr_BITS                                1
#define mc2_rchk2_acc_perm_nsr_SHIFT                               0
#define mc2_rchk2_acc_perm_nsr_DEFAULT                             0x00000001




#define mc2_rchk2_ver_reserved0_MASK                               0xffffff00
#define mc2_rchk2_ver_reserved0_ALIGN                              0
#define mc2_rchk2_ver_reserved0_BITS                               24
#define mc2_rchk2_ver_reserved0_SHIFT                              8


#define mc2_rchk2_ver_version_MASK                                 0x000000ff
#define mc2_rchk2_ver_version_ALIGN                                0
#define mc2_rchk2_ver_version_BITS                                 8
#define mc2_rchk2_ver_version_SHIFT                                0
#define mc2_rchk2_ver_version_DEFAULT                              0x00000001




#define mc2_rchk2_eng_cfg0_control_reserved0_MASK                  0xfffff000
#define mc2_rchk2_eng_cfg0_control_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg0_control_reserved0_BITS                  20
#define mc2_rchk2_eng_cfg0_control_reserved0_SHIFT                 12


#define mc2_rchk2_eng_cfg0_control_enable_MASK                     0x00000f00
#define mc2_rchk2_eng_cfg0_control_enable_ALIGN                    0
#define mc2_rchk2_eng_cfg0_control_enable_BITS                     4
#define mc2_rchk2_eng_cfg0_control_enable_SHIFT                    8
#define mc2_rchk2_eng_cfg0_control_enable_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg0_control_access_MASK                     0x000000f0
#define mc2_rchk2_eng_cfg0_control_access_ALIGN                    0
#define mc2_rchk2_eng_cfg0_control_access_BITS                     4
#define mc2_rchk2_eng_cfg0_control_access_SHIFT                    4
#define mc2_rchk2_eng_cfg0_control_access_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg0_control_reserved1_MASK                  0x0000000e
#define mc2_rchk2_eng_cfg0_control_reserved1_ALIGN                 0
#define mc2_rchk2_eng_cfg0_control_reserved1_BITS                  3
#define mc2_rchk2_eng_cfg0_control_reserved1_SHIFT                 1


#define mc2_rchk2_eng_cfg0_control_abort_MASK                      0x00000001
#define mc2_rchk2_eng_cfg0_control_abort_ALIGN                     0
#define mc2_rchk2_eng_cfg0_control_abort_BITS                      1
#define mc2_rchk2_eng_cfg0_control_abort_SHIFT                     0
#define mc2_rchk2_eng_cfg0_control_abort_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg0_start_addr_reserved0_MASK               0xf0000000
#define mc2_rchk2_eng_cfg0_start_addr_reserved0_ALIGN              0
#define mc2_rchk2_eng_cfg0_start_addr_reserved0_BITS               4
#define mc2_rchk2_eng_cfg0_start_addr_reserved0_SHIFT              28


#define mc2_rchk2_eng_cfg0_start_addr_base_MASK                    0x0fffffff
#define mc2_rchk2_eng_cfg0_start_addr_base_ALIGN                   0
#define mc2_rchk2_eng_cfg0_start_addr_base_BITS                    28
#define mc2_rchk2_eng_cfg0_start_addr_base_SHIFT                   0
#define mc2_rchk2_eng_cfg0_start_addr_base_DEFAULT                 0x00000000




#define mc2_rchk2_eng_cfg0_end_addr_reserved0_MASK                 0xf0000000
#define mc2_rchk2_eng_cfg0_end_addr_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg0_end_addr_reserved0_BITS                 4
#define mc2_rchk2_eng_cfg0_end_addr_reserved0_SHIFT                28


#define mc2_rchk2_eng_cfg0_end_addr_base_MASK                      0x0fffffff
#define mc2_rchk2_eng_cfg0_end_addr_base_ALIGN                     0
#define mc2_rchk2_eng_cfg0_end_addr_base_BITS                      28
#define mc2_rchk2_eng_cfg0_end_addr_base_SHIFT                     0
#define mc2_rchk2_eng_cfg0_end_addr_base_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg0_seclev_en_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_seclev_en_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_seclev_en_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_seclev_en_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_seclev_en_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_secprot_reserved0_MASK                  0xfffffff0
#define mc2_rchk2_eng_cfg0_secprot_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg0_secprot_reserved0_BITS                  28
#define mc2_rchk2_eng_cfg0_secprot_reserved0_SHIFT                 4


#define mc2_rchk2_eng_cfg0_secprot_USE_PROT_MASK                   0x00000008
#define mc2_rchk2_eng_cfg0_secprot_USE_PROT_ALIGN                  0
#define mc2_rchk2_eng_cfg0_secprot_USE_PROT_BITS                   1
#define mc2_rchk2_eng_cfg0_secprot_USE_PROT_SHIFT                  3
#define mc2_rchk2_eng_cfg0_secprot_USE_PROT_DEFAULT                0x00000000


#define mc2_rchk2_eng_cfg0_secprot_PROT_MASK                       0x00000007
#define mc2_rchk2_eng_cfg0_secprot_PROT_ALIGN                      0
#define mc2_rchk2_eng_cfg0_secprot_PROT_BITS                       3
#define mc2_rchk2_eng_cfg0_secprot_PROT_SHIFT                      0
#define mc2_rchk2_eng_cfg0_secprot_PROT_DEFAULT                    0x00000000



#define mc2_rchk2_eng_cfg0_srcid_eni_ARRAY_BASE                    0x00002030
#define mc2_rchk2_eng_cfg0_srcid_eni_ARRAY_START                   0
#define mc2_rchk2_eng_cfg0_srcid_eni_ARRAY_END                     7
#define mc2_rchk2_eng_cfg0_srcid_eni_ARRAY_ELEMENT_SIZE            32




#define mc2_rchk2_eng_cfg0_srcid_eni_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_eni_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_eni_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_eni_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_eni_enable_DEFAULT                0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg1_control_reserved0_MASK                  0xfffff000
#define mc2_rchk2_eng_cfg1_control_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg1_control_reserved0_BITS                  20
#define mc2_rchk2_eng_cfg1_control_reserved0_SHIFT                 12


#define mc2_rchk2_eng_cfg1_control_enable_MASK                     0x00000f00
#define mc2_rchk2_eng_cfg1_control_enable_ALIGN                    0
#define mc2_rchk2_eng_cfg1_control_enable_BITS                     4
#define mc2_rchk2_eng_cfg1_control_enable_SHIFT                    8
#define mc2_rchk2_eng_cfg1_control_enable_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg1_control_access_MASK                     0x000000f0
#define mc2_rchk2_eng_cfg1_control_access_ALIGN                    0
#define mc2_rchk2_eng_cfg1_control_access_BITS                     4
#define mc2_rchk2_eng_cfg1_control_access_SHIFT                    4
#define mc2_rchk2_eng_cfg1_control_access_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg1_control_reserved1_MASK                  0x0000000e
#define mc2_rchk2_eng_cfg1_control_reserved1_ALIGN                 0
#define mc2_rchk2_eng_cfg1_control_reserved1_BITS                  3
#define mc2_rchk2_eng_cfg1_control_reserved1_SHIFT                 1


#define mc2_rchk2_eng_cfg1_control_abort_MASK                      0x00000001
#define mc2_rchk2_eng_cfg1_control_abort_ALIGN                     0
#define mc2_rchk2_eng_cfg1_control_abort_BITS                      1
#define mc2_rchk2_eng_cfg1_control_abort_SHIFT                     0
#define mc2_rchk2_eng_cfg1_control_abort_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg1_start_addr_reserved0_MASK               0xf0000000
#define mc2_rchk2_eng_cfg1_start_addr_reserved0_ALIGN              0
#define mc2_rchk2_eng_cfg1_start_addr_reserved0_BITS               4
#define mc2_rchk2_eng_cfg1_start_addr_reserved0_SHIFT              28


#define mc2_rchk2_eng_cfg1_start_addr_base_MASK                    0x0fffffff
#define mc2_rchk2_eng_cfg1_start_addr_base_ALIGN                   0
#define mc2_rchk2_eng_cfg1_start_addr_base_BITS                    28
#define mc2_rchk2_eng_cfg1_start_addr_base_SHIFT                   0
#define mc2_rchk2_eng_cfg1_start_addr_base_DEFAULT                 0x00000000




#define mc2_rchk2_eng_cfg1_end_addr_reserved0_MASK                 0xf0000000
#define mc2_rchk2_eng_cfg1_end_addr_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg1_end_addr_reserved0_BITS                 4
#define mc2_rchk2_eng_cfg1_end_addr_reserved0_SHIFT                28


#define mc2_rchk2_eng_cfg1_end_addr_base_MASK                      0x0fffffff
#define mc2_rchk2_eng_cfg1_end_addr_base_ALIGN                     0
#define mc2_rchk2_eng_cfg1_end_addr_base_BITS                      28
#define mc2_rchk2_eng_cfg1_end_addr_base_SHIFT                     0
#define mc2_rchk2_eng_cfg1_end_addr_base_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg1_seclev_en_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_seclev_en_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_seclev_en_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_seclev_en_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_seclev_en_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_secprot_reserved0_MASK                  0xfffffff0
#define mc2_rchk2_eng_cfg1_secprot_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg1_secprot_reserved0_BITS                  28
#define mc2_rchk2_eng_cfg1_secprot_reserved0_SHIFT                 4


#define mc2_rchk2_eng_cfg1_secprot_USE_PROT_MASK                   0x00000008
#define mc2_rchk2_eng_cfg1_secprot_USE_PROT_ALIGN                  0
#define mc2_rchk2_eng_cfg1_secprot_USE_PROT_BITS                   1
#define mc2_rchk2_eng_cfg1_secprot_USE_PROT_SHIFT                  3
#define mc2_rchk2_eng_cfg1_secprot_USE_PROT_DEFAULT                0x00000000


#define mc2_rchk2_eng_cfg1_secprot_PROT_MASK                       0x00000007
#define mc2_rchk2_eng_cfg1_secprot_PROT_ALIGN                      0
#define mc2_rchk2_eng_cfg1_secprot_PROT_BITS                       3
#define mc2_rchk2_eng_cfg1_secprot_PROT_SHIFT                      0
#define mc2_rchk2_eng_cfg1_secprot_PROT_DEFAULT                    0x00000000



#define mc2_rchk2_eng_cfg1_srcid_eni_ARRAY_BASE                    0x00002070
#define mc2_rchk2_eng_cfg1_srcid_eni_ARRAY_START                   0
#define mc2_rchk2_eng_cfg1_srcid_eni_ARRAY_END                     7
#define mc2_rchk2_eng_cfg1_srcid_eni_ARRAY_ELEMENT_SIZE            32




#define mc2_rchk2_eng_cfg1_srcid_eni_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_eni_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_eni_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_eni_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_eni_enable_DEFAULT                0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg2_control_reserved0_MASK                  0xfffff000
#define mc2_rchk2_eng_cfg2_control_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg2_control_reserved0_BITS                  20
#define mc2_rchk2_eng_cfg2_control_reserved0_SHIFT                 12


#define mc2_rchk2_eng_cfg2_control_enable_MASK                     0x00000f00
#define mc2_rchk2_eng_cfg2_control_enable_ALIGN                    0
#define mc2_rchk2_eng_cfg2_control_enable_BITS                     4
#define mc2_rchk2_eng_cfg2_control_enable_SHIFT                    8
#define mc2_rchk2_eng_cfg2_control_enable_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg2_control_access_MASK                     0x000000f0
#define mc2_rchk2_eng_cfg2_control_access_ALIGN                    0
#define mc2_rchk2_eng_cfg2_control_access_BITS                     4
#define mc2_rchk2_eng_cfg2_control_access_SHIFT                    4
#define mc2_rchk2_eng_cfg2_control_access_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg2_control_reserved1_MASK                  0x0000000e
#define mc2_rchk2_eng_cfg2_control_reserved1_ALIGN                 0
#define mc2_rchk2_eng_cfg2_control_reserved1_BITS                  3
#define mc2_rchk2_eng_cfg2_control_reserved1_SHIFT                 1


#define mc2_rchk2_eng_cfg2_control_abort_MASK                      0x00000001
#define mc2_rchk2_eng_cfg2_control_abort_ALIGN                     0
#define mc2_rchk2_eng_cfg2_control_abort_BITS                      1
#define mc2_rchk2_eng_cfg2_control_abort_SHIFT                     0
#define mc2_rchk2_eng_cfg2_control_abort_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg2_start_addr_reserved0_MASK               0xf0000000
#define mc2_rchk2_eng_cfg2_start_addr_reserved0_ALIGN              0
#define mc2_rchk2_eng_cfg2_start_addr_reserved0_BITS               4
#define mc2_rchk2_eng_cfg2_start_addr_reserved0_SHIFT              28


#define mc2_rchk2_eng_cfg2_start_addr_base_MASK                    0x0fffffff
#define mc2_rchk2_eng_cfg2_start_addr_base_ALIGN                   0
#define mc2_rchk2_eng_cfg2_start_addr_base_BITS                    28
#define mc2_rchk2_eng_cfg2_start_addr_base_SHIFT                   0
#define mc2_rchk2_eng_cfg2_start_addr_base_DEFAULT                 0x00000000




#define mc2_rchk2_eng_cfg2_end_addr_reserved0_MASK                 0xf0000000
#define mc2_rchk2_eng_cfg2_end_addr_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg2_end_addr_reserved0_BITS                 4
#define mc2_rchk2_eng_cfg2_end_addr_reserved0_SHIFT                28


#define mc2_rchk2_eng_cfg2_end_addr_base_MASK                      0x0fffffff
#define mc2_rchk2_eng_cfg2_end_addr_base_ALIGN                     0
#define mc2_rchk2_eng_cfg2_end_addr_base_BITS                      28
#define mc2_rchk2_eng_cfg2_end_addr_base_SHIFT                     0
#define mc2_rchk2_eng_cfg2_end_addr_base_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg2_seclev_en_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_seclev_en_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_seclev_en_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_seclev_en_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_seclev_en_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_secprot_reserved0_MASK                  0xfffffff0
#define mc2_rchk2_eng_cfg2_secprot_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg2_secprot_reserved0_BITS                  28
#define mc2_rchk2_eng_cfg2_secprot_reserved0_SHIFT                 4


#define mc2_rchk2_eng_cfg2_secprot_USE_PROT_MASK                   0x00000008
#define mc2_rchk2_eng_cfg2_secprot_USE_PROT_ALIGN                  0
#define mc2_rchk2_eng_cfg2_secprot_USE_PROT_BITS                   1
#define mc2_rchk2_eng_cfg2_secprot_USE_PROT_SHIFT                  3
#define mc2_rchk2_eng_cfg2_secprot_USE_PROT_DEFAULT                0x00000000


#define mc2_rchk2_eng_cfg2_secprot_PROT_MASK                       0x00000007
#define mc2_rchk2_eng_cfg2_secprot_PROT_ALIGN                      0
#define mc2_rchk2_eng_cfg2_secprot_PROT_BITS                       3
#define mc2_rchk2_eng_cfg2_secprot_PROT_SHIFT                      0
#define mc2_rchk2_eng_cfg2_secprot_PROT_DEFAULT                    0x00000000



#define mc2_rchk2_eng_cfg2_srcid_eni_ARRAY_BASE                    0x000020b0
#define mc2_rchk2_eng_cfg2_srcid_eni_ARRAY_START                   0
#define mc2_rchk2_eng_cfg2_srcid_eni_ARRAY_END                     7
#define mc2_rchk2_eng_cfg2_srcid_eni_ARRAY_ELEMENT_SIZE            32




#define mc2_rchk2_eng_cfg2_srcid_eni_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_eni_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_eni_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_eni_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_eni_enable_DEFAULT                0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg3_control_reserved0_MASK                  0xfffff000
#define mc2_rchk2_eng_cfg3_control_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg3_control_reserved0_BITS                  20
#define mc2_rchk2_eng_cfg3_control_reserved0_SHIFT                 12


#define mc2_rchk2_eng_cfg3_control_enable_MASK                     0x00000f00
#define mc2_rchk2_eng_cfg3_control_enable_ALIGN                    0
#define mc2_rchk2_eng_cfg3_control_enable_BITS                     4
#define mc2_rchk2_eng_cfg3_control_enable_SHIFT                    8
#define mc2_rchk2_eng_cfg3_control_enable_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg3_control_access_MASK                     0x000000f0
#define mc2_rchk2_eng_cfg3_control_access_ALIGN                    0
#define mc2_rchk2_eng_cfg3_control_access_BITS                     4
#define mc2_rchk2_eng_cfg3_control_access_SHIFT                    4
#define mc2_rchk2_eng_cfg3_control_access_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg3_control_reserved1_MASK                  0x0000000e
#define mc2_rchk2_eng_cfg3_control_reserved1_ALIGN                 0
#define mc2_rchk2_eng_cfg3_control_reserved1_BITS                  3
#define mc2_rchk2_eng_cfg3_control_reserved1_SHIFT                 1


#define mc2_rchk2_eng_cfg3_control_abort_MASK                      0x00000001
#define mc2_rchk2_eng_cfg3_control_abort_ALIGN                     0
#define mc2_rchk2_eng_cfg3_control_abort_BITS                      1
#define mc2_rchk2_eng_cfg3_control_abort_SHIFT                     0
#define mc2_rchk2_eng_cfg3_control_abort_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg3_start_addr_reserved0_MASK               0xf0000000
#define mc2_rchk2_eng_cfg3_start_addr_reserved0_ALIGN              0
#define mc2_rchk2_eng_cfg3_start_addr_reserved0_BITS               4
#define mc2_rchk2_eng_cfg3_start_addr_reserved0_SHIFT              28


#define mc2_rchk2_eng_cfg3_start_addr_base_MASK                    0x0fffffff
#define mc2_rchk2_eng_cfg3_start_addr_base_ALIGN                   0
#define mc2_rchk2_eng_cfg3_start_addr_base_BITS                    28
#define mc2_rchk2_eng_cfg3_start_addr_base_SHIFT                   0
#define mc2_rchk2_eng_cfg3_start_addr_base_DEFAULT                 0x00000000




#define mc2_rchk2_eng_cfg3_end_addr_reserved0_MASK                 0xf0000000
#define mc2_rchk2_eng_cfg3_end_addr_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg3_end_addr_reserved0_BITS                 4
#define mc2_rchk2_eng_cfg3_end_addr_reserved0_SHIFT                28


#define mc2_rchk2_eng_cfg3_end_addr_base_MASK                      0x0fffffff
#define mc2_rchk2_eng_cfg3_end_addr_base_ALIGN                     0
#define mc2_rchk2_eng_cfg3_end_addr_base_BITS                      28
#define mc2_rchk2_eng_cfg3_end_addr_base_SHIFT                     0
#define mc2_rchk2_eng_cfg3_end_addr_base_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg3_seclev_en_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_seclev_en_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_seclev_en_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_seclev_en_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_seclev_en_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_secprot_reserved0_MASK                  0xfffffff0
#define mc2_rchk2_eng_cfg3_secprot_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg3_secprot_reserved0_BITS                  28
#define mc2_rchk2_eng_cfg3_secprot_reserved0_SHIFT                 4


#define mc2_rchk2_eng_cfg3_secprot_USE_PROT_MASK                   0x00000008
#define mc2_rchk2_eng_cfg3_secprot_USE_PROT_ALIGN                  0
#define mc2_rchk2_eng_cfg3_secprot_USE_PROT_BITS                   1
#define mc2_rchk2_eng_cfg3_secprot_USE_PROT_SHIFT                  3
#define mc2_rchk2_eng_cfg3_secprot_USE_PROT_DEFAULT                0x00000000


#define mc2_rchk2_eng_cfg3_secprot_PROT_MASK                       0x00000007
#define mc2_rchk2_eng_cfg3_secprot_PROT_ALIGN                      0
#define mc2_rchk2_eng_cfg3_secprot_PROT_BITS                       3
#define mc2_rchk2_eng_cfg3_secprot_PROT_SHIFT                      0
#define mc2_rchk2_eng_cfg3_secprot_PROT_DEFAULT                    0x00000000



#define mc2_rchk2_eng_cfg3_srcid_eni_ARRAY_BASE                    0x000020f0
#define mc2_rchk2_eng_cfg3_srcid_eni_ARRAY_START                   0
#define mc2_rchk2_eng_cfg3_srcid_eni_ARRAY_END                     7
#define mc2_rchk2_eng_cfg3_srcid_eni_ARRAY_ELEMENT_SIZE            32




#define mc2_rchk2_eng_cfg3_srcid_eni_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_eni_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_eni_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_eni_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_eni_enable_DEFAULT                0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg4_control_reserved0_MASK                  0xfffff000
#define mc2_rchk2_eng_cfg4_control_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg4_control_reserved0_BITS                  20
#define mc2_rchk2_eng_cfg4_control_reserved0_SHIFT                 12


#define mc2_rchk2_eng_cfg4_control_enable_MASK                     0x00000f00
#define mc2_rchk2_eng_cfg4_control_enable_ALIGN                    0
#define mc2_rchk2_eng_cfg4_control_enable_BITS                     4
#define mc2_rchk2_eng_cfg4_control_enable_SHIFT                    8
#define mc2_rchk2_eng_cfg4_control_enable_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg4_control_access_MASK                     0x000000f0
#define mc2_rchk2_eng_cfg4_control_access_ALIGN                    0
#define mc2_rchk2_eng_cfg4_control_access_BITS                     4
#define mc2_rchk2_eng_cfg4_control_access_SHIFT                    4
#define mc2_rchk2_eng_cfg4_control_access_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg4_control_reserved1_MASK                  0x0000000e
#define mc2_rchk2_eng_cfg4_control_reserved1_ALIGN                 0
#define mc2_rchk2_eng_cfg4_control_reserved1_BITS                  3
#define mc2_rchk2_eng_cfg4_control_reserved1_SHIFT                 1


#define mc2_rchk2_eng_cfg4_control_abort_MASK                      0x00000001
#define mc2_rchk2_eng_cfg4_control_abort_ALIGN                     0
#define mc2_rchk2_eng_cfg4_control_abort_BITS                      1
#define mc2_rchk2_eng_cfg4_control_abort_SHIFT                     0
#define mc2_rchk2_eng_cfg4_control_abort_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg4_start_addr_reserved0_MASK               0xf0000000
#define mc2_rchk2_eng_cfg4_start_addr_reserved0_ALIGN              0
#define mc2_rchk2_eng_cfg4_start_addr_reserved0_BITS               4
#define mc2_rchk2_eng_cfg4_start_addr_reserved0_SHIFT              28


#define mc2_rchk2_eng_cfg4_start_addr_base_MASK                    0x0fffffff
#define mc2_rchk2_eng_cfg4_start_addr_base_ALIGN                   0
#define mc2_rchk2_eng_cfg4_start_addr_base_BITS                    28
#define mc2_rchk2_eng_cfg4_start_addr_base_SHIFT                   0
#define mc2_rchk2_eng_cfg4_start_addr_base_DEFAULT                 0x00000000




#define mc2_rchk2_eng_cfg4_end_addr_reserved0_MASK                 0xf0000000
#define mc2_rchk2_eng_cfg4_end_addr_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg4_end_addr_reserved0_BITS                 4
#define mc2_rchk2_eng_cfg4_end_addr_reserved0_SHIFT                28


#define mc2_rchk2_eng_cfg4_end_addr_base_MASK                      0x0fffffff
#define mc2_rchk2_eng_cfg4_end_addr_base_ALIGN                     0
#define mc2_rchk2_eng_cfg4_end_addr_base_BITS                      28
#define mc2_rchk2_eng_cfg4_end_addr_base_SHIFT                     0
#define mc2_rchk2_eng_cfg4_end_addr_base_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg4_seclev_en_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_seclev_en_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_seclev_en_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_seclev_en_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_seclev_en_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_secprot_reserved0_MASK                  0xfffffff0
#define mc2_rchk2_eng_cfg4_secprot_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg4_secprot_reserved0_BITS                  28
#define mc2_rchk2_eng_cfg4_secprot_reserved0_SHIFT                 4


#define mc2_rchk2_eng_cfg4_secprot_USE_PROT_MASK                   0x00000008
#define mc2_rchk2_eng_cfg4_secprot_USE_PROT_ALIGN                  0
#define mc2_rchk2_eng_cfg4_secprot_USE_PROT_BITS                   1
#define mc2_rchk2_eng_cfg4_secprot_USE_PROT_SHIFT                  3
#define mc2_rchk2_eng_cfg4_secprot_USE_PROT_DEFAULT                0x00000000


#define mc2_rchk2_eng_cfg4_secprot_PROT_MASK                       0x00000007
#define mc2_rchk2_eng_cfg4_secprot_PROT_ALIGN                      0
#define mc2_rchk2_eng_cfg4_secprot_PROT_BITS                       3
#define mc2_rchk2_eng_cfg4_secprot_PROT_SHIFT                      0
#define mc2_rchk2_eng_cfg4_secprot_PROT_DEFAULT                    0x00000000



#define mc2_rchk2_eng_cfg4_srcid_eni_ARRAY_BASE                    0x00002130
#define mc2_rchk2_eng_cfg4_srcid_eni_ARRAY_START                   0
#define mc2_rchk2_eng_cfg4_srcid_eni_ARRAY_END                     7
#define mc2_rchk2_eng_cfg4_srcid_eni_ARRAY_ELEMENT_SIZE            32




#define mc2_rchk2_eng_cfg4_srcid_eni_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_eni_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_eni_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_eni_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_eni_enable_DEFAULT                0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg5_control_reserved0_MASK                  0xfffff000
#define mc2_rchk2_eng_cfg5_control_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg5_control_reserved0_BITS                  20
#define mc2_rchk2_eng_cfg5_control_reserved0_SHIFT                 12


#define mc2_rchk2_eng_cfg5_control_enable_MASK                     0x00000f00
#define mc2_rchk2_eng_cfg5_control_enable_ALIGN                    0
#define mc2_rchk2_eng_cfg5_control_enable_BITS                     4
#define mc2_rchk2_eng_cfg5_control_enable_SHIFT                    8
#define mc2_rchk2_eng_cfg5_control_enable_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg5_control_access_MASK                     0x000000f0
#define mc2_rchk2_eng_cfg5_control_access_ALIGN                    0
#define mc2_rchk2_eng_cfg5_control_access_BITS                     4
#define mc2_rchk2_eng_cfg5_control_access_SHIFT                    4
#define mc2_rchk2_eng_cfg5_control_access_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg5_control_reserved1_MASK                  0x0000000e
#define mc2_rchk2_eng_cfg5_control_reserved1_ALIGN                 0
#define mc2_rchk2_eng_cfg5_control_reserved1_BITS                  3
#define mc2_rchk2_eng_cfg5_control_reserved1_SHIFT                 1


#define mc2_rchk2_eng_cfg5_control_abort_MASK                      0x00000001
#define mc2_rchk2_eng_cfg5_control_abort_ALIGN                     0
#define mc2_rchk2_eng_cfg5_control_abort_BITS                      1
#define mc2_rchk2_eng_cfg5_control_abort_SHIFT                     0
#define mc2_rchk2_eng_cfg5_control_abort_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg5_start_addr_reserved0_MASK               0xf0000000
#define mc2_rchk2_eng_cfg5_start_addr_reserved0_ALIGN              0
#define mc2_rchk2_eng_cfg5_start_addr_reserved0_BITS               4
#define mc2_rchk2_eng_cfg5_start_addr_reserved0_SHIFT              28


#define mc2_rchk2_eng_cfg5_start_addr_base_MASK                    0x0fffffff
#define mc2_rchk2_eng_cfg5_start_addr_base_ALIGN                   0
#define mc2_rchk2_eng_cfg5_start_addr_base_BITS                    28
#define mc2_rchk2_eng_cfg5_start_addr_base_SHIFT                   0
#define mc2_rchk2_eng_cfg5_start_addr_base_DEFAULT                 0x00000000




#define mc2_rchk2_eng_cfg5_end_addr_reserved0_MASK                 0xf0000000
#define mc2_rchk2_eng_cfg5_end_addr_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg5_end_addr_reserved0_BITS                 4
#define mc2_rchk2_eng_cfg5_end_addr_reserved0_SHIFT                28


#define mc2_rchk2_eng_cfg5_end_addr_base_MASK                      0x0fffffff
#define mc2_rchk2_eng_cfg5_end_addr_base_ALIGN                     0
#define mc2_rchk2_eng_cfg5_end_addr_base_BITS                      28
#define mc2_rchk2_eng_cfg5_end_addr_base_SHIFT                     0
#define mc2_rchk2_eng_cfg5_end_addr_base_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg5_seclev_en_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_seclev_en_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_seclev_en_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_seclev_en_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_seclev_en_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_secprot_reserved0_MASK                  0xfffffff0
#define mc2_rchk2_eng_cfg5_secprot_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg5_secprot_reserved0_BITS                  28
#define mc2_rchk2_eng_cfg5_secprot_reserved0_SHIFT                 4


#define mc2_rchk2_eng_cfg5_secprot_USE_PROT_MASK                   0x00000008
#define mc2_rchk2_eng_cfg5_secprot_USE_PROT_ALIGN                  0
#define mc2_rchk2_eng_cfg5_secprot_USE_PROT_BITS                   1
#define mc2_rchk2_eng_cfg5_secprot_USE_PROT_SHIFT                  3
#define mc2_rchk2_eng_cfg5_secprot_USE_PROT_DEFAULT                0x00000000


#define mc2_rchk2_eng_cfg5_secprot_PROT_MASK                       0x00000007
#define mc2_rchk2_eng_cfg5_secprot_PROT_ALIGN                      0
#define mc2_rchk2_eng_cfg5_secprot_PROT_BITS                       3
#define mc2_rchk2_eng_cfg5_secprot_PROT_SHIFT                      0
#define mc2_rchk2_eng_cfg5_secprot_PROT_DEFAULT                    0x00000000



#define mc2_rchk2_eng_cfg5_srcid_eni_ARRAY_BASE                    0x00002170
#define mc2_rchk2_eng_cfg5_srcid_eni_ARRAY_START                   0
#define mc2_rchk2_eng_cfg5_srcid_eni_ARRAY_END                     7
#define mc2_rchk2_eng_cfg5_srcid_eni_ARRAY_ELEMENT_SIZE            32




#define mc2_rchk2_eng_cfg5_srcid_eni_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_eni_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_eni_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_eni_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_eni_enable_DEFAULT                0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg6_control_reserved0_MASK                  0xfffff000
#define mc2_rchk2_eng_cfg6_control_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg6_control_reserved0_BITS                  20
#define mc2_rchk2_eng_cfg6_control_reserved0_SHIFT                 12


#define mc2_rchk2_eng_cfg6_control_enable_MASK                     0x00000f00
#define mc2_rchk2_eng_cfg6_control_enable_ALIGN                    0
#define mc2_rchk2_eng_cfg6_control_enable_BITS                     4
#define mc2_rchk2_eng_cfg6_control_enable_SHIFT                    8
#define mc2_rchk2_eng_cfg6_control_enable_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg6_control_access_MASK                     0x000000f0
#define mc2_rchk2_eng_cfg6_control_access_ALIGN                    0
#define mc2_rchk2_eng_cfg6_control_access_BITS                     4
#define mc2_rchk2_eng_cfg6_control_access_SHIFT                    4
#define mc2_rchk2_eng_cfg6_control_access_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg6_control_reserved1_MASK                  0x0000000e
#define mc2_rchk2_eng_cfg6_control_reserved1_ALIGN                 0
#define mc2_rchk2_eng_cfg6_control_reserved1_BITS                  3
#define mc2_rchk2_eng_cfg6_control_reserved1_SHIFT                 1


#define mc2_rchk2_eng_cfg6_control_abort_MASK                      0x00000001
#define mc2_rchk2_eng_cfg6_control_abort_ALIGN                     0
#define mc2_rchk2_eng_cfg6_control_abort_BITS                      1
#define mc2_rchk2_eng_cfg6_control_abort_SHIFT                     0
#define mc2_rchk2_eng_cfg6_control_abort_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg6_start_addr_reserved0_MASK               0xf0000000
#define mc2_rchk2_eng_cfg6_start_addr_reserved0_ALIGN              0
#define mc2_rchk2_eng_cfg6_start_addr_reserved0_BITS               4
#define mc2_rchk2_eng_cfg6_start_addr_reserved0_SHIFT              28


#define mc2_rchk2_eng_cfg6_start_addr_base_MASK                    0x0fffffff
#define mc2_rchk2_eng_cfg6_start_addr_base_ALIGN                   0
#define mc2_rchk2_eng_cfg6_start_addr_base_BITS                    28
#define mc2_rchk2_eng_cfg6_start_addr_base_SHIFT                   0
#define mc2_rchk2_eng_cfg6_start_addr_base_DEFAULT                 0x00000000




#define mc2_rchk2_eng_cfg6_end_addr_reserved0_MASK                 0xf0000000
#define mc2_rchk2_eng_cfg6_end_addr_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg6_end_addr_reserved0_BITS                 4
#define mc2_rchk2_eng_cfg6_end_addr_reserved0_SHIFT                28


#define mc2_rchk2_eng_cfg6_end_addr_base_MASK                      0x0fffffff
#define mc2_rchk2_eng_cfg6_end_addr_base_ALIGN                     0
#define mc2_rchk2_eng_cfg6_end_addr_base_BITS                      28
#define mc2_rchk2_eng_cfg6_end_addr_base_SHIFT                     0
#define mc2_rchk2_eng_cfg6_end_addr_base_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg6_seclev_en_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_seclev_en_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_seclev_en_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_seclev_en_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_seclev_en_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_secprot_reserved0_MASK                  0xfffffff0
#define mc2_rchk2_eng_cfg6_secprot_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg6_secprot_reserved0_BITS                  28
#define mc2_rchk2_eng_cfg6_secprot_reserved0_SHIFT                 4


#define mc2_rchk2_eng_cfg6_secprot_USE_PROT_MASK                   0x00000008
#define mc2_rchk2_eng_cfg6_secprot_USE_PROT_ALIGN                  0
#define mc2_rchk2_eng_cfg6_secprot_USE_PROT_BITS                   1
#define mc2_rchk2_eng_cfg6_secprot_USE_PROT_SHIFT                  3
#define mc2_rchk2_eng_cfg6_secprot_USE_PROT_DEFAULT                0x00000000


#define mc2_rchk2_eng_cfg6_secprot_PROT_MASK                       0x00000007
#define mc2_rchk2_eng_cfg6_secprot_PROT_ALIGN                      0
#define mc2_rchk2_eng_cfg6_secprot_PROT_BITS                       3
#define mc2_rchk2_eng_cfg6_secprot_PROT_SHIFT                      0
#define mc2_rchk2_eng_cfg6_secprot_PROT_DEFAULT                    0x00000000



#define mc2_rchk2_eng_cfg6_srcid_eni_ARRAY_BASE                    0x000021b0
#define mc2_rchk2_eng_cfg6_srcid_eni_ARRAY_START                   0
#define mc2_rchk2_eng_cfg6_srcid_eni_ARRAY_END                     7
#define mc2_rchk2_eng_cfg6_srcid_eni_ARRAY_ELEMENT_SIZE            32




#define mc2_rchk2_eng_cfg6_srcid_eni_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_eni_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_eni_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_eni_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_eni_enable_DEFAULT                0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg7_control_reserved0_MASK                  0xfffff000
#define mc2_rchk2_eng_cfg7_control_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg7_control_reserved0_BITS                  20
#define mc2_rchk2_eng_cfg7_control_reserved0_SHIFT                 12


#define mc2_rchk2_eng_cfg7_control_enable_MASK                     0x00000f00
#define mc2_rchk2_eng_cfg7_control_enable_ALIGN                    0
#define mc2_rchk2_eng_cfg7_control_enable_BITS                     4
#define mc2_rchk2_eng_cfg7_control_enable_SHIFT                    8
#define mc2_rchk2_eng_cfg7_control_enable_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg7_control_access_MASK                     0x000000f0
#define mc2_rchk2_eng_cfg7_control_access_ALIGN                    0
#define mc2_rchk2_eng_cfg7_control_access_BITS                     4
#define mc2_rchk2_eng_cfg7_control_access_SHIFT                    4
#define mc2_rchk2_eng_cfg7_control_access_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg7_control_reserved1_MASK                  0x0000000e
#define mc2_rchk2_eng_cfg7_control_reserved1_ALIGN                 0
#define mc2_rchk2_eng_cfg7_control_reserved1_BITS                  3
#define mc2_rchk2_eng_cfg7_control_reserved1_SHIFT                 1


#define mc2_rchk2_eng_cfg7_control_abort_MASK                      0x00000001
#define mc2_rchk2_eng_cfg7_control_abort_ALIGN                     0
#define mc2_rchk2_eng_cfg7_control_abort_BITS                      1
#define mc2_rchk2_eng_cfg7_control_abort_SHIFT                     0
#define mc2_rchk2_eng_cfg7_control_abort_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg7_start_addr_reserved0_MASK               0xf0000000
#define mc2_rchk2_eng_cfg7_start_addr_reserved0_ALIGN              0
#define mc2_rchk2_eng_cfg7_start_addr_reserved0_BITS               4
#define mc2_rchk2_eng_cfg7_start_addr_reserved0_SHIFT              28


#define mc2_rchk2_eng_cfg7_start_addr_base_MASK                    0x0fffffff
#define mc2_rchk2_eng_cfg7_start_addr_base_ALIGN                   0
#define mc2_rchk2_eng_cfg7_start_addr_base_BITS                    28
#define mc2_rchk2_eng_cfg7_start_addr_base_SHIFT                   0
#define mc2_rchk2_eng_cfg7_start_addr_base_DEFAULT                 0x00000000




#define mc2_rchk2_eng_cfg7_end_addr_reserved0_MASK                 0xf0000000
#define mc2_rchk2_eng_cfg7_end_addr_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg7_end_addr_reserved0_BITS                 4
#define mc2_rchk2_eng_cfg7_end_addr_reserved0_SHIFT                28


#define mc2_rchk2_eng_cfg7_end_addr_base_MASK                      0x0fffffff
#define mc2_rchk2_eng_cfg7_end_addr_base_ALIGN                     0
#define mc2_rchk2_eng_cfg7_end_addr_base_BITS                      28
#define mc2_rchk2_eng_cfg7_end_addr_base_SHIFT                     0
#define mc2_rchk2_eng_cfg7_end_addr_base_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg7_seclev_en_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_seclev_en_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_seclev_en_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_seclev_en_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_seclev_en_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_secprot_reserved0_MASK                  0xfffffff0
#define mc2_rchk2_eng_cfg7_secprot_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg7_secprot_reserved0_BITS                  28
#define mc2_rchk2_eng_cfg7_secprot_reserved0_SHIFT                 4


#define mc2_rchk2_eng_cfg7_secprot_USE_PROT_MASK                   0x00000008
#define mc2_rchk2_eng_cfg7_secprot_USE_PROT_ALIGN                  0
#define mc2_rchk2_eng_cfg7_secprot_USE_PROT_BITS                   1
#define mc2_rchk2_eng_cfg7_secprot_USE_PROT_SHIFT                  3
#define mc2_rchk2_eng_cfg7_secprot_USE_PROT_DEFAULT                0x00000000


#define mc2_rchk2_eng_cfg7_secprot_PROT_MASK                       0x00000007
#define mc2_rchk2_eng_cfg7_secprot_PROT_ALIGN                      0
#define mc2_rchk2_eng_cfg7_secprot_PROT_BITS                       3
#define mc2_rchk2_eng_cfg7_secprot_PROT_SHIFT                      0
#define mc2_rchk2_eng_cfg7_secprot_PROT_DEFAULT                    0x00000000



#define mc2_rchk2_eng_cfg7_srcid_eni_ARRAY_BASE                    0x000021f0
#define mc2_rchk2_eng_cfg7_srcid_eni_ARRAY_START                   0
#define mc2_rchk2_eng_cfg7_srcid_eni_ARRAY_END                     7
#define mc2_rchk2_eng_cfg7_srcid_eni_ARRAY_ELEMENT_SIZE            32




#define mc2_rchk2_eng_cfg7_srcid_eni_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_eni_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_eni_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_eni_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_eni_enable_DEFAULT                0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg8_control_reserved0_MASK                  0xfffff000
#define mc2_rchk2_eng_cfg8_control_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg8_control_reserved0_BITS                  20
#define mc2_rchk2_eng_cfg8_control_reserved0_SHIFT                 12


#define mc2_rchk2_eng_cfg8_control_enable_MASK                     0x00000f00
#define mc2_rchk2_eng_cfg8_control_enable_ALIGN                    0
#define mc2_rchk2_eng_cfg8_control_enable_BITS                     4
#define mc2_rchk2_eng_cfg8_control_enable_SHIFT                    8
#define mc2_rchk2_eng_cfg8_control_enable_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg8_control_access_MASK                     0x000000f0
#define mc2_rchk2_eng_cfg8_control_access_ALIGN                    0
#define mc2_rchk2_eng_cfg8_control_access_BITS                     4
#define mc2_rchk2_eng_cfg8_control_access_SHIFT                    4
#define mc2_rchk2_eng_cfg8_control_access_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg8_control_reserved1_MASK                  0x0000000e
#define mc2_rchk2_eng_cfg8_control_reserved1_ALIGN                 0
#define mc2_rchk2_eng_cfg8_control_reserved1_BITS                  3
#define mc2_rchk2_eng_cfg8_control_reserved1_SHIFT                 1


#define mc2_rchk2_eng_cfg8_control_abort_MASK                      0x00000001
#define mc2_rchk2_eng_cfg8_control_abort_ALIGN                     0
#define mc2_rchk2_eng_cfg8_control_abort_BITS                      1
#define mc2_rchk2_eng_cfg8_control_abort_SHIFT                     0
#define mc2_rchk2_eng_cfg8_control_abort_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg8_start_addr_reserved0_MASK               0xf0000000
#define mc2_rchk2_eng_cfg8_start_addr_reserved0_ALIGN              0
#define mc2_rchk2_eng_cfg8_start_addr_reserved0_BITS               4
#define mc2_rchk2_eng_cfg8_start_addr_reserved0_SHIFT              28


#define mc2_rchk2_eng_cfg8_start_addr_base_MASK                    0x0fffffff
#define mc2_rchk2_eng_cfg8_start_addr_base_ALIGN                   0
#define mc2_rchk2_eng_cfg8_start_addr_base_BITS                    28
#define mc2_rchk2_eng_cfg8_start_addr_base_SHIFT                   0
#define mc2_rchk2_eng_cfg8_start_addr_base_DEFAULT                 0x00000000




#define mc2_rchk2_eng_cfg8_end_addr_reserved0_MASK                 0xf0000000
#define mc2_rchk2_eng_cfg8_end_addr_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg8_end_addr_reserved0_BITS                 4
#define mc2_rchk2_eng_cfg8_end_addr_reserved0_SHIFT                28


#define mc2_rchk2_eng_cfg8_end_addr_base_MASK                      0x0fffffff
#define mc2_rchk2_eng_cfg8_end_addr_base_ALIGN                     0
#define mc2_rchk2_eng_cfg8_end_addr_base_BITS                      28
#define mc2_rchk2_eng_cfg8_end_addr_base_SHIFT                     0
#define mc2_rchk2_eng_cfg8_end_addr_base_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg8_seclev_en_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_seclev_en_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_seclev_en_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_seclev_en_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_seclev_en_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_secprot_reserved0_MASK                  0xfffffff0
#define mc2_rchk2_eng_cfg8_secprot_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg8_secprot_reserved0_BITS                  28
#define mc2_rchk2_eng_cfg8_secprot_reserved0_SHIFT                 4


#define mc2_rchk2_eng_cfg8_secprot_USE_PROT_MASK                   0x00000008
#define mc2_rchk2_eng_cfg8_secprot_USE_PROT_ALIGN                  0
#define mc2_rchk2_eng_cfg8_secprot_USE_PROT_BITS                   1
#define mc2_rchk2_eng_cfg8_secprot_USE_PROT_SHIFT                  3
#define mc2_rchk2_eng_cfg8_secprot_USE_PROT_DEFAULT                0x00000000


#define mc2_rchk2_eng_cfg8_secprot_PROT_MASK                       0x00000007
#define mc2_rchk2_eng_cfg8_secprot_PROT_ALIGN                      0
#define mc2_rchk2_eng_cfg8_secprot_PROT_BITS                       3
#define mc2_rchk2_eng_cfg8_secprot_PROT_SHIFT                      0
#define mc2_rchk2_eng_cfg8_secprot_PROT_DEFAULT                    0x00000000



#define mc2_rchk2_eng_cfg8_srcid_eni_ARRAY_BASE                    0x00002230
#define mc2_rchk2_eng_cfg8_srcid_eni_ARRAY_START                   0
#define mc2_rchk2_eng_cfg8_srcid_eni_ARRAY_END                     7
#define mc2_rchk2_eng_cfg8_srcid_eni_ARRAY_ELEMENT_SIZE            32




#define mc2_rchk2_eng_cfg8_srcid_eni_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_eni_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_eni_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_eni_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_eni_enable_DEFAULT                0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg9_control_reserved0_MASK                  0xfffff000
#define mc2_rchk2_eng_cfg9_control_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg9_control_reserved0_BITS                  20
#define mc2_rchk2_eng_cfg9_control_reserved0_SHIFT                 12


#define mc2_rchk2_eng_cfg9_control_enable_MASK                     0x00000f00
#define mc2_rchk2_eng_cfg9_control_enable_ALIGN                    0
#define mc2_rchk2_eng_cfg9_control_enable_BITS                     4
#define mc2_rchk2_eng_cfg9_control_enable_SHIFT                    8
#define mc2_rchk2_eng_cfg9_control_enable_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg9_control_access_MASK                     0x000000f0
#define mc2_rchk2_eng_cfg9_control_access_ALIGN                    0
#define mc2_rchk2_eng_cfg9_control_access_BITS                     4
#define mc2_rchk2_eng_cfg9_control_access_SHIFT                    4
#define mc2_rchk2_eng_cfg9_control_access_DEFAULT                  0x00000000


#define mc2_rchk2_eng_cfg9_control_reserved1_MASK                  0x0000000e
#define mc2_rchk2_eng_cfg9_control_reserved1_ALIGN                 0
#define mc2_rchk2_eng_cfg9_control_reserved1_BITS                  3
#define mc2_rchk2_eng_cfg9_control_reserved1_SHIFT                 1


#define mc2_rchk2_eng_cfg9_control_abort_MASK                      0x00000001
#define mc2_rchk2_eng_cfg9_control_abort_ALIGN                     0
#define mc2_rchk2_eng_cfg9_control_abort_BITS                      1
#define mc2_rchk2_eng_cfg9_control_abort_SHIFT                     0
#define mc2_rchk2_eng_cfg9_control_abort_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg9_start_addr_reserved0_MASK               0xf0000000
#define mc2_rchk2_eng_cfg9_start_addr_reserved0_ALIGN              0
#define mc2_rchk2_eng_cfg9_start_addr_reserved0_BITS               4
#define mc2_rchk2_eng_cfg9_start_addr_reserved0_SHIFT              28


#define mc2_rchk2_eng_cfg9_start_addr_base_MASK                    0x0fffffff
#define mc2_rchk2_eng_cfg9_start_addr_base_ALIGN                   0
#define mc2_rchk2_eng_cfg9_start_addr_base_BITS                    28
#define mc2_rchk2_eng_cfg9_start_addr_base_SHIFT                   0
#define mc2_rchk2_eng_cfg9_start_addr_base_DEFAULT                 0x00000000




#define mc2_rchk2_eng_cfg9_end_addr_reserved0_MASK                 0xf0000000
#define mc2_rchk2_eng_cfg9_end_addr_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg9_end_addr_reserved0_BITS                 4
#define mc2_rchk2_eng_cfg9_end_addr_reserved0_SHIFT                28


#define mc2_rchk2_eng_cfg9_end_addr_base_MASK                      0x0fffffff
#define mc2_rchk2_eng_cfg9_end_addr_base_ALIGN                     0
#define mc2_rchk2_eng_cfg9_end_addr_base_BITS                      28
#define mc2_rchk2_eng_cfg9_end_addr_base_SHIFT                     0
#define mc2_rchk2_eng_cfg9_end_addr_base_DEFAULT                   0x00000000




#define mc2_rchk2_eng_cfg9_seclev_en_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_seclev_en_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_seclev_en_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_seclev_en_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_seclev_en_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_secprot_reserved0_MASK                  0xfffffff0
#define mc2_rchk2_eng_cfg9_secprot_reserved0_ALIGN                 0
#define mc2_rchk2_eng_cfg9_secprot_reserved0_BITS                  28
#define mc2_rchk2_eng_cfg9_secprot_reserved0_SHIFT                 4


#define mc2_rchk2_eng_cfg9_secprot_USE_PROT_MASK                   0x00000008
#define mc2_rchk2_eng_cfg9_secprot_USE_PROT_ALIGN                  0
#define mc2_rchk2_eng_cfg9_secprot_USE_PROT_BITS                   1
#define mc2_rchk2_eng_cfg9_secprot_USE_PROT_SHIFT                  3
#define mc2_rchk2_eng_cfg9_secprot_USE_PROT_DEFAULT                0x00000000


#define mc2_rchk2_eng_cfg9_secprot_PROT_MASK                       0x00000007
#define mc2_rchk2_eng_cfg9_secprot_PROT_ALIGN                      0
#define mc2_rchk2_eng_cfg9_secprot_PROT_BITS                       3
#define mc2_rchk2_eng_cfg9_secprot_PROT_SHIFT                      0
#define mc2_rchk2_eng_cfg9_secprot_PROT_DEFAULT                    0x00000000



#define mc2_rchk2_eng_cfg9_srcid_eni_ARRAY_BASE                    0x00002270
#define mc2_rchk2_eng_cfg9_srcid_eni_ARRAY_START                   0
#define mc2_rchk2_eng_cfg9_srcid_eni_ARRAY_END                     7
#define mc2_rchk2_eng_cfg9_srcid_eni_ARRAY_ELEMENT_SIZE            32




#define mc2_rchk2_eng_cfg9_srcid_eni_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_eni_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_eni_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_eni_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_eni_enable_DEFAULT                0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_control_reserved0_MASK                 0xfffff000
#define mc2_rchk2_eng_cfg10_control_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg10_control_reserved0_BITS                 20
#define mc2_rchk2_eng_cfg10_control_reserved0_SHIFT                12


#define mc2_rchk2_eng_cfg10_control_enable_MASK                    0x00000f00
#define mc2_rchk2_eng_cfg10_control_enable_ALIGN                   0
#define mc2_rchk2_eng_cfg10_control_enable_BITS                    4
#define mc2_rchk2_eng_cfg10_control_enable_SHIFT                   8
#define mc2_rchk2_eng_cfg10_control_enable_DEFAULT                 0x00000000


#define mc2_rchk2_eng_cfg10_control_access_MASK                    0x000000f0
#define mc2_rchk2_eng_cfg10_control_access_ALIGN                   0
#define mc2_rchk2_eng_cfg10_control_access_BITS                    4
#define mc2_rchk2_eng_cfg10_control_access_SHIFT                   4
#define mc2_rchk2_eng_cfg10_control_access_DEFAULT                 0x00000000


#define mc2_rchk2_eng_cfg10_control_reserved1_MASK                 0x0000000e
#define mc2_rchk2_eng_cfg10_control_reserved1_ALIGN                0
#define mc2_rchk2_eng_cfg10_control_reserved1_BITS                 3
#define mc2_rchk2_eng_cfg10_control_reserved1_SHIFT                1


#define mc2_rchk2_eng_cfg10_control_abort_MASK                     0x00000001
#define mc2_rchk2_eng_cfg10_control_abort_ALIGN                    0
#define mc2_rchk2_eng_cfg10_control_abort_BITS                     1
#define mc2_rchk2_eng_cfg10_control_abort_SHIFT                    0
#define mc2_rchk2_eng_cfg10_control_abort_DEFAULT                  0x00000000




#define mc2_rchk2_eng_cfg10_start_addr_reserved0_MASK              0xf0000000
#define mc2_rchk2_eng_cfg10_start_addr_reserved0_ALIGN             0
#define mc2_rchk2_eng_cfg10_start_addr_reserved0_BITS              4
#define mc2_rchk2_eng_cfg10_start_addr_reserved0_SHIFT             28


#define mc2_rchk2_eng_cfg10_start_addr_base_MASK                   0x0fffffff
#define mc2_rchk2_eng_cfg10_start_addr_base_ALIGN                  0
#define mc2_rchk2_eng_cfg10_start_addr_base_BITS                   28
#define mc2_rchk2_eng_cfg10_start_addr_base_SHIFT                  0
#define mc2_rchk2_eng_cfg10_start_addr_base_DEFAULT                0x00000000




#define mc2_rchk2_eng_cfg10_end_addr_reserved0_MASK                0xf0000000
#define mc2_rchk2_eng_cfg10_end_addr_reserved0_ALIGN               0
#define mc2_rchk2_eng_cfg10_end_addr_reserved0_BITS                4
#define mc2_rchk2_eng_cfg10_end_addr_reserved0_SHIFT               28


#define mc2_rchk2_eng_cfg10_end_addr_base_MASK                     0x0fffffff
#define mc2_rchk2_eng_cfg10_end_addr_base_ALIGN                    0
#define mc2_rchk2_eng_cfg10_end_addr_base_BITS                     28
#define mc2_rchk2_eng_cfg10_end_addr_base_SHIFT                    0
#define mc2_rchk2_eng_cfg10_end_addr_base_DEFAULT                  0x00000000




#define mc2_rchk2_eng_cfg10_seclev_en_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_seclev_en_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_seclev_en_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_seclev_en_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_seclev_en_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_secprot_reserved0_MASK                 0xfffffff0
#define mc2_rchk2_eng_cfg10_secprot_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg10_secprot_reserved0_BITS                 28
#define mc2_rchk2_eng_cfg10_secprot_reserved0_SHIFT                4


#define mc2_rchk2_eng_cfg10_secprot_USE_PROT_MASK                  0x00000008
#define mc2_rchk2_eng_cfg10_secprot_USE_PROT_ALIGN                 0
#define mc2_rchk2_eng_cfg10_secprot_USE_PROT_BITS                  1
#define mc2_rchk2_eng_cfg10_secprot_USE_PROT_SHIFT                 3
#define mc2_rchk2_eng_cfg10_secprot_USE_PROT_DEFAULT               0x00000000


#define mc2_rchk2_eng_cfg10_secprot_PROT_MASK                      0x00000007
#define mc2_rchk2_eng_cfg10_secprot_PROT_ALIGN                     0
#define mc2_rchk2_eng_cfg10_secprot_PROT_BITS                      3
#define mc2_rchk2_eng_cfg10_secprot_PROT_SHIFT                     0
#define mc2_rchk2_eng_cfg10_secprot_PROT_DEFAULT                   0x00000000



#define mc2_rchk2_eng_cfg10_srcid_eni_ARRAY_BASE                   0x000022b0
#define mc2_rchk2_eng_cfg10_srcid_eni_ARRAY_START                  0
#define mc2_rchk2_eng_cfg10_srcid_eni_ARRAY_END                    7
#define mc2_rchk2_eng_cfg10_srcid_eni_ARRAY_ELEMENT_SIZE           32




#define mc2_rchk2_eng_cfg10_srcid_eni_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_eni_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_eni_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_eni_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_eni_enable_DEFAULT               0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_control_reserved0_MASK                 0xfffff000
#define mc2_rchk2_eng_cfg11_control_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg11_control_reserved0_BITS                 20
#define mc2_rchk2_eng_cfg11_control_reserved0_SHIFT                12


#define mc2_rchk2_eng_cfg11_control_enable_MASK                    0x00000f00
#define mc2_rchk2_eng_cfg11_control_enable_ALIGN                   0
#define mc2_rchk2_eng_cfg11_control_enable_BITS                    4
#define mc2_rchk2_eng_cfg11_control_enable_SHIFT                   8
#define mc2_rchk2_eng_cfg11_control_enable_DEFAULT                 0x00000000


#define mc2_rchk2_eng_cfg11_control_access_MASK                    0x000000f0
#define mc2_rchk2_eng_cfg11_control_access_ALIGN                   0
#define mc2_rchk2_eng_cfg11_control_access_BITS                    4
#define mc2_rchk2_eng_cfg11_control_access_SHIFT                   4
#define mc2_rchk2_eng_cfg11_control_access_DEFAULT                 0x00000000


#define mc2_rchk2_eng_cfg11_control_reserved1_MASK                 0x0000000e
#define mc2_rchk2_eng_cfg11_control_reserved1_ALIGN                0
#define mc2_rchk2_eng_cfg11_control_reserved1_BITS                 3
#define mc2_rchk2_eng_cfg11_control_reserved1_SHIFT                1


#define mc2_rchk2_eng_cfg11_control_abort_MASK                     0x00000001
#define mc2_rchk2_eng_cfg11_control_abort_ALIGN                    0
#define mc2_rchk2_eng_cfg11_control_abort_BITS                     1
#define mc2_rchk2_eng_cfg11_control_abort_SHIFT                    0
#define mc2_rchk2_eng_cfg11_control_abort_DEFAULT                  0x00000000




#define mc2_rchk2_eng_cfg11_start_addr_reserved0_MASK              0xf0000000
#define mc2_rchk2_eng_cfg11_start_addr_reserved0_ALIGN             0
#define mc2_rchk2_eng_cfg11_start_addr_reserved0_BITS              4
#define mc2_rchk2_eng_cfg11_start_addr_reserved0_SHIFT             28


#define mc2_rchk2_eng_cfg11_start_addr_base_MASK                   0x0fffffff
#define mc2_rchk2_eng_cfg11_start_addr_base_ALIGN                  0
#define mc2_rchk2_eng_cfg11_start_addr_base_BITS                   28
#define mc2_rchk2_eng_cfg11_start_addr_base_SHIFT                  0
#define mc2_rchk2_eng_cfg11_start_addr_base_DEFAULT                0x00000000




#define mc2_rchk2_eng_cfg11_end_addr_reserved0_MASK                0xf0000000
#define mc2_rchk2_eng_cfg11_end_addr_reserved0_ALIGN               0
#define mc2_rchk2_eng_cfg11_end_addr_reserved0_BITS                4
#define mc2_rchk2_eng_cfg11_end_addr_reserved0_SHIFT               28


#define mc2_rchk2_eng_cfg11_end_addr_base_MASK                     0x0fffffff
#define mc2_rchk2_eng_cfg11_end_addr_base_ALIGN                    0
#define mc2_rchk2_eng_cfg11_end_addr_base_BITS                     28
#define mc2_rchk2_eng_cfg11_end_addr_base_SHIFT                    0
#define mc2_rchk2_eng_cfg11_end_addr_base_DEFAULT                  0x00000000




#define mc2_rchk2_eng_cfg11_seclev_en_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_seclev_en_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_seclev_en_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_seclev_en_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_seclev_en_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_secprot_reserved0_MASK                 0xfffffff0
#define mc2_rchk2_eng_cfg11_secprot_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg11_secprot_reserved0_BITS                 28
#define mc2_rchk2_eng_cfg11_secprot_reserved0_SHIFT                4


#define mc2_rchk2_eng_cfg11_secprot_USE_PROT_MASK                  0x00000008
#define mc2_rchk2_eng_cfg11_secprot_USE_PROT_ALIGN                 0
#define mc2_rchk2_eng_cfg11_secprot_USE_PROT_BITS                  1
#define mc2_rchk2_eng_cfg11_secprot_USE_PROT_SHIFT                 3
#define mc2_rchk2_eng_cfg11_secprot_USE_PROT_DEFAULT               0x00000000


#define mc2_rchk2_eng_cfg11_secprot_PROT_MASK                      0x00000007
#define mc2_rchk2_eng_cfg11_secprot_PROT_ALIGN                     0
#define mc2_rchk2_eng_cfg11_secprot_PROT_BITS                      3
#define mc2_rchk2_eng_cfg11_secprot_PROT_SHIFT                     0
#define mc2_rchk2_eng_cfg11_secprot_PROT_DEFAULT                   0x00000000



#define mc2_rchk2_eng_cfg11_srcid_eni_ARRAY_BASE                   0x000022f0
#define mc2_rchk2_eng_cfg11_srcid_eni_ARRAY_START                  0
#define mc2_rchk2_eng_cfg11_srcid_eni_ARRAY_END                    7
#define mc2_rchk2_eng_cfg11_srcid_eni_ARRAY_ELEMENT_SIZE           32




#define mc2_rchk2_eng_cfg11_srcid_eni_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_eni_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_eni_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_eni_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_eni_enable_DEFAULT               0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_control_reserved0_MASK                 0xfffff000
#define mc2_rchk2_eng_cfg12_control_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg12_control_reserved0_BITS                 20
#define mc2_rchk2_eng_cfg12_control_reserved0_SHIFT                12


#define mc2_rchk2_eng_cfg12_control_enable_MASK                    0x00000f00
#define mc2_rchk2_eng_cfg12_control_enable_ALIGN                   0
#define mc2_rchk2_eng_cfg12_control_enable_BITS                    4
#define mc2_rchk2_eng_cfg12_control_enable_SHIFT                   8
#define mc2_rchk2_eng_cfg12_control_enable_DEFAULT                 0x00000000


#define mc2_rchk2_eng_cfg12_control_access_MASK                    0x000000f0
#define mc2_rchk2_eng_cfg12_control_access_ALIGN                   0
#define mc2_rchk2_eng_cfg12_control_access_BITS                    4
#define mc2_rchk2_eng_cfg12_control_access_SHIFT                   4
#define mc2_rchk2_eng_cfg12_control_access_DEFAULT                 0x00000000


#define mc2_rchk2_eng_cfg12_control_reserved1_MASK                 0x0000000e
#define mc2_rchk2_eng_cfg12_control_reserved1_ALIGN                0
#define mc2_rchk2_eng_cfg12_control_reserved1_BITS                 3
#define mc2_rchk2_eng_cfg12_control_reserved1_SHIFT                1


#define mc2_rchk2_eng_cfg12_control_abort_MASK                     0x00000001
#define mc2_rchk2_eng_cfg12_control_abort_ALIGN                    0
#define mc2_rchk2_eng_cfg12_control_abort_BITS                     1
#define mc2_rchk2_eng_cfg12_control_abort_SHIFT                    0
#define mc2_rchk2_eng_cfg12_control_abort_DEFAULT                  0x00000000




#define mc2_rchk2_eng_cfg12_start_addr_reserved0_MASK              0xf0000000
#define mc2_rchk2_eng_cfg12_start_addr_reserved0_ALIGN             0
#define mc2_rchk2_eng_cfg12_start_addr_reserved0_BITS              4
#define mc2_rchk2_eng_cfg12_start_addr_reserved0_SHIFT             28


#define mc2_rchk2_eng_cfg12_start_addr_base_MASK                   0x0fffffff
#define mc2_rchk2_eng_cfg12_start_addr_base_ALIGN                  0
#define mc2_rchk2_eng_cfg12_start_addr_base_BITS                   28
#define mc2_rchk2_eng_cfg12_start_addr_base_SHIFT                  0
#define mc2_rchk2_eng_cfg12_start_addr_base_DEFAULT                0x00000000




#define mc2_rchk2_eng_cfg12_end_addr_reserved0_MASK                0xf0000000
#define mc2_rchk2_eng_cfg12_end_addr_reserved0_ALIGN               0
#define mc2_rchk2_eng_cfg12_end_addr_reserved0_BITS                4
#define mc2_rchk2_eng_cfg12_end_addr_reserved0_SHIFT               28


#define mc2_rchk2_eng_cfg12_end_addr_base_MASK                     0x0fffffff
#define mc2_rchk2_eng_cfg12_end_addr_base_ALIGN                    0
#define mc2_rchk2_eng_cfg12_end_addr_base_BITS                     28
#define mc2_rchk2_eng_cfg12_end_addr_base_SHIFT                    0
#define mc2_rchk2_eng_cfg12_end_addr_base_DEFAULT                  0x00000000




#define mc2_rchk2_eng_cfg12_seclev_en_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_seclev_en_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_seclev_en_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_seclev_en_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_seclev_en_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_secprot_reserved0_MASK                 0xfffffff0
#define mc2_rchk2_eng_cfg12_secprot_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg12_secprot_reserved0_BITS                 28
#define mc2_rchk2_eng_cfg12_secprot_reserved0_SHIFT                4


#define mc2_rchk2_eng_cfg12_secprot_USE_PROT_MASK                  0x00000008
#define mc2_rchk2_eng_cfg12_secprot_USE_PROT_ALIGN                 0
#define mc2_rchk2_eng_cfg12_secprot_USE_PROT_BITS                  1
#define mc2_rchk2_eng_cfg12_secprot_USE_PROT_SHIFT                 3
#define mc2_rchk2_eng_cfg12_secprot_USE_PROT_DEFAULT               0x00000000


#define mc2_rchk2_eng_cfg12_secprot_PROT_MASK                      0x00000007
#define mc2_rchk2_eng_cfg12_secprot_PROT_ALIGN                     0
#define mc2_rchk2_eng_cfg12_secprot_PROT_BITS                      3
#define mc2_rchk2_eng_cfg12_secprot_PROT_SHIFT                     0
#define mc2_rchk2_eng_cfg12_secprot_PROT_DEFAULT                   0x00000000



#define mc2_rchk2_eng_cfg12_srcid_eni_ARRAY_BASE                   0x00002330
#define mc2_rchk2_eng_cfg12_srcid_eni_ARRAY_START                  0
#define mc2_rchk2_eng_cfg12_srcid_eni_ARRAY_END                    7
#define mc2_rchk2_eng_cfg12_srcid_eni_ARRAY_ELEMENT_SIZE           32




#define mc2_rchk2_eng_cfg12_srcid_eni_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_eni_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_eni_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_eni_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_eni_enable_DEFAULT               0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_control_reserved0_MASK                 0xfffff000
#define mc2_rchk2_eng_cfg13_control_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg13_control_reserved0_BITS                 20
#define mc2_rchk2_eng_cfg13_control_reserved0_SHIFT                12


#define mc2_rchk2_eng_cfg13_control_enable_MASK                    0x00000f00
#define mc2_rchk2_eng_cfg13_control_enable_ALIGN                   0
#define mc2_rchk2_eng_cfg13_control_enable_BITS                    4
#define mc2_rchk2_eng_cfg13_control_enable_SHIFT                   8
#define mc2_rchk2_eng_cfg13_control_enable_DEFAULT                 0x00000000


#define mc2_rchk2_eng_cfg13_control_access_MASK                    0x000000f0
#define mc2_rchk2_eng_cfg13_control_access_ALIGN                   0
#define mc2_rchk2_eng_cfg13_control_access_BITS                    4
#define mc2_rchk2_eng_cfg13_control_access_SHIFT                   4
#define mc2_rchk2_eng_cfg13_control_access_DEFAULT                 0x00000000


#define mc2_rchk2_eng_cfg13_control_reserved1_MASK                 0x0000000e
#define mc2_rchk2_eng_cfg13_control_reserved1_ALIGN                0
#define mc2_rchk2_eng_cfg13_control_reserved1_BITS                 3
#define mc2_rchk2_eng_cfg13_control_reserved1_SHIFT                1


#define mc2_rchk2_eng_cfg13_control_abort_MASK                     0x00000001
#define mc2_rchk2_eng_cfg13_control_abort_ALIGN                    0
#define mc2_rchk2_eng_cfg13_control_abort_BITS                     1
#define mc2_rchk2_eng_cfg13_control_abort_SHIFT                    0
#define mc2_rchk2_eng_cfg13_control_abort_DEFAULT                  0x00000000




#define mc2_rchk2_eng_cfg13_start_addr_reserved0_MASK              0xf0000000
#define mc2_rchk2_eng_cfg13_start_addr_reserved0_ALIGN             0
#define mc2_rchk2_eng_cfg13_start_addr_reserved0_BITS              4
#define mc2_rchk2_eng_cfg13_start_addr_reserved0_SHIFT             28


#define mc2_rchk2_eng_cfg13_start_addr_base_MASK                   0x0fffffff
#define mc2_rchk2_eng_cfg13_start_addr_base_ALIGN                  0
#define mc2_rchk2_eng_cfg13_start_addr_base_BITS                   28
#define mc2_rchk2_eng_cfg13_start_addr_base_SHIFT                  0
#define mc2_rchk2_eng_cfg13_start_addr_base_DEFAULT                0x00000000




#define mc2_rchk2_eng_cfg13_end_addr_reserved0_MASK                0xf0000000
#define mc2_rchk2_eng_cfg13_end_addr_reserved0_ALIGN               0
#define mc2_rchk2_eng_cfg13_end_addr_reserved0_BITS                4
#define mc2_rchk2_eng_cfg13_end_addr_reserved0_SHIFT               28


#define mc2_rchk2_eng_cfg13_end_addr_base_MASK                     0x0fffffff
#define mc2_rchk2_eng_cfg13_end_addr_base_ALIGN                    0
#define mc2_rchk2_eng_cfg13_end_addr_base_BITS                     28
#define mc2_rchk2_eng_cfg13_end_addr_base_SHIFT                    0
#define mc2_rchk2_eng_cfg13_end_addr_base_DEFAULT                  0x00000000




#define mc2_rchk2_eng_cfg13_seclev_en_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_seclev_en_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_seclev_en_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_seclev_en_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_seclev_en_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_secprot_reserved0_MASK                 0xfffffff0
#define mc2_rchk2_eng_cfg13_secprot_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg13_secprot_reserved0_BITS                 28
#define mc2_rchk2_eng_cfg13_secprot_reserved0_SHIFT                4


#define mc2_rchk2_eng_cfg13_secprot_USE_PROT_MASK                  0x00000008
#define mc2_rchk2_eng_cfg13_secprot_USE_PROT_ALIGN                 0
#define mc2_rchk2_eng_cfg13_secprot_USE_PROT_BITS                  1
#define mc2_rchk2_eng_cfg13_secprot_USE_PROT_SHIFT                 3
#define mc2_rchk2_eng_cfg13_secprot_USE_PROT_DEFAULT               0x00000000


#define mc2_rchk2_eng_cfg13_secprot_PROT_MASK                      0x00000007
#define mc2_rchk2_eng_cfg13_secprot_PROT_ALIGN                     0
#define mc2_rchk2_eng_cfg13_secprot_PROT_BITS                      3
#define mc2_rchk2_eng_cfg13_secprot_PROT_SHIFT                     0
#define mc2_rchk2_eng_cfg13_secprot_PROT_DEFAULT                   0x00000000



#define mc2_rchk2_eng_cfg13_srcid_eni_ARRAY_BASE                   0x00002370
#define mc2_rchk2_eng_cfg13_srcid_eni_ARRAY_START                  0
#define mc2_rchk2_eng_cfg13_srcid_eni_ARRAY_END                    7
#define mc2_rchk2_eng_cfg13_srcid_eni_ARRAY_ELEMENT_SIZE           32




#define mc2_rchk2_eng_cfg13_srcid_eni_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_eni_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_eni_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_eni_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_eni_enable_DEFAULT               0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_control_reserved0_MASK                 0xfffff000
#define mc2_rchk2_eng_cfg14_control_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg14_control_reserved0_BITS                 20
#define mc2_rchk2_eng_cfg14_control_reserved0_SHIFT                12


#define mc2_rchk2_eng_cfg14_control_enable_MASK                    0x00000f00
#define mc2_rchk2_eng_cfg14_control_enable_ALIGN                   0
#define mc2_rchk2_eng_cfg14_control_enable_BITS                    4
#define mc2_rchk2_eng_cfg14_control_enable_SHIFT                   8
#define mc2_rchk2_eng_cfg14_control_enable_DEFAULT                 0x00000000


#define mc2_rchk2_eng_cfg14_control_access_MASK                    0x000000f0
#define mc2_rchk2_eng_cfg14_control_access_ALIGN                   0
#define mc2_rchk2_eng_cfg14_control_access_BITS                    4
#define mc2_rchk2_eng_cfg14_control_access_SHIFT                   4
#define mc2_rchk2_eng_cfg14_control_access_DEFAULT                 0x00000000


#define mc2_rchk2_eng_cfg14_control_reserved1_MASK                 0x0000000e
#define mc2_rchk2_eng_cfg14_control_reserved1_ALIGN                0
#define mc2_rchk2_eng_cfg14_control_reserved1_BITS                 3
#define mc2_rchk2_eng_cfg14_control_reserved1_SHIFT                1


#define mc2_rchk2_eng_cfg14_control_abort_MASK                     0x00000001
#define mc2_rchk2_eng_cfg14_control_abort_ALIGN                    0
#define mc2_rchk2_eng_cfg14_control_abort_BITS                     1
#define mc2_rchk2_eng_cfg14_control_abort_SHIFT                    0
#define mc2_rchk2_eng_cfg14_control_abort_DEFAULT                  0x00000000




#define mc2_rchk2_eng_cfg14_start_addr_reserved0_MASK              0xf0000000
#define mc2_rchk2_eng_cfg14_start_addr_reserved0_ALIGN             0
#define mc2_rchk2_eng_cfg14_start_addr_reserved0_BITS              4
#define mc2_rchk2_eng_cfg14_start_addr_reserved0_SHIFT             28


#define mc2_rchk2_eng_cfg14_start_addr_base_MASK                   0x0fffffff
#define mc2_rchk2_eng_cfg14_start_addr_base_ALIGN                  0
#define mc2_rchk2_eng_cfg14_start_addr_base_BITS                   28
#define mc2_rchk2_eng_cfg14_start_addr_base_SHIFT                  0
#define mc2_rchk2_eng_cfg14_start_addr_base_DEFAULT                0x00000000




#define mc2_rchk2_eng_cfg14_end_addr_reserved0_MASK                0xf0000000
#define mc2_rchk2_eng_cfg14_end_addr_reserved0_ALIGN               0
#define mc2_rchk2_eng_cfg14_end_addr_reserved0_BITS                4
#define mc2_rchk2_eng_cfg14_end_addr_reserved0_SHIFT               28


#define mc2_rchk2_eng_cfg14_end_addr_base_MASK                     0x0fffffff
#define mc2_rchk2_eng_cfg14_end_addr_base_ALIGN                    0
#define mc2_rchk2_eng_cfg14_end_addr_base_BITS                     28
#define mc2_rchk2_eng_cfg14_end_addr_base_SHIFT                    0
#define mc2_rchk2_eng_cfg14_end_addr_base_DEFAULT                  0x00000000




#define mc2_rchk2_eng_cfg14_seclev_en_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_seclev_en_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_seclev_en_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_seclev_en_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_seclev_en_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_secprot_reserved0_MASK                 0xfffffff0
#define mc2_rchk2_eng_cfg14_secprot_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg14_secprot_reserved0_BITS                 28
#define mc2_rchk2_eng_cfg14_secprot_reserved0_SHIFT                4


#define mc2_rchk2_eng_cfg14_secprot_USE_PROT_MASK                  0x00000008
#define mc2_rchk2_eng_cfg14_secprot_USE_PROT_ALIGN                 0
#define mc2_rchk2_eng_cfg14_secprot_USE_PROT_BITS                  1
#define mc2_rchk2_eng_cfg14_secprot_USE_PROT_SHIFT                 3
#define mc2_rchk2_eng_cfg14_secprot_USE_PROT_DEFAULT               0x00000000


#define mc2_rchk2_eng_cfg14_secprot_PROT_MASK                      0x00000007
#define mc2_rchk2_eng_cfg14_secprot_PROT_ALIGN                     0
#define mc2_rchk2_eng_cfg14_secprot_PROT_BITS                      3
#define mc2_rchk2_eng_cfg14_secprot_PROT_SHIFT                     0
#define mc2_rchk2_eng_cfg14_secprot_PROT_DEFAULT                   0x00000000



#define mc2_rchk2_eng_cfg14_srcid_eni_ARRAY_BASE                   0x000023b0
#define mc2_rchk2_eng_cfg14_srcid_eni_ARRAY_START                  0
#define mc2_rchk2_eng_cfg14_srcid_eni_ARRAY_END                    7
#define mc2_rchk2_eng_cfg14_srcid_eni_ARRAY_ELEMENT_SIZE           32




#define mc2_rchk2_eng_cfg14_srcid_eni_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_eni_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_eni_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_eni_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_eni_enable_DEFAULT               0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_control_reserved0_MASK                 0xfffff000
#define mc2_rchk2_eng_cfg15_control_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg15_control_reserved0_BITS                 20
#define mc2_rchk2_eng_cfg15_control_reserved0_SHIFT                12


#define mc2_rchk2_eng_cfg15_control_enable_MASK                    0x00000f00
#define mc2_rchk2_eng_cfg15_control_enable_ALIGN                   0
#define mc2_rchk2_eng_cfg15_control_enable_BITS                    4
#define mc2_rchk2_eng_cfg15_control_enable_SHIFT                   8
#define mc2_rchk2_eng_cfg15_control_enable_DEFAULT                 0x00000000


#define mc2_rchk2_eng_cfg15_control_access_MASK                    0x000000f0
#define mc2_rchk2_eng_cfg15_control_access_ALIGN                   0
#define mc2_rchk2_eng_cfg15_control_access_BITS                    4
#define mc2_rchk2_eng_cfg15_control_access_SHIFT                   4
#define mc2_rchk2_eng_cfg15_control_access_DEFAULT                 0x00000000


#define mc2_rchk2_eng_cfg15_control_reserved1_MASK                 0x0000000e
#define mc2_rchk2_eng_cfg15_control_reserved1_ALIGN                0
#define mc2_rchk2_eng_cfg15_control_reserved1_BITS                 3
#define mc2_rchk2_eng_cfg15_control_reserved1_SHIFT                1


#define mc2_rchk2_eng_cfg15_control_abort_MASK                     0x00000001
#define mc2_rchk2_eng_cfg15_control_abort_ALIGN                    0
#define mc2_rchk2_eng_cfg15_control_abort_BITS                     1
#define mc2_rchk2_eng_cfg15_control_abort_SHIFT                    0
#define mc2_rchk2_eng_cfg15_control_abort_DEFAULT                  0x00000000




#define mc2_rchk2_eng_cfg15_start_addr_reserved0_MASK              0xf0000000
#define mc2_rchk2_eng_cfg15_start_addr_reserved0_ALIGN             0
#define mc2_rchk2_eng_cfg15_start_addr_reserved0_BITS              4
#define mc2_rchk2_eng_cfg15_start_addr_reserved0_SHIFT             28


#define mc2_rchk2_eng_cfg15_start_addr_base_MASK                   0x0fffffff
#define mc2_rchk2_eng_cfg15_start_addr_base_ALIGN                  0
#define mc2_rchk2_eng_cfg15_start_addr_base_BITS                   28
#define mc2_rchk2_eng_cfg15_start_addr_base_SHIFT                  0
#define mc2_rchk2_eng_cfg15_start_addr_base_DEFAULT                0x00000000




#define mc2_rchk2_eng_cfg15_end_addr_reserved0_MASK                0xf0000000
#define mc2_rchk2_eng_cfg15_end_addr_reserved0_ALIGN               0
#define mc2_rchk2_eng_cfg15_end_addr_reserved0_BITS                4
#define mc2_rchk2_eng_cfg15_end_addr_reserved0_SHIFT               28


#define mc2_rchk2_eng_cfg15_end_addr_base_MASK                     0x0fffffff
#define mc2_rchk2_eng_cfg15_end_addr_base_ALIGN                    0
#define mc2_rchk2_eng_cfg15_end_addr_base_BITS                     28
#define mc2_rchk2_eng_cfg15_end_addr_base_SHIFT                    0
#define mc2_rchk2_eng_cfg15_end_addr_base_DEFAULT                  0x00000000




#define mc2_rchk2_eng_cfg15_seclev_en_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_seclev_en_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_seclev_en_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_seclev_en_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_seclev_en_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_secprot_reserved0_MASK                 0xfffffff0
#define mc2_rchk2_eng_cfg15_secprot_reserved0_ALIGN                0
#define mc2_rchk2_eng_cfg15_secprot_reserved0_BITS                 28
#define mc2_rchk2_eng_cfg15_secprot_reserved0_SHIFT                4


#define mc2_rchk2_eng_cfg15_secprot_USE_PROT_MASK                  0x00000008
#define mc2_rchk2_eng_cfg15_secprot_USE_PROT_ALIGN                 0
#define mc2_rchk2_eng_cfg15_secprot_USE_PROT_BITS                  1
#define mc2_rchk2_eng_cfg15_secprot_USE_PROT_SHIFT                 3
#define mc2_rchk2_eng_cfg15_secprot_USE_PROT_DEFAULT               0x00000000


#define mc2_rchk2_eng_cfg15_secprot_PROT_MASK                      0x00000007
#define mc2_rchk2_eng_cfg15_secprot_PROT_ALIGN                     0
#define mc2_rchk2_eng_cfg15_secprot_PROT_BITS                      3
#define mc2_rchk2_eng_cfg15_secprot_PROT_SHIFT                     0
#define mc2_rchk2_eng_cfg15_secprot_PROT_DEFAULT                   0x00000000



#define mc2_rchk2_eng_cfg15_srcid_eni_ARRAY_BASE                   0x000023f0
#define mc2_rchk2_eng_cfg15_srcid_eni_ARRAY_START                  0
#define mc2_rchk2_eng_cfg15_srcid_eni_ARRAY_END                    7
#define mc2_rchk2_eng_cfg15_srcid_eni_ARRAY_ELEMENT_SIZE           32




#define mc2_rchk2_eng_cfg15_srcid_eni_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_eni_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_eni_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_eni_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_eni_enable_DEFAULT               0xffffffff





#define mc2_rchk2_eng_cfg0_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg0_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg0_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg1_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg1_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg2_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg2_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg3_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg3_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg4_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg4_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg5_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg5_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg6_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg6_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg7_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg7_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg8_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg8_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en0_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en0_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en1_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en1_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en2_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en2_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en3_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en3_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en4_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en4_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en5_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en5_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en6_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en6_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg9_srcid_en7_enable_MASK                   0xffffffff
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_ALIGN                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_BITS                   32
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_SHIFT                  0
#define mc2_rchk2_eng_cfg9_srcid_en7_enable_DEFAULT                0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg10_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg10_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg11_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg11_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg12_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg12_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg13_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg13_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg14_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg14_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en0_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en0_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en1_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en1_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en2_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en2_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en3_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en3_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en4_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en4_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en5_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en5_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en6_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en6_enable_DEFAULT               0xffffffff




#define mc2_rchk2_eng_cfg15_srcid_en7_enable_MASK                  0xffffffff
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_ALIGN                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_BITS                  32
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_SHIFT                 0
#define mc2_rchk2_eng_cfg15_srcid_en7_enable_DEFAULT               0xffffffff




#define mc2_rchk2_log_info_0_access_MASK                           0xc0000000
#define mc2_rchk2_log_info_0_access_ALIGN                          0
#define mc2_rchk2_log_info_0_access_BITS                           2
#define mc2_rchk2_log_info_0_access_SHIFT                          30
#define mc2_rchk2_log_info_0_access_DEFAULT                        0x00000000


#define mc2_rchk2_log_info_0_intf_MASK                             0x30000000
#define mc2_rchk2_log_info_0_intf_ALIGN                            0
#define mc2_rchk2_log_info_0_intf_BITS                             2
#define mc2_rchk2_log_info_0_intf_SHIFT                            28
#define mc2_rchk2_log_info_0_intf_DEFAULT                          0x00000000


#define mc2_rchk2_log_info_0_reserved0_MASK                        0x0e000000
#define mc2_rchk2_log_info_0_reserved0_ALIGN                       0
#define mc2_rchk2_log_info_0_reserved0_BITS                        3
#define mc2_rchk2_log_info_0_reserved0_SHIFT                       25


#define mc2_rchk2_log_info_0_range_MASK                            0x01f00000
#define mc2_rchk2_log_info_0_range_ALIGN                           0
#define mc2_rchk2_log_info_0_range_BITS                            5
#define mc2_rchk2_log_info_0_range_SHIFT                           20
#define mc2_rchk2_log_info_0_range_DEFAULT                         0x00000000


#define mc2_rchk2_log_info_0_length_MASK                           0x000ff000
#define mc2_rchk2_log_info_0_length_ALIGN                          0
#define mc2_rchk2_log_info_0_length_BITS                           8
#define mc2_rchk2_log_info_0_length_SHIFT                          12
#define mc2_rchk2_log_info_0_length_DEFAULT                        0x00000000


#define mc2_rchk2_log_info_0_id_MASK                               0x00000ff0
#define mc2_rchk2_log_info_0_id_ALIGN                              0
#define mc2_rchk2_log_info_0_id_BITS                               8
#define mc2_rchk2_log_info_0_id_SHIFT                              4
#define mc2_rchk2_log_info_0_id_DEFAULT                            0x00000000


#define mc2_rchk2_log_info_0_valid_MASK                            0x0000000f
#define mc2_rchk2_log_info_0_valid_ALIGN                           0
#define mc2_rchk2_log_info_0_valid_BITS                            4
#define mc2_rchk2_log_info_0_valid_SHIFT                           0
#define mc2_rchk2_log_info_0_valid_DEFAULT                         0x00000000




#define mc2_rchk2_log_info_1_addr_MASK                             0xffffffff
#define mc2_rchk2_log_info_1_addr_ALIGN                            0
#define mc2_rchk2_log_info_1_addr_BITS                             32
#define mc2_rchk2_log_info_1_addr_SHIFT                            0
#define mc2_rchk2_log_info_1_addr_DEFAULT                          0x00000000




#define mc2_rchk2_log_info_2_reserved0_MASK                        0xffffff00
#define mc2_rchk2_log_info_2_reserved0_ALIGN                       0
#define mc2_rchk2_log_info_2_reserved0_BITS                        24
#define mc2_rchk2_log_info_2_reserved0_SHIFT                       8


#define mc2_rchk2_log_info_2_addr_MASK                             0x000000ff
#define mc2_rchk2_log_info_2_addr_ALIGN                            0
#define mc2_rchk2_log_info_2_addr_BITS                             8
#define mc2_rchk2_log_info_2_addr_SHIFT                            0
#define mc2_rchk2_log_info_2_addr_DEFAULT                          0x00000000


#endif 


