Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 12 10:57:00 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (748)
5. checking no_input_delay (22)
6. checking no_output_delay (14)
7. checking multiple_clock (11628)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (110)
--------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (748)
--------------------------------------------------
 There are 748 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (11628)
----------------------------------
 There are 11628 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.044        0.000                      0                23492        0.123        0.000                      0                23492        3.000        0.000                       0                 11638  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk                         {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0         {0.000 20.000}     40.000          25.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0_1       {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                           3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0              15.044        0.000                      0                23492        0.230        0.000                      0                23492       19.500        0.000                       0                 11630  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0_1            15.047        0.000                      0                23492        0.230        0.000                      0                23492       19.500        0.000                       0                 11630  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0_1  vga_clk_clk_wiz_0         15.044        0.000                      0                23492        0.123        0.000                      0                23492  
vga_clk_clk_wiz_0    vga_clk_clk_wiz_0_1       15.044        0.000                      0                23492        0.123        0.000                      0                23492  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.044ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.726ns  (logic 5.960ns (24.104%)  route 18.766ns (75.896%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.323    23.761    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X1Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.498    38.502    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X1Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]/C
                         clock pessimism              0.491    38.993    
                         clock uncertainty           -0.106    38.886    
    SLICE_X1Y79          FDPE (Setup_fdpe_C_D)       -0.081    38.805    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]
  -------------------------------------------------------------------
                         required time                         38.805    
                         arrival time                         -23.761    
  -------------------------------------------------------------------
                         slack                                 15.044    

Slack (MET) :             15.068ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.731ns  (logic 5.960ns (24.099%)  route 18.771ns (75.901%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.329    23.766    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.504    38.508    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]/C
                         clock pessimism              0.491    38.999    
                         clock uncertainty           -0.106    38.892    
    SLICE_X3Y85          FDPE (Setup_fdpe_C_D)       -0.058    38.834    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                         -23.766    
  -------------------------------------------------------------------
                         slack                                 15.068    

Slack (MET) :             15.077ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.719ns  (logic 5.960ns (24.111%)  route 18.759ns (75.889%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.588    21.120    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.332    21.452 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][2]_i_1/O
                         net (fo=16, routed)          2.302    23.755    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.504    38.508    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/C
                         clock pessimism              0.491    38.999    
                         clock uncertainty           -0.106    38.892    
    SLICE_X3Y85          FDPE (Setup_fdpe_C_D)       -0.061    38.831    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                         -23.755    
  -------------------------------------------------------------------
                         slack                                 15.077    

Slack (MET) :             15.135ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.661ns  (logic 5.960ns (24.167%)  route 18.701ns (75.833%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.259    23.696    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X3Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.501    38.505    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]/C
                         clock pessimism              0.491    38.996    
                         clock uncertainty           -0.106    38.889    
    SLICE_X3Y82          FDPE (Setup_fdpe_C_D)       -0.058    38.831    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                         -23.696    
  -------------------------------------------------------------------
                         slack                                 15.135    

Slack (MET) :             15.174ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.621ns  (logic 5.960ns (24.207%)  route 18.661ns (75.793%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.218    23.656    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X4Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.499    38.503    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X4Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]/C
                         clock pessimism              0.491    38.994    
                         clock uncertainty           -0.106    38.887    
    SLICE_X4Y82          FDPE (Setup_fdpe_C_D)       -0.058    38.829    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                         -23.656    
  -------------------------------------------------------------------
                         slack                                 15.174    

Slack (MET) :             15.201ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.626ns  (logic 5.960ns (24.202%)  route 18.666ns (75.798%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.588    21.120    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.332    21.452 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][2]_i_1/O
                         net (fo=16, routed)          2.209    23.661    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X2Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.501    38.505    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X2Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]/C
                         clock pessimism              0.491    38.996    
                         clock uncertainty           -0.106    38.889    
    SLICE_X2Y82          FDPE (Setup_fdpe_C_D)       -0.028    38.861    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         38.861    
                         arrival time                         -23.661    
  -------------------------------------------------------------------
                         slack                                 15.201    

Slack (MET) :             15.229ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.581ns  (logic 5.960ns (24.246%)  route 18.621ns (75.754%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.179    23.616    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X2Y83          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.502    38.506    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X2Y83          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]/C
                         clock pessimism              0.491    38.997    
                         clock uncertainty           -0.106    38.890    
    SLICE_X2Y83          FDPE (Setup_fdpe_C_D)       -0.045    38.845    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                         -23.616    
  -------------------------------------------------------------------
                         slack                                 15.229    

Slack (MET) :             15.270ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.538ns  (logic 5.960ns (24.289%)  route 18.578ns (75.711%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.588    21.120    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.332    21.452 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][2]_i_1/O
                         net (fo=16, routed)          2.121    23.573    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.498    38.502    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/C
                         clock pessimism              0.491    38.993    
                         clock uncertainty           -0.106    38.886    
    SLICE_X3Y79          FDPE (Setup_fdpe_C_D)       -0.043    38.843    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                         -23.573    
  -------------------------------------------------------------------
                         slack                                 15.270    

Slack (MET) :             15.279ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.533ns  (logic 5.960ns (24.294%)  route 18.573ns (75.706%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.130    23.568    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.498    38.502    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]/C
                         clock pessimism              0.491    38.993    
                         clock uncertainty           -0.106    38.886    
    SLICE_X3Y79          FDPE (Setup_fdpe_C_D)       -0.040    38.846    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -23.568    
  -------------------------------------------------------------------
                         slack                                 15.279    

Slack (MET) :             15.305ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.464ns  (logic 5.478ns (22.392%)  route 18.986ns (77.608%))
  Logic Levels:           23  (CARRY4=6 LUT3=3 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.866    16.289    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    16.413 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_187/O
                         net (fo=1, routed)           0.000    16.413    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_187_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.926 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.926    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.155 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.576    18.731    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22_n_1
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.310    19.041 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.662    19.703    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X35Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.827 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           0.979    20.806    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.930 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.405    21.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.458 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.041    23.499    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X3Y78          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.497    38.501    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y78          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]/C
                         clock pessimism              0.491    38.992    
                         clock uncertainty           -0.106    38.885    
    SLICE_X3Y78          FDPE (Setup_fdpe_C_D)       -0.081    38.804    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]
  -------------------------------------------------------------------
                         required time                         38.804    
                         arrival time                         -23.499    
  -------------------------------------------------------------------
                         slack                                 15.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.576%)  route 0.185ns (49.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.304    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X10Y76         LUT3 (Prop_lut3_I1_O)        0.048    -0.256 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1_n_0
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X10Y76         FDCE (Hold_fdce_C_D)         0.131    -0.485    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][1][8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][2][8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.272ns (46.279%)  route 0.316ns (53.721%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X45Y28         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  U_SAD_SSD_CENSUS/mem_L_reg[2][1][8]/Q
                         net (fo=3, routed)           0.129    -0.370    U_SAD_SSD_CENSUS/mem_L_reg[2][1]_482[8]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.099    -0.271 r  U_SAD_SSD_CENSUS/window_L[2][2][8]_i_2/O
                         net (fo=1, routed)           0.187    -0.085    U_SAD_SSD_CENSUS/window_L[2][2][8]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.045    -0.040 r  U_SAD_SSD_CENSUS/window_L[2][2][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.040    U_SAD_SSD_CENSUS/window_L[2][2][8]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.820    -0.870    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X33Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][2][8]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.092    -0.274    U_SAD_SSD_CENSUS/window_L_reg[2][2][8]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.177%)  route 0.185ns (49.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.304    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.045    -0.259 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    U_vga_controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X10Y76         FDCE (Hold_fdce_C_D)         0.121    -0.495    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][10]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.764%)  route 0.212ns (53.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X44Y27         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][10]/Q
                         net (fo=3, routed)           0.212    -0.275    U_SAD_SSD_CENSUS/mem_L_reg[2][0]_481[10]
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.045    -0.230 r  U_SAD_SSD_CENSUS/window_L[2][1][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    U_SAD_SSD_CENSUS/window_L[2][1][10]_i_1_n_0
    SLICE_X46Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.822    -0.868    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X46Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][10]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.120    -0.493    U_SAD_SSD_CENSUS/window_L_reg[2][1][10]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.556    -0.625    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.289    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X11Y69         LUT5 (Prop_lut5_I2_O)        0.042    -0.247 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X11Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.823    -0.866    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X11Y69         FDCE (Hold_fdce_C_D)         0.107    -0.518    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y77         FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.179    -0.307    U_SAD_SSD_CENSUS/index_next
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_SAD_SSD_CENSUS/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X11Y77         FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.820    -0.869    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y77         FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.242    -0.627    
    SLICE_X11Y77         FDCE (Hold_fdce_C_D)         0.091    -0.536    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.488 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.309    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.264 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.242    -0.629    
    SLICE_X11Y76         FDPE (Hold_fdpe_C_D)         0.091    -0.538    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.488 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.181    -0.307    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X11Y76         LUT5 (Prop_lut5_I1_O)        0.045    -0.262 r  U_SAD_SSD_CENSUS/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_SAD_SSD_CENSUS/read_en_reg_i_1_n_0
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
                         clock pessimism              0.242    -0.629    
    SLICE_X11Y76         FDPE (Hold_fdpe_C_D)         0.092    -0.537    U_SAD_SSD_CENSUS/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/j_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.590    -0.591    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X5Y37          FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  U_SAD_SSD_CENSUS/j_reg[4]/Q
                         net (fo=71, routed)          0.181    -0.270    U_SAD_SSD_CENSUS/j[4]
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  U_SAD_SSD_CENSUS/j[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    U_SAD_SSD_CENSUS/j[4]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.860    -0.830    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X5Y37          FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[4]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.091    -0.500    U_SAD_SSD_CENSUS/j_reg[4]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/index_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/index_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.867%)  route 0.200ns (49.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X10Y78         FDCE                                         r  U_SAD_SSD_CENSUS/index_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  U_SAD_SSD_CENSUS/index_reg_reg[1]/Q
                         net (fo=25, routed)          0.200    -0.263    U_SAD_SSD_CENSUS/index_reg[1]
    SLICE_X10Y78         LUT3 (Prop_lut3_I2_O)        0.043    -0.220 r  U_SAD_SSD_CENSUS/index_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U_SAD_SSD_CENSUS/index_next__0[2]
    SLICE_X10Y78         FDCE                                         r  U_SAD_SSD_CENSUS/index_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.822    -0.868    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X10Y78         FDCE                                         r  U_SAD_SSD_CENSUS/index_reg_reg[2]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X10Y78         FDCE (Hold_fdce_C_D)         0.131    -0.496    U_SAD_SSD_CENSUS/index_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y26     U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y23     U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y27     U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19     U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y28     U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y75      U_SAD_SSD_CENSUS/mem_L_reg[1][18][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      U_SAD_SSD_CENSUS/mem_L_reg[1][19][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y76      U_SAD_SSD_CENSUS/mem_L_reg[1][20][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y75      U_SAD_SSD_CENSUS/mem_L_reg[1][23][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y76      U_SAD_SSD_CENSUS/mem_L_reg[1][24][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      U_SAD_SSD_CENSUS/mem_L_reg[1][24][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y68     U_SAD_SSD_CENSUS/mem_L_reg[1][27][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y81     U_SAD_SSD_CENSUS/mem_R_reg[0][135][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y81     U_SAD_SSD_CENSUS/mem_R_reg[0][135][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y81     U_SAD_SSD_CENSUS/mem_R_reg[0][135][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y52      U_SAD_SSD_CENSUS/mem_L_reg[1][152][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y51      U_SAD_SSD_CENSUS/mem_L_reg[1][152][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y52      U_SAD_SSD_CENSUS/mem_L_reg[1][152][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y65      U_SAD_SSD_CENSUS/mem_L_reg[1][152][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y65      U_SAD_SSD_CENSUS/mem_L_reg[1][152][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y65      U_SAD_SSD_CENSUS/mem_L_reg[1][152][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y73     U_SAD_SSD_CENSUS/mem_L_reg[1][152][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y64      U_SAD_SSD_CENSUS/mem_L_reg[1][153][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y64      U_SAD_SSD_CENSUS/mem_L_reg[1][153][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y64      U_SAD_SSD_CENSUS/mem_L_reg[1][153][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0_1
  To Clock:  ov7670_xclk1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0_1
  To Clock:  ov7670_xclk2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.047ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.726ns  (logic 5.960ns (24.104%)  route 18.766ns (75.896%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.323    23.761    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X1Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.498    38.502    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X1Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]/C
                         clock pessimism              0.491    38.993    
                         clock uncertainty           -0.104    38.889    
    SLICE_X1Y79          FDPE (Setup_fdpe_C_D)       -0.081    38.808    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                         -23.761    
  -------------------------------------------------------------------
                         slack                                 15.047    

Slack (MET) :             15.071ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.731ns  (logic 5.960ns (24.099%)  route 18.771ns (75.901%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.329    23.766    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.504    38.508    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]/C
                         clock pessimism              0.491    38.999    
                         clock uncertainty           -0.104    38.895    
    SLICE_X3Y85          FDPE (Setup_fdpe_C_D)       -0.058    38.837    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -23.766    
  -------------------------------------------------------------------
                         slack                                 15.071    

Slack (MET) :             15.080ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.719ns  (logic 5.960ns (24.111%)  route 18.759ns (75.889%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.588    21.120    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.332    21.452 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][2]_i_1/O
                         net (fo=16, routed)          2.302    23.755    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.504    38.508    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/C
                         clock pessimism              0.491    38.999    
                         clock uncertainty           -0.104    38.895    
    SLICE_X3Y85          FDPE (Setup_fdpe_C_D)       -0.061    38.834    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                         -23.755    
  -------------------------------------------------------------------
                         slack                                 15.080    

Slack (MET) :             15.138ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.661ns  (logic 5.960ns (24.167%)  route 18.701ns (75.833%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.259    23.696    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X3Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.501    38.505    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]/C
                         clock pessimism              0.491    38.996    
                         clock uncertainty           -0.104    38.892    
    SLICE_X3Y82          FDPE (Setup_fdpe_C_D)       -0.058    38.834    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                         -23.696    
  -------------------------------------------------------------------
                         slack                                 15.138    

Slack (MET) :             15.176ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.621ns  (logic 5.960ns (24.207%)  route 18.661ns (75.793%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.218    23.656    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X4Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.499    38.503    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X4Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]/C
                         clock pessimism              0.491    38.994    
                         clock uncertainty           -0.104    38.890    
    SLICE_X4Y82          FDPE (Setup_fdpe_C_D)       -0.058    38.832    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                         -23.656    
  -------------------------------------------------------------------
                         slack                                 15.176    

Slack (MET) :             15.203ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.626ns  (logic 5.960ns (24.202%)  route 18.666ns (75.798%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.588    21.120    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.332    21.452 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][2]_i_1/O
                         net (fo=16, routed)          2.209    23.661    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X2Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.501    38.505    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X2Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]/C
                         clock pessimism              0.491    38.996    
                         clock uncertainty           -0.104    38.892    
    SLICE_X2Y82          FDPE (Setup_fdpe_C_D)       -0.028    38.864    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                         -23.661    
  -------------------------------------------------------------------
                         slack                                 15.203    

Slack (MET) :             15.232ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.581ns  (logic 5.960ns (24.246%)  route 18.621ns (75.754%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.179    23.616    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X2Y83          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.502    38.506    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X2Y83          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]/C
                         clock pessimism              0.491    38.997    
                         clock uncertainty           -0.104    38.893    
    SLICE_X2Y83          FDPE (Setup_fdpe_C_D)       -0.045    38.848    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                         -23.616    
  -------------------------------------------------------------------
                         slack                                 15.232    

Slack (MET) :             15.273ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.538ns  (logic 5.960ns (24.289%)  route 18.578ns (75.711%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.588    21.120    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.332    21.452 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][2]_i_1/O
                         net (fo=16, routed)          2.121    23.573    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.498    38.502    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/C
                         clock pessimism              0.491    38.993    
                         clock uncertainty           -0.104    38.889    
    SLICE_X3Y79          FDPE (Setup_fdpe_C_D)       -0.043    38.846    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -23.573    
  -------------------------------------------------------------------
                         slack                                 15.273    

Slack (MET) :             15.281ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.533ns  (logic 5.960ns (24.294%)  route 18.573ns (75.706%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.130    23.568    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.498    38.502    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]/C
                         clock pessimism              0.491    38.993    
                         clock uncertainty           -0.104    38.889    
    SLICE_X3Y79          FDPE (Setup_fdpe_C_D)       -0.040    38.849    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]
  -------------------------------------------------------------------
                         required time                         38.849    
                         arrival time                         -23.568    
  -------------------------------------------------------------------
                         slack                                 15.281    

Slack (MET) :             15.308ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.464ns  (logic 5.478ns (22.392%)  route 18.986ns (77.608%))
  Logic Levels:           23  (CARRY4=6 LUT3=3 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.866    16.289    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    16.413 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_187/O
                         net (fo=1, routed)           0.000    16.413    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_187_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.926 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.926    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.155 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.576    18.731    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22_n_1
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.310    19.041 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.662    19.703    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X35Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.827 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           0.979    20.806    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.930 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.405    21.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.458 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.041    23.499    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X3Y78          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.497    38.501    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y78          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]/C
                         clock pessimism              0.491    38.992    
                         clock uncertainty           -0.104    38.888    
    SLICE_X3Y78          FDPE (Setup_fdpe_C_D)       -0.081    38.807    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]
  -------------------------------------------------------------------
                         required time                         38.807    
                         arrival time                         -23.499    
  -------------------------------------------------------------------
                         slack                                 15.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.576%)  route 0.185ns (49.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.304    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X10Y76         LUT3 (Prop_lut3_I1_O)        0.048    -0.256 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1_n_0
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X10Y76         FDCE (Hold_fdce_C_D)         0.131    -0.485    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][1][8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][2][8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.272ns (46.279%)  route 0.316ns (53.721%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X45Y28         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  U_SAD_SSD_CENSUS/mem_L_reg[2][1][8]/Q
                         net (fo=3, routed)           0.129    -0.370    U_SAD_SSD_CENSUS/mem_L_reg[2][1]_482[8]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.099    -0.271 r  U_SAD_SSD_CENSUS/window_L[2][2][8]_i_2/O
                         net (fo=1, routed)           0.187    -0.085    U_SAD_SSD_CENSUS/window_L[2][2][8]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.045    -0.040 r  U_SAD_SSD_CENSUS/window_L[2][2][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.040    U_SAD_SSD_CENSUS/window_L[2][2][8]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.820    -0.870    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X33Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][2][8]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.092    -0.274    U_SAD_SSD_CENSUS/window_L_reg[2][2][8]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.177%)  route 0.185ns (49.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.304    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.045    -0.259 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    U_vga_controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X10Y76         FDCE (Hold_fdce_C_D)         0.121    -0.495    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][10]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.764%)  route 0.212ns (53.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X44Y27         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][10]/Q
                         net (fo=3, routed)           0.212    -0.275    U_SAD_SSD_CENSUS/mem_L_reg[2][0]_481[10]
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.045    -0.230 r  U_SAD_SSD_CENSUS/window_L[2][1][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    U_SAD_SSD_CENSUS/window_L[2][1][10]_i_1_n_0
    SLICE_X46Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.822    -0.868    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X46Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][10]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.120    -0.493    U_SAD_SSD_CENSUS/window_L_reg[2][1][10]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.556    -0.625    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.289    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X11Y69         LUT5 (Prop_lut5_I2_O)        0.042    -0.247 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X11Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.823    -0.866    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X11Y69         FDCE (Hold_fdce_C_D)         0.107    -0.518    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y77         FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.179    -0.307    U_SAD_SSD_CENSUS/index_next
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_SAD_SSD_CENSUS/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X11Y77         FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.820    -0.869    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y77         FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.242    -0.627    
    SLICE_X11Y77         FDCE (Hold_fdce_C_D)         0.091    -0.536    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.488 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.309    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.264 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.242    -0.629    
    SLICE_X11Y76         FDPE (Hold_fdpe_C_D)         0.091    -0.538    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.488 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.181    -0.307    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X11Y76         LUT5 (Prop_lut5_I1_O)        0.045    -0.262 r  U_SAD_SSD_CENSUS/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_SAD_SSD_CENSUS/read_en_reg_i_1_n_0
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
                         clock pessimism              0.242    -0.629    
    SLICE_X11Y76         FDPE (Hold_fdpe_C_D)         0.092    -0.537    U_SAD_SSD_CENSUS/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/j_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.590    -0.591    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X5Y37          FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  U_SAD_SSD_CENSUS/j_reg[4]/Q
                         net (fo=71, routed)          0.181    -0.270    U_SAD_SSD_CENSUS/j[4]
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  U_SAD_SSD_CENSUS/j[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    U_SAD_SSD_CENSUS/j[4]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.860    -0.830    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X5Y37          FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[4]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.091    -0.500    U_SAD_SSD_CENSUS/j_reg[4]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/index_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/index_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.867%)  route 0.200ns (49.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X10Y78         FDCE                                         r  U_SAD_SSD_CENSUS/index_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  U_SAD_SSD_CENSUS/index_reg_reg[1]/Q
                         net (fo=25, routed)          0.200    -0.263    U_SAD_SSD_CENSUS/index_reg[1]
    SLICE_X10Y78         LUT3 (Prop_lut3_I2_O)        0.043    -0.220 r  U_SAD_SSD_CENSUS/index_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U_SAD_SSD_CENSUS/index_next__0[2]
    SLICE_X10Y78         FDCE                                         r  U_SAD_SSD_CENSUS/index_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.822    -0.868    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X10Y78         FDCE                                         r  U_SAD_SSD_CENSUS/index_reg_reg[2]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X10Y78         FDCE (Hold_fdce_C_D)         0.131    -0.496    U_SAD_SSD_CENSUS/index_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y26     U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y23     U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y27     U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19     U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y28     U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y75      U_SAD_SSD_CENSUS/mem_L_reg[1][18][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      U_SAD_SSD_CENSUS/mem_L_reg[1][19][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y76      U_SAD_SSD_CENSUS/mem_L_reg[1][20][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y75      U_SAD_SSD_CENSUS/mem_L_reg[1][23][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y76      U_SAD_SSD_CENSUS/mem_L_reg[1][24][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      U_SAD_SSD_CENSUS/mem_L_reg[1][24][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y68     U_SAD_SSD_CENSUS/mem_L_reg[1][27][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y81     U_SAD_SSD_CENSUS/mem_R_reg[0][135][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y81     U_SAD_SSD_CENSUS/mem_R_reg[0][135][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y81     U_SAD_SSD_CENSUS/mem_R_reg[0][135][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y52      U_SAD_SSD_CENSUS/mem_L_reg[1][152][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y51      U_SAD_SSD_CENSUS/mem_L_reg[1][152][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y52      U_SAD_SSD_CENSUS/mem_L_reg[1][152][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y65      U_SAD_SSD_CENSUS/mem_L_reg[1][152][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y65      U_SAD_SSD_CENSUS/mem_L_reg[1][152][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y65      U_SAD_SSD_CENSUS/mem_L_reg[1][152][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y73     U_SAD_SSD_CENSUS/mem_L_reg[1][152][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y64      U_SAD_SSD_CENSUS/mem_L_reg[1][153][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y64      U_SAD_SSD_CENSUS/mem_L_reg[1][153][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y64      U_SAD_SSD_CENSUS/mem_L_reg[1][153][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.044ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.726ns  (logic 5.960ns (24.104%)  route 18.766ns (75.896%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.323    23.761    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X1Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.498    38.502    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X1Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]/C
                         clock pessimism              0.491    38.993    
                         clock uncertainty           -0.106    38.886    
    SLICE_X1Y79          FDPE (Setup_fdpe_C_D)       -0.081    38.805    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]
  -------------------------------------------------------------------
                         required time                         38.805    
                         arrival time                         -23.761    
  -------------------------------------------------------------------
                         slack                                 15.044    

Slack (MET) :             15.068ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.731ns  (logic 5.960ns (24.099%)  route 18.771ns (75.901%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.329    23.766    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.504    38.508    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]/C
                         clock pessimism              0.491    38.999    
                         clock uncertainty           -0.106    38.892    
    SLICE_X3Y85          FDPE (Setup_fdpe_C_D)       -0.058    38.834    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                         -23.766    
  -------------------------------------------------------------------
                         slack                                 15.068    

Slack (MET) :             15.077ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.719ns  (logic 5.960ns (24.111%)  route 18.759ns (75.889%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.588    21.120    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.332    21.452 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][2]_i_1/O
                         net (fo=16, routed)          2.302    23.755    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.504    38.508    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/C
                         clock pessimism              0.491    38.999    
                         clock uncertainty           -0.106    38.892    
    SLICE_X3Y85          FDPE (Setup_fdpe_C_D)       -0.061    38.831    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                         -23.755    
  -------------------------------------------------------------------
                         slack                                 15.077    

Slack (MET) :             15.135ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.661ns  (logic 5.960ns (24.167%)  route 18.701ns (75.833%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.259    23.696    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X3Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.501    38.505    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]/C
                         clock pessimism              0.491    38.996    
                         clock uncertainty           -0.106    38.889    
    SLICE_X3Y82          FDPE (Setup_fdpe_C_D)       -0.058    38.831    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                         -23.696    
  -------------------------------------------------------------------
                         slack                                 15.135    

Slack (MET) :             15.174ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.621ns  (logic 5.960ns (24.207%)  route 18.661ns (75.793%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.218    23.656    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X4Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.499    38.503    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X4Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]/C
                         clock pessimism              0.491    38.994    
                         clock uncertainty           -0.106    38.887    
    SLICE_X4Y82          FDPE (Setup_fdpe_C_D)       -0.058    38.829    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                         -23.656    
  -------------------------------------------------------------------
                         slack                                 15.174    

Slack (MET) :             15.201ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.626ns  (logic 5.960ns (24.202%)  route 18.666ns (75.798%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.588    21.120    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.332    21.452 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][2]_i_1/O
                         net (fo=16, routed)          2.209    23.661    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X2Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.501    38.505    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X2Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]/C
                         clock pessimism              0.491    38.996    
                         clock uncertainty           -0.106    38.889    
    SLICE_X2Y82          FDPE (Setup_fdpe_C_D)       -0.028    38.861    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         38.861    
                         arrival time                         -23.661    
  -------------------------------------------------------------------
                         slack                                 15.201    

Slack (MET) :             15.229ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.581ns  (logic 5.960ns (24.246%)  route 18.621ns (75.754%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.179    23.616    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X2Y83          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.502    38.506    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X2Y83          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]/C
                         clock pessimism              0.491    38.997    
                         clock uncertainty           -0.106    38.890    
    SLICE_X2Y83          FDPE (Setup_fdpe_C_D)       -0.045    38.845    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                         -23.616    
  -------------------------------------------------------------------
                         slack                                 15.229    

Slack (MET) :             15.270ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.538ns  (logic 5.960ns (24.289%)  route 18.578ns (75.711%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.588    21.120    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.332    21.452 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][2]_i_1/O
                         net (fo=16, routed)          2.121    23.573    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.498    38.502    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/C
                         clock pessimism              0.491    38.993    
                         clock uncertainty           -0.106    38.886    
    SLICE_X3Y79          FDPE (Setup_fdpe_C_D)       -0.043    38.843    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                         -23.573    
  -------------------------------------------------------------------
                         slack                                 15.270    

Slack (MET) :             15.279ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.533ns  (logic 5.960ns (24.294%)  route 18.573ns (75.706%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.130    23.568    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.498    38.502    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]/C
                         clock pessimism              0.491    38.993    
                         clock uncertainty           -0.106    38.886    
    SLICE_X3Y79          FDPE (Setup_fdpe_C_D)       -0.040    38.846    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -23.568    
  -------------------------------------------------------------------
                         slack                                 15.279    

Slack (MET) :             15.305ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.464ns  (logic 5.478ns (22.392%)  route 18.986ns (77.608%))
  Logic Levels:           23  (CARRY4=6 LUT3=3 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.866    16.289    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    16.413 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_187/O
                         net (fo=1, routed)           0.000    16.413    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_187_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.926 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.926    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.155 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.576    18.731    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22_n_1
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.310    19.041 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.662    19.703    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X35Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.827 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           0.979    20.806    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.930 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.405    21.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.458 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.041    23.499    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X3Y78          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.497    38.501    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y78          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]/C
                         clock pessimism              0.491    38.992    
                         clock uncertainty           -0.106    38.885    
    SLICE_X3Y78          FDPE (Setup_fdpe_C_D)       -0.081    38.804    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]
  -------------------------------------------------------------------
                         required time                         38.804    
                         arrival time                         -23.499    
  -------------------------------------------------------------------
                         slack                                 15.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.576%)  route 0.185ns (49.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.304    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X10Y76         LUT3 (Prop_lut3_I1_O)        0.048    -0.256 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1_n_0
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.106    -0.510    
    SLICE_X10Y76         FDCE (Hold_fdce_C_D)         0.131    -0.379    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][1][8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][2][8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.272ns (46.279%)  route 0.316ns (53.721%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X45Y28         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  U_SAD_SSD_CENSUS/mem_L_reg[2][1][8]/Q
                         net (fo=3, routed)           0.129    -0.370    U_SAD_SSD_CENSUS/mem_L_reg[2][1]_482[8]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.099    -0.271 r  U_SAD_SSD_CENSUS/window_L[2][2][8]_i_2/O
                         net (fo=1, routed)           0.187    -0.085    U_SAD_SSD_CENSUS/window_L[2][2][8]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.045    -0.040 r  U_SAD_SSD_CENSUS/window_L[2][2][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.040    U_SAD_SSD_CENSUS/window_L[2][2][8]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.820    -0.870    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X33Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][2][8]/C
                         clock pessimism              0.503    -0.366    
                         clock uncertainty            0.106    -0.260    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.092    -0.168    U_SAD_SSD_CENSUS/window_L_reg[2][2][8]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.177%)  route 0.185ns (49.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.304    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.045    -0.259 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    U_vga_controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.106    -0.510    
    SLICE_X10Y76         FDCE (Hold_fdce_C_D)         0.121    -0.389    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][10]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.764%)  route 0.212ns (53.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X44Y27         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][10]/Q
                         net (fo=3, routed)           0.212    -0.275    U_SAD_SSD_CENSUS/mem_L_reg[2][0]_481[10]
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.045    -0.230 r  U_SAD_SSD_CENSUS/window_L[2][1][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    U_SAD_SSD_CENSUS/window_L[2][1][10]_i_1_n_0
    SLICE_X46Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.822    -0.868    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X46Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][10]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.106    -0.507    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.120    -0.387    U_SAD_SSD_CENSUS/window_L_reg[2][1][10]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.556    -0.625    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.289    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X11Y69         LUT5 (Prop_lut5_I2_O)        0.042    -0.247 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X11Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.823    -0.866    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X11Y69         FDCE (Hold_fdce_C_D)         0.107    -0.412    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y77         FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.179    -0.307    U_SAD_SSD_CENSUS/index_next
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_SAD_SSD_CENSUS/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X11Y77         FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.820    -0.869    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y77         FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.242    -0.627    
                         clock uncertainty            0.106    -0.521    
    SLICE_X11Y77         FDCE (Hold_fdce_C_D)         0.091    -0.430    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.488 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.309    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.264 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.106    -0.523    
    SLICE_X11Y76         FDPE (Hold_fdpe_C_D)         0.091    -0.432    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.488 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.181    -0.307    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X11Y76         LUT5 (Prop_lut5_I1_O)        0.045    -0.262 r  U_SAD_SSD_CENSUS/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_SAD_SSD_CENSUS/read_en_reg_i_1_n_0
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.106    -0.523    
    SLICE_X11Y76         FDPE (Hold_fdpe_C_D)         0.092    -0.431    U_SAD_SSD_CENSUS/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/j_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.590    -0.591    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X5Y37          FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  U_SAD_SSD_CENSUS/j_reg[4]/Q
                         net (fo=71, routed)          0.181    -0.270    U_SAD_SSD_CENSUS/j[4]
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  U_SAD_SSD_CENSUS/j[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    U_SAD_SSD_CENSUS/j[4]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.860    -0.830    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X5Y37          FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[4]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.106    -0.485    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.091    -0.394    U_SAD_SSD_CENSUS/j_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/index_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/index_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.867%)  route 0.200ns (49.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X10Y78         FDCE                                         r  U_SAD_SSD_CENSUS/index_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  U_SAD_SSD_CENSUS/index_reg_reg[1]/Q
                         net (fo=25, routed)          0.200    -0.263    U_SAD_SSD_CENSUS/index_reg[1]
    SLICE_X10Y78         LUT3 (Prop_lut3_I2_O)        0.043    -0.220 r  U_SAD_SSD_CENSUS/index_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U_SAD_SSD_CENSUS/index_next__0[2]
    SLICE_X10Y78         FDCE                                         r  U_SAD_SSD_CENSUS/index_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.822    -0.868    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X10Y78         FDCE                                         r  U_SAD_SSD_CENSUS/index_reg_reg[2]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.106    -0.521    
    SLICE_X10Y78         FDCE (Hold_fdce_C_D)         0.131    -0.390    U_SAD_SSD_CENSUS/index_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.044ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.726ns  (logic 5.960ns (24.104%)  route 18.766ns (75.896%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.323    23.761    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X1Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.498    38.502    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X1Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]/C
                         clock pessimism              0.491    38.993    
                         clock uncertainty           -0.106    38.886    
    SLICE_X1Y79          FDPE (Setup_fdpe_C_D)       -0.081    38.805    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][3]
  -------------------------------------------------------------------
                         required time                         38.805    
                         arrival time                         -23.761    
  -------------------------------------------------------------------
                         slack                                 15.044    

Slack (MET) :             15.068ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.731ns  (logic 5.960ns (24.099%)  route 18.771ns (75.901%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.329    23.766    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.504    38.508    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]/C
                         clock pessimism              0.491    38.999    
                         clock uncertainty           -0.106    38.892    
    SLICE_X3Y85          FDPE (Setup_fdpe_C_D)       -0.058    38.834    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                         38.834    
                         arrival time                         -23.766    
  -------------------------------------------------------------------
                         slack                                 15.068    

Slack (MET) :             15.077ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.719ns  (logic 5.960ns (24.111%)  route 18.759ns (75.889%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.588    21.120    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.332    21.452 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][2]_i_1/O
                         net (fo=16, routed)          2.302    23.755    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.504    38.508    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y85          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/C
                         clock pessimism              0.491    38.999    
                         clock uncertainty           -0.106    38.892    
    SLICE_X3Y85          FDPE (Setup_fdpe_C_D)       -0.061    38.831    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                         -23.755    
  -------------------------------------------------------------------
                         slack                                 15.077    

Slack (MET) :             15.135ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.661ns  (logic 5.960ns (24.167%)  route 18.701ns (75.833%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.259    23.696    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X3Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.501    38.505    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]/C
                         clock pessimism              0.491    38.996    
                         clock uncertainty           -0.106    38.889    
    SLICE_X3Y82          FDPE (Setup_fdpe_C_D)       -0.058    38.831    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][3]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                         -23.696    
  -------------------------------------------------------------------
                         slack                                 15.135    

Slack (MET) :             15.174ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.621ns  (logic 5.960ns (24.207%)  route 18.661ns (75.793%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.218    23.656    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X4Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.499    38.503    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X4Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]/C
                         clock pessimism              0.491    38.994    
                         clock uncertainty           -0.106    38.887    
    SLICE_X4Y82          FDPE (Setup_fdpe_C_D)       -0.058    38.829    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                         -23.656    
  -------------------------------------------------------------------
                         slack                                 15.174    

Slack (MET) :             15.201ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.626ns  (logic 5.960ns (24.202%)  route 18.666ns (75.798%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.588    21.120    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.332    21.452 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][2]_i_1/O
                         net (fo=16, routed)          2.209    23.661    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X2Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.501    38.505    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X2Y82          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]/C
                         clock pessimism              0.491    38.996    
                         clock uncertainty           -0.106    38.889    
    SLICE_X2Y82          FDPE (Setup_fdpe_C_D)       -0.028    38.861    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         38.861    
                         arrival time                         -23.661    
  -------------------------------------------------------------------
                         slack                                 15.201    

Slack (MET) :             15.229ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.581ns  (logic 5.960ns (24.246%)  route 18.621ns (75.754%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.179    23.616    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X2Y83          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.502    38.506    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X2Y83          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]/C
                         clock pessimism              0.491    38.997    
                         clock uncertainty           -0.106    38.890    
    SLICE_X2Y83          FDPE (Setup_fdpe_C_D)       -0.045    38.845    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][3]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                         -23.616    
  -------------------------------------------------------------------
                         slack                                 15.229    

Slack (MET) :             15.270ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.538ns  (logic 5.960ns (24.289%)  route 18.578ns (75.711%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.588    21.120    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.332    21.452 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][2]_i_1/O
                         net (fo=16, routed)          2.121    23.573    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.498    38.502    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/C
                         clock pessimism              0.491    38.993    
                         clock uncertainty           -0.106    38.886    
    SLICE_X3Y79          FDPE (Setup_fdpe_C_D)       -0.043    38.843    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                         -23.573    
  -------------------------------------------------------------------
                         slack                                 15.270    

Slack (MET) :             15.279ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.533ns  (logic 5.960ns (24.294%)  route 18.573ns (75.706%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.788    16.210    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.334 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147/O
                         net (fo=1, routed)           0.000    16.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_147_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.866 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.866    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_54_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.094 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15/CO[2]
                         net (fo=5, routed)           1.097    18.191    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_15_n_1
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.339    18.530 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6/O
                         net (fo=3, routed)           0.786    19.316    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_6_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.326    19.642 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5/O
                         net (fo=2, routed)           0.740    20.383    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_5_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.149    20.532 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5/O
                         net (fo=2, routed)           0.574    21.106    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_5_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.332    21.438 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_2/O
                         net (fo=16, routed)          2.130    23.568    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.498    38.502    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y79          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]/C
                         clock pessimism              0.491    38.993    
                         clock uncertainty           -0.106    38.886    
    SLICE_X3Y79          FDPE (Setup_fdpe_C_D)       -0.040    38.846    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][3]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -23.568    
  -------------------------------------------------------------------
                         slack                                 15.279    

Slack (MET) :             15.305ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.464ns  (logic 5.478ns (22.392%)  route 18.986ns (77.608%))
  Logic Levels:           23  (CARRY4=6 LUT3=3 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.547    -0.965    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X50Y80         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][4]/Q
                         net (fo=5, routed)           2.094     1.648    U_SAD_SSD_CENSUS/window_R_reg[0][0]_165[4]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.772 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416/O
                         net (fo=1, routed)           0.616     2.388    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_416_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.895 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317/CO[3]
                         net (fo=1, routed)           0.000     2.895    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_317_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.117 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_306/O[0]
                         net (fo=3, routed)           0.889     4.006    U_SAD_SSD_CENSUS_n_12
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.299     4.305 r  window_cost_census_reg[2][3]_i_227/O
                         net (fo=1, routed)           0.734     5.039    window_cost_census_reg[2][3]_i_227_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.546 r  window_cost_census_reg_reg[2][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000     5.546    window_cost_census_reg_reg[2][3]_i_105_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.880 r  window_cost_census_reg_reg[2][3]_i_104/O[1]
                         net (fo=21, routed)          1.124     7.003    window_cost_census_reg_reg[2][3]_i_104_n_6
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     7.306 r  window_cost_census_reg[2][3]_i_233/O
                         net (fo=1, routed)           0.667     7.973    window_cost_census_reg[2][3]_i_233_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.097 r  window_cost_census_reg[2][3]_i_107/O
                         net (fo=22, routed)          1.034     9.131    p_0_out1_out[8]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.255 r  window_cost_census_reg[2][3]_i_212/O
                         net (fo=22, routed)          0.509     9.764    p_0_out1_out[7]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  window_cost_census_reg[2][3]_i_213/O
                         net (fo=22, routed)          0.656    10.544    p_0_out1_out[6]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.668 r  window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.670    11.338    p_0_out1_out[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.124    11.462 r  window_cost_census_reg[2][3]_i_291/O
                         net (fo=2, routed)           0.864    12.326    window_cost_census_reg[2][3]_i_291_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.772    13.223    p_0_out1_out[3]
    SLICE_X45Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.347 r  window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.752    14.099    p_0_out1_out[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.223 r  window_cost_census_reg[2][3]_i_300/O
                         net (fo=1, routed)           1.076    15.299    window_cost_census_reg[2][3]_i_300_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.866    16.289    U_SAD_SSD_CENSUS/p_0_out1_out[0]
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    16.413 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_187/O
                         net (fo=1, routed)           0.000    16.413    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_187_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.926 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.926    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.155 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.576    18.731    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22_n_1
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.310    19.041 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.662    19.703    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X35Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.827 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           0.979    20.806    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.930 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.405    21.334    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.124    21.458 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.041    23.499    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X3Y78          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       1.497    38.501    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y78          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]/C
                         clock pessimism              0.491    38.992    
                         clock uncertainty           -0.106    38.885    
    SLICE_X3Y78          FDPE (Setup_fdpe_C_D)       -0.081    38.804    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][1]
  -------------------------------------------------------------------
                         required time                         38.804    
                         arrival time                         -23.499    
  -------------------------------------------------------------------
                         slack                                 15.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.576%)  route 0.185ns (49.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.304    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X10Y76         LUT3 (Prop_lut3_I1_O)        0.048    -0.256 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1_n_0
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.106    -0.510    
    SLICE_X10Y76         FDCE (Hold_fdce_C_D)         0.131    -0.379    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][1][8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][2][8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.272ns (46.279%)  route 0.316ns (53.721%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X45Y28         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  U_SAD_SSD_CENSUS/mem_L_reg[2][1][8]/Q
                         net (fo=3, routed)           0.129    -0.370    U_SAD_SSD_CENSUS/mem_L_reg[2][1]_482[8]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.099    -0.271 r  U_SAD_SSD_CENSUS/window_L[2][2][8]_i_2/O
                         net (fo=1, routed)           0.187    -0.085    U_SAD_SSD_CENSUS/window_L[2][2][8]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.045    -0.040 r  U_SAD_SSD_CENSUS/window_L[2][2][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.040    U_SAD_SSD_CENSUS/window_L[2][2][8]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.820    -0.870    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X33Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][2][8]/C
                         clock pessimism              0.503    -0.366    
                         clock uncertainty            0.106    -0.260    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.092    -0.168    U_SAD_SSD_CENSUS/window_L_reg[2][2][8]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.177%)  route 0.185ns (49.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.304    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.045    -0.259 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    U_vga_controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X10Y76         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.106    -0.510    
    SLICE_X10Y76         FDCE (Hold_fdce_C_D)         0.121    -0.389    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][10]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.764%)  route 0.212ns (53.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X44Y27         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][10]/Q
                         net (fo=3, routed)           0.212    -0.275    U_SAD_SSD_CENSUS/mem_L_reg[2][0]_481[10]
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.045    -0.230 r  U_SAD_SSD_CENSUS/window_L[2][1][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    U_SAD_SSD_CENSUS/window_L[2][1][10]_i_1_n_0
    SLICE_X46Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.822    -0.868    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X46Y28         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][10]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.106    -0.507    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.120    -0.387    U_SAD_SSD_CENSUS/window_L_reg[2][1][10]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.556    -0.625    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.289    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X11Y69         LUT5 (Prop_lut5_I2_O)        0.042    -0.247 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X11Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.823    -0.866    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X11Y69         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.519    
    SLICE_X11Y69         FDCE (Hold_fdce_C_D)         0.107    -0.412    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y77         FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.179    -0.307    U_SAD_SSD_CENSUS/index_next
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_SAD_SSD_CENSUS/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X11Y77         FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.820    -0.869    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y77         FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.242    -0.627    
                         clock uncertainty            0.106    -0.521    
    SLICE_X11Y77         FDCE (Hold_fdce_C_D)         0.091    -0.430    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.488 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.309    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.264 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.106    -0.523    
    SLICE_X11Y76         FDPE (Hold_fdpe_C_D)         0.091    -0.432    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.552    -0.629    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.488 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.181    -0.307    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X11Y76         LUT5 (Prop_lut5_I1_O)        0.045    -0.262 r  U_SAD_SSD_CENSUS/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U_SAD_SSD_CENSUS/read_en_reg_i_1_n_0
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.818    -0.871    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y76         FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.106    -0.523    
    SLICE_X11Y76         FDPE (Hold_fdpe_C_D)         0.092    -0.431    U_SAD_SSD_CENSUS/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/j_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.590    -0.591    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X5Y37          FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  U_SAD_SSD_CENSUS/j_reg[4]/Q
                         net (fo=71, routed)          0.181    -0.270    U_SAD_SSD_CENSUS/j[4]
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  U_SAD_SSD_CENSUS/j[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    U_SAD_SSD_CENSUS/j[4]_i_1_n_0
    SLICE_X5Y37          FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.860    -0.830    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X5Y37          FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[4]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.106    -0.485    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.091    -0.394    U_SAD_SSD_CENSUS/j_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/index_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/index_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.867%)  route 0.200ns (49.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.554    -0.627    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X10Y78         FDCE                                         r  U_SAD_SSD_CENSUS/index_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  U_SAD_SSD_CENSUS/index_reg_reg[1]/Q
                         net (fo=25, routed)          0.200    -0.263    U_SAD_SSD_CENSUS/index_reg[1]
    SLICE_X10Y78         LUT3 (Prop_lut3_I2_O)        0.043    -0.220 r  U_SAD_SSD_CENSUS/index_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U_SAD_SSD_CENSUS/index_next__0[2]
    SLICE_X10Y78         FDCE                                         r  U_SAD_SSD_CENSUS/index_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11628, routed)       0.822    -0.868    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X10Y78         FDCE                                         r  U_SAD_SSD_CENSUS/index_reg_reg[2]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.106    -0.521    
    SLICE_X10Y78         FDCE (Hold_fdce_C_D)         0.131    -0.390    U_SAD_SSD_CENSUS/index_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.170    





