Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Mar  6 23:11:59 2021
| Host         : yurigagarin running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a50t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    88 |
|    Minimum number of control sets                        |    88 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   234 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    88 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    29 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             334 |          111 |
| No           | No                    | Yes                    |              29 |            6 |
| No           | Yes                   | No                     |             327 |          133 |
| Yes          | No                    | No                     |             257 |           82 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             772 |          243 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                                                                Enable Signal                                                                                               |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                             |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                             |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           |                                                                                                                                                |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                                |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                            |                                                                                                                                                |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                          | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2__0_n_0                                                                                                                       | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                             |                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                     | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_1_n_0                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                 | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                  | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                 |                3 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                 | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |                1 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                              |                3 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                |                3 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                                |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                      | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                |                6 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                           | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                 | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                     | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |                2 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                      |                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                 | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                 | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                           | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                    | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                 | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |                2 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                 | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                          |                3 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                            |                                                                                                                                                |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                   | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                         |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                      | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |                5 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                |                8 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                         |                6 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                5 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                |                7 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             23 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                               |                3 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                6 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                |               13 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                |                9 |             34 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                |               15 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                            |               15 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                |               10 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               31 |             80 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                            |                                                                                                                                                |               27 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                  |                                                                                                                                                |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               67 |            156 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               78 |            221 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            |                                                                                                                                                |               87 |            268 |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


