// Seed: 2876808256
module module_0;
  wire id_2;
  supply0 id_3, id_4;
  assign id_3 = 1;
  wire id_5;
  id_7(
      .id_0(id_4), .id_1(id_5), .min(id_3), .id_2(-1), .id_3(id_4)
  );
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    input wor id_5,
    output uwire id_6,
    input wire id_7,
    input tri id_8,
    input tri1 id_9,
    output wire id_10,
    input supply1 id_11
);
  assign id_10 = id_8;
  module_0 modCall_1 ();
  assign modCall_1.type_12 = 0;
  wire id_13;
endmodule
