// Seed: 1579612246
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    input wand id_3,
    input tri0 id_4,
    input wire id_5,
    input supply0 id_6,
    output tri0 id_7,
    input tri0 id_8,
    input tri1 id_9
);
  assign id_7 = id_5;
  assign id_7 = 1;
  wire id_11, id_12, id_13, id_14;
  wire id_15;
  wire id_16;
  wire id_17 = id_13;
  tri0 id_18 = (1);
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wire id_3,
    input supply1 id_4,
    output wor id_5,
    input tri0 id_6
);
  wire id_8;
  wire id_9;
  module_0(
      id_0, id_1, id_1, id_0, id_4, id_1, id_6, id_3, id_0, id_2
  );
endmodule
