## EDA Playground

https://www.edaplayground.com/x/HGNw

## Resources

The output relations were built on basics of Digital Systems & basic verilog.
https://steveicarus.github.io/iverilog/

## Output

![Basic Gates out](./assets/output.png "Basic gates Output")
