<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\impl\gwsynthesis\RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 22 22:53:07 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>12321</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6242</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>208</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td style="color: #FF0000;" class = "error">22.627(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>41.202(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-833.572</td>
<td>208</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.157</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>44.020</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.157</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>44.020</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.146</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.783</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.100</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>flashController/data_out_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.737</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.089</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.952</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.079</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>flashController/data_out_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.716</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.056</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.035</td>
<td>cpu_1/IDEX_instr_rs1_2_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.672</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.973</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>flashController/data_out_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.931</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>mem/boot_data_out_28_s7/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.924</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.931</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>mem/boot_data_out_25_s7/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.924</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.920</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>mem/boot_data_out_12_s7/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.914</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.920</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>mem/boot_data_out_4_s7/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.914</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.906</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>flashController/data_out_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.543</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.774</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.412</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.659</td>
<td>cpu_1/IDEX_instr_rs1_2_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.655</td>
<td>cpu_1/IDEX_instr_rs1_2_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.292</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.589</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.226</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.551</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>flashController/data_out_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.520</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>mem/boot_data_out_5_s7/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.520</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>mem/boot_data_out_1_s7/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.515</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>mem/boot_data_out_29_s7/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.509</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.472</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>mem/boot_data_out_10_s7/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.466</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>flashController/data_out_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.103</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.461</td>
<td>cpu_1/IDEX_instr_rs1_2_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.098</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.414</td>
<td>mem/saved_data_addr_7_s0/Q</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/ADB[10]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>2</td>
<td>0.418</td>
<td>mem/saved_data_addr_2_s0/Q</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/ADB[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>3</td>
<td>0.439</td>
<td>mem/saved_data_addr_4_s0/Q</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/ADB[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>counter27mhz/subCounter_7_s0/Q</td>
<td>counter27mhz/subCounter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>counter1mhz/subCounter_2_s0/Q</td>
<td>counter1mhz/subCounter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>counter1mhz/subCounter_3_s0/Q</td>
<td>counter1mhz/subCounter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>counter1mhz/subCounter_10_s0/Q</td>
<td>counter1mhz/subCounter_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>flashController/navigator/bitsToSend_7_s3/Q</td>
<td>flashController/navigator/bitsToSend_7_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>flashController/navigator/bitsToSend_8_s4/Q</td>
<td>flashController/navigator/bitsToSend_8_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>flashController/navigator/bitsToSend_3_s1/Q</td>
<td>flashController/navigator/bitsToSend_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>flashController/navigator/currentByteNum_5_s0/Q</td>
<td>flashController/navigator/currentByteNum_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>flashController/navigator/counter_3_s0/Q</td>
<td>flashController/navigator/counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>flashController/navigator/counter_21_s0/Q</td>
<td>flashController/navigator/counter_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>flashController/navigator/counter_22_s0/Q</td>
<td>flashController/navigator/counter_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>cpu_1/IFID_instrColdStart_s3/Q</td>
<td>cpu_1/IFID_instrColdStart_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>txCounter_5_s3/Q</td>
<td>txCounter_5_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>txCounter_7_s2/Q</td>
<td>txCounter_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>txCounter_8_s2/Q</td>
<td>txCounter_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>txCounter_12_s2/Q</td>
<td>txCounter_12_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>txCounter_14_s2/Q</td>
<td>txCounter_14_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>txCounter_17_s2/Q</td>
<td>txCounter_17_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>counter27mhz/subCounter_2_s0/Q</td>
<td>counter27mhz/subCounter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>counter27mhz/subCounter_4_s0/Q</td>
<td>counter27mhz/subCounter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>counter1mhz/subCounter_0_s0/Q</td>
<td>counter1mhz/subCounter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>counter1mhz/subCounter_7_s0/Q</td>
<td>counter1mhz/subCounter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>30.043</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_20_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.951</td>
</tr>
<tr>
<td>2</td>
<td>30.047</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_22_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.947</td>
</tr>
<tr>
<td>3</td>
<td>30.052</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_27_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.942</td>
</tr>
<tr>
<td>4</td>
<td>30.681</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_19_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.312</td>
</tr>
<tr>
<td>5</td>
<td>30.688</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_24_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.306</td>
</tr>
<tr>
<td>6</td>
<td>30.853</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_11_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.140</td>
</tr>
<tr>
<td>7</td>
<td>30.858</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_14_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.136</td>
</tr>
<tr>
<td>8</td>
<td>31.012</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_24_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.982</td>
</tr>
<tr>
<td>9</td>
<td>31.326</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.668</td>
</tr>
<tr>
<td>10</td>
<td>31.331</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_2_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.663</td>
</tr>
<tr>
<td>11</td>
<td>31.342</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_8_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.651</td>
</tr>
<tr>
<td>12</td>
<td>31.342</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_17_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.651</td>
</tr>
<tr>
<td>13</td>
<td>31.347</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_1_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.647</td>
</tr>
<tr>
<td>14</td>
<td>31.652</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_12_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.341</td>
</tr>
<tr>
<td>15</td>
<td>31.661</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_30_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.332</td>
</tr>
<tr>
<td>16</td>
<td>31.806</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.188</td>
</tr>
<tr>
<td>17</td>
<td>31.811</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_0_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.183</td>
</tr>
<tr>
<td>18</td>
<td>31.811</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.183</td>
</tr>
<tr>
<td>19</td>
<td>31.811</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_3_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.183</td>
</tr>
<tr>
<td>20</td>
<td>31.811</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.183</td>
</tr>
<tr>
<td>21</td>
<td>31.811</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_4_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.183</td>
</tr>
<tr>
<td>22</td>
<td>31.811</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.183</td>
</tr>
<tr>
<td>23</td>
<td>31.811</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_6_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.183</td>
</tr>
<tr>
<td>24</td>
<td>31.811</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.183</td>
</tr>
<tr>
<td>25</td>
<td>31.811</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_7_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.183</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>2</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_3_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>3</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_2_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>4</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_5_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>5</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>6</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_3_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>7</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>8</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>9</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_2_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>10</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>11</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>12</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>13</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_5_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>14</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_7_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>15</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_8_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>16</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>17</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>18</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>19</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>20</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>21</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>22</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>23</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>24</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
<tr>
<td>25</td>
<td>0.736</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.874</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>led_4_s1</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>led_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_21_s2</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_13_s2</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>state_0_s3</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/keepDelayInstr_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/MEMWB_DMemOut_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/IFID_PC_11_s1</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/EXMEM_BranchALUOut_15_s1</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/cpu_regs/data[17]_30_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>37.729</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>38.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>39.160</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>bu/data_read_24_s2/I3</td>
</tr>
<tr>
<td>40.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s2/F</td>
</tr>
<tr>
<td>41.096</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][A]</td>
<td>mem/n173_s11/I2</td>
</tr>
<tr>
<td>42.128</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C36[3][A]</td>
<td style=" background: #97FFFF;">mem/n173_s11/F</td>
</tr>
<tr>
<td>44.088</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>mem/data_mem_0_s7/I3</td>
</tr>
<tr>
<td>45.149</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s7/F</td>
</tr>
<tr>
<td>46.352</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">mem/data_mem_0_data_mem_0_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.627, 37.771%; route: 26.935, 61.188%; tC2Q: 0.458, 1.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>37.729</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>38.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>39.160</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>bu/data_read_24_s2/I3</td>
</tr>
<tr>
<td>40.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s2/F</td>
</tr>
<tr>
<td>41.096</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][A]</td>
<td>mem/n173_s11/I2</td>
</tr>
<tr>
<td>42.128</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C36[3][A]</td>
<td style=" background: #97FFFF;">mem/n173_s11/F</td>
</tr>
<tr>
<td>44.088</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>mem/data_mem_0_s7/I3</td>
</tr>
<tr>
<td>45.149</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s7/F</td>
</tr>
<tr>
<td>46.352</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">mem/data_mem_0_data_mem_0_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.627, 37.771%; route: 26.935, 61.188%; tC2Q: 0.458, 1.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>cpu_1/wRegData_15_s1/I1</td>
</tr>
<tr>
<td>9.242</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s1/F</td>
</tr>
<tr>
<td>11.538</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>12.570</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R24C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>13.748</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>14.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>16.574</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>cpu_1/ALUInA_11_s4/I0</td>
</tr>
<tr>
<td>17.396</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s4/F</td>
</tr>
<tr>
<td>19.357</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>cpu_1/cpu_alu/n51_s5/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s5/F</td>
</tr>
<tr>
<td>20.400</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td>cpu_1/cpu_alu/n51_s3/I1</td>
</tr>
<tr>
<td>21.026</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s3/F</td>
</tr>
<tr>
<td>22.490</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>cpu_1/n2041_s16/I1</td>
</tr>
<tr>
<td>23.115</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2041_s16/F</td>
</tr>
<tr>
<td>23.537</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>cpu_1/n2041_s14/I0</td>
</tr>
<tr>
<td>24.569</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2041_s14/F</td>
</tr>
<tr>
<td>25.395</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>cpu_1/n2041_s6/I3</td>
</tr>
<tr>
<td>26.494</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2041_s6/F</td>
</tr>
<tr>
<td>27.947</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>cpu_1/n2041_s3/I2</td>
</tr>
<tr>
<td>28.979</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2041_s3/F</td>
</tr>
<tr>
<td>31.743</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>mem/saved_data_addr_9_s19/I1</td>
</tr>
<tr>
<td>32.842</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s19/F</td>
</tr>
<tr>
<td>34.785</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>mem/saved_data_addr_9_s14/I1</td>
</tr>
<tr>
<td>35.411</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s14/F</td>
</tr>
<tr>
<td>35.433</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>bu/screen_wen_Z_s1/I1</td>
</tr>
<tr>
<td>36.532</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s1/F</td>
</tr>
<tr>
<td>37.054</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>bu/n217_s14/I0</td>
</tr>
<tr>
<td>37.856</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n217_s14/F</td>
</tr>
<tr>
<td>38.291</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>bu/n217_s16/I1</td>
</tr>
<tr>
<td>39.113</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">bu/n217_s16/F</td>
</tr>
<tr>
<td>40.130</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td>bu/n233_s5/I2</td>
</tr>
<tr>
<td>40.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">bu/n233_s5/F</td>
</tr>
<tr>
<td>40.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td>bu/n233_s3/I0</td>
</tr>
<tr>
<td>41.101</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">bu/n233_s3/O</td>
</tr>
<tr>
<td>42.570</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>bu/data_read_8_s2/I0</td>
</tr>
<tr>
<td>43.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_8_s2/F</td>
</tr>
<tr>
<td>45.016</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>bu/data_read_8_s/I0</td>
</tr>
<tr>
<td>46.115</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_8_s/F</td>
</tr>
<tr>
<td>46.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_8_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.870, 40.815%; route: 25.454, 58.138%; tC2Q: 0.458, 1.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>38.538</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[3][A]</td>
<td>flashController/n7_s3/I0</td>
</tr>
<tr>
<td>39.360</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C39[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>40.852</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][B]</td>
<td>flashController/n545_s23/I3</td>
</tr>
<tr>
<td>41.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C36[3][B]</td>
<td style=" background: #97FFFF;">flashController/n545_s23/F</td>
</tr>
<tr>
<td>42.721</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>flashController/n572_s17/I2</td>
</tr>
<tr>
<td>43.347</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">flashController/n572_s17/F</td>
</tr>
<tr>
<td>44.970</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>flashController/n572_s15/I1</td>
</tr>
<tr>
<td>46.069</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">flashController/n572_s15/F</td>
</tr>
<tr>
<td>46.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>flashController/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>flashController/data_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.388, 37.469%; route: 26.891, 61.483%; tC2Q: 0.458, 1.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>37.729</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>38.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>39.160</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>bu/data_read_24_s2/I3</td>
</tr>
<tr>
<td>40.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s2/F</td>
</tr>
<tr>
<td>41.096</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][A]</td>
<td>mem/n173_s11/I2</td>
</tr>
<tr>
<td>42.128</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C36[3][A]</td>
<td style=" background: #97FFFF;">mem/n173_s11/F</td>
</tr>
<tr>
<td>44.088</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>mem/data_mem_2_s6/I3</td>
</tr>
<tr>
<td>44.713</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_2_s6/F</td>
</tr>
<tr>
<td>46.284</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">mem/data_mem_2_data_mem_2_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.191, 36.838%; route: 27.303, 62.119%; tC2Q: 0.458, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>cpu_1/data_addr_Z_4_s41/I1</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s41/F</td>
</tr>
<tr>
<td>26.410</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td>cpu_1/data_addr_Z_4_s16/I2</td>
</tr>
<tr>
<td>27.442</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s16/F</td>
</tr>
<tr>
<td>28.902</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td>cpu_1/data_addr_Z_4_s15/I0</td>
</tr>
<tr>
<td>30.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R18C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s15/F</td>
</tr>
<tr>
<td>31.807</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[3][B]</td>
<td>flashController/n1278_s5/I3</td>
</tr>
<tr>
<td>32.629</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C29[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1278_s5/F</td>
</tr>
<tr>
<td>34.098</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[3][A]</td>
<td>flashController/n1303_s2/I2</td>
</tr>
<tr>
<td>34.724</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C34[3][A]</td>
<td style=" background: #97FFFF;">flashController/n1303_s2/F</td>
</tr>
<tr>
<td>36.374</td>
<td>1.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>flashController/n1303_s1/I1</td>
</tr>
<tr>
<td>37.406</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R25C38[0][B]</td>
<td style=" background: #97FFFF;">flashController/n1303_s1/F</td>
</tr>
<tr>
<td>38.913</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>flashController/n543_s26/I3</td>
</tr>
<tr>
<td>39.945</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">flashController/n543_s26/F</td>
</tr>
<tr>
<td>41.617</td>
<td>1.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>flashController/n553_s21/I2</td>
</tr>
<tr>
<td>42.419</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">flashController/n553_s21/F</td>
</tr>
<tr>
<td>42.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[3][B]</td>
<td>flashController/n553_s16/I3</td>
</tr>
<tr>
<td>43.937</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C41[3][B]</td>
<td style=" background: #97FFFF;">flashController/n553_s16/F</td>
</tr>
<tr>
<td>45.226</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>flashController/n553_s15/I0</td>
</tr>
<tr>
<td>46.048</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">flashController/n553_s15/F</td>
</tr>
<tr>
<td>46.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>flashController/data_out_20_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>flashController/data_out_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.872, 36.307%; route: 27.386, 62.645%; tC2Q: 0.458, 1.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>37.729</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>38.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>39.160</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>bu/data_read_24_s2/I3</td>
</tr>
<tr>
<td>40.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s2/F</td>
</tr>
<tr>
<td>41.096</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][A]</td>
<td>mem/n173_s11/I2</td>
</tr>
<tr>
<td>42.128</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C36[3][A]</td>
<td style=" background: #97FFFF;">mem/n173_s11/F</td>
</tr>
<tr>
<td>44.088</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>mem/data_mem_2_s6/I3</td>
</tr>
<tr>
<td>44.713</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_2_s6/F</td>
</tr>
<tr>
<td>46.251</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">mem/data_mem_2_data_mem_2_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.191, 36.866%; route: 27.269, 62.091%; tC2Q: 0.458, 1.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>cpu_1/IDEX_instr_rs1_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C16[0][B]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs1_2_s1/Q</td>
</tr>
<tr>
<td>4.896</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/I1</td>
</tr>
<tr>
<td>5.941</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.998</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.753</td>
<td>1.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>cpu_1/ALUInA_30_s4/I2</td>
</tr>
<tr>
<td>8.379</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s4/F</td>
</tr>
<tr>
<td>11.050</td>
<td>2.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][B]</td>
<td>cpu_1/ALUInA_30_s1/I0</td>
</tr>
<tr>
<td>11.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s1/F</td>
</tr>
<tr>
<td>13.359</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>cpu_1/ALUInA_28_s1/I3</td>
</tr>
<tr>
<td>14.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_28_s1/F</td>
</tr>
<tr>
<td>15.974</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>cpu_1/ALUInA_28_s0/I0</td>
</tr>
<tr>
<td>17.006</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_28_s0/F</td>
</tr>
<tr>
<td>18.961</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td>cpu_1/cpu_alu/n60_s4/I1</td>
</tr>
<tr>
<td>19.586</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n60_s4/F</td>
</tr>
<tr>
<td>20.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>cpu_1/cpu_alu/n60_s3/I0</td>
</tr>
<tr>
<td>20.830</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n60_s3/F</td>
</tr>
<tr>
<td>22.136</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>cpu_1/data_addr_Z_7_s31/I0</td>
</tr>
<tr>
<td>22.958</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s31/F</td>
</tr>
<tr>
<td>24.108</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>cpu_1/data_addr_Z_7_s21/I2</td>
</tr>
<tr>
<td>25.134</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s21/F</td>
</tr>
<tr>
<td>25.555</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>cpu_1/data_addr_Z_7_s17/I2</td>
</tr>
<tr>
<td>26.181</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s17/F</td>
</tr>
<tr>
<td>27.470</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>cpu_1/data_addr_Z_7_s16/I0</td>
</tr>
<tr>
<td>28.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s16/F</td>
</tr>
<tr>
<td>29.927</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>cpu_1/data_addr_Z_7_s15/I1</td>
</tr>
<tr>
<td>30.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s15/F</td>
</tr>
<tr>
<td>33.386</td>
<td>2.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>flashController/n1278_s3/I0</td>
</tr>
<tr>
<td>34.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R21C37[0][A]</td>
<td style=" background: #97FFFF;">flashController/n1278_s3/F</td>
</tr>
<tr>
<td>35.977</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][B]</td>
<td>bu/btn_ren_Z_s1/I1</td>
</tr>
<tr>
<td>36.603</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C33[2][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s1/F</td>
</tr>
<tr>
<td>38.100</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>bu/data_read_29_s6/I0</td>
</tr>
<tr>
<td>38.922</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s6/F</td>
</tr>
<tr>
<td>40.429</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>bu/data_read_29_s5/I2</td>
</tr>
<tr>
<td>41.528</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s5/F</td>
</tr>
<tr>
<td>43.801</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>bu/data_read_29_s2/I2</td>
</tr>
<tr>
<td>44.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s2/F</td>
</tr>
<tr>
<td>44.905</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>bu/data_read_29_s/I2</td>
</tr>
<tr>
<td>46.004</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s/F</td>
</tr>
<tr>
<td>46.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_29_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.870, 36.339%; route: 27.344, 62.612%; tC2Q: 0.458, 1.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>38.538</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[3][A]</td>
<td>flashController/n7_s3/I0</td>
</tr>
<tr>
<td>39.360</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C39[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>40.852</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][B]</td>
<td>flashController/n545_s23/I3</td>
</tr>
<tr>
<td>41.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C36[3][B]</td>
<td style=" background: #97FFFF;">flashController/n545_s23/F</td>
</tr>
<tr>
<td>43.205</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[2][A]</td>
<td>flashController/n563_s17/I2</td>
</tr>
<tr>
<td>43.831</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C38[2][A]</td>
<td style=" background: #97FFFF;">flashController/n563_s17/F</td>
</tr>
<tr>
<td>45.120</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>flashController/n563_s15/I1</td>
</tr>
<tr>
<td>45.942</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">flashController/n563_s15/F</td>
</tr>
<tr>
<td>45.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">flashController/data_out_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>flashController/data_out_10_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>flashController/data_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.111, 36.943%; route: 27.041, 62.006%; tC2Q: 0.458, 1.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/boot_data_out_28_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>37.729</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>38.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>39.160</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>bu/data_read_24_s2/I3</td>
</tr>
<tr>
<td>40.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s2/F</td>
</tr>
<tr>
<td>41.239</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td>mem/n355_s7/I0</td>
</tr>
<tr>
<td>42.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C37[3][B]</td>
<td style=" background: #97FFFF;">mem/n355_s7/F</td>
</tr>
<tr>
<td>43.151</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>mem/boot_data_out_0_s63/I1</td>
</tr>
<tr>
<td>43.776</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">mem/boot_data_out_0_s63/F</td>
</tr>
<tr>
<td>46.256</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[0][A]</td>
<td style=" font-weight:bold;">mem/boot_data_out_28_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[0][A]</td>
<td>mem/boot_data_out_28_s7/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C23[0][A]</td>
<td>mem/boot_data_out_28_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.258, 37.014%; route: 27.208, 61.943%; tC2Q: 0.458, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/boot_data_out_25_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>37.729</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>38.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>39.160</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>bu/data_read_24_s2/I3</td>
</tr>
<tr>
<td>40.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s2/F</td>
</tr>
<tr>
<td>41.239</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td>mem/n355_s7/I0</td>
</tr>
<tr>
<td>42.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C37[3][B]</td>
<td style=" background: #97FFFF;">mem/n355_s7/F</td>
</tr>
<tr>
<td>43.151</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>mem/boot_data_out_0_s63/I1</td>
</tr>
<tr>
<td>43.776</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">mem/boot_data_out_0_s63/F</td>
</tr>
<tr>
<td>46.256</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[0][B]</td>
<td style=" font-weight:bold;">mem/boot_data_out_25_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[0][B]</td>
<td>mem/boot_data_out_25_s7/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C23[0][B]</td>
<td>mem/boot_data_out_25_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.258, 37.014%; route: 27.208, 61.943%; tC2Q: 0.458, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/boot_data_out_12_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>37.729</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>38.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>39.160</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>bu/data_read_24_s2/I3</td>
</tr>
<tr>
<td>40.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s2/F</td>
</tr>
<tr>
<td>41.239</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td>mem/n355_s7/I0</td>
</tr>
<tr>
<td>42.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C37[3][B]</td>
<td style=" background: #97FFFF;">mem/n355_s7/F</td>
</tr>
<tr>
<td>43.151</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>mem/boot_data_out_0_s63/I1</td>
</tr>
<tr>
<td>43.776</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">mem/boot_data_out_0_s63/F</td>
</tr>
<tr>
<td>46.246</td>
<td>2.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" font-weight:bold;">mem/boot_data_out_12_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>mem/boot_data_out_12_s7/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>mem/boot_data_out_12_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.258, 37.023%; route: 27.197, 61.934%; tC2Q: 0.458, 1.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/boot_data_out_4_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>37.729</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>38.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>39.160</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>bu/data_read_24_s2/I3</td>
</tr>
<tr>
<td>40.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s2/F</td>
</tr>
<tr>
<td>41.239</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td>mem/n355_s7/I0</td>
</tr>
<tr>
<td>42.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C37[3][B]</td>
<td style=" background: #97FFFF;">mem/n355_s7/F</td>
</tr>
<tr>
<td>43.151</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>mem/boot_data_out_0_s63/I1</td>
</tr>
<tr>
<td>43.776</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">mem/boot_data_out_0_s63/F</td>
</tr>
<tr>
<td>46.246</td>
<td>2.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" font-weight:bold;">mem/boot_data_out_4_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>mem/boot_data_out_4_s7/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>mem/boot_data_out_4_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.258, 37.023%; route: 27.197, 61.934%; tC2Q: 0.458, 1.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>38.538</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[3][A]</td>
<td>flashController/n7_s3/I0</td>
</tr>
<tr>
<td>39.360</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C39[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>40.852</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][B]</td>
<td>flashController/n545_s23/I3</td>
</tr>
<tr>
<td>41.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C36[3][B]</td>
<td style=" background: #97FFFF;">flashController/n545_s23/F</td>
</tr>
<tr>
<td>42.716</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>flashController/n573_s17/I2</td>
</tr>
<tr>
<td>43.538</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">flashController/n573_s17/F</td>
</tr>
<tr>
<td>44.843</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>flashController/n573_s15/I1</td>
</tr>
<tr>
<td>45.875</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">flashController/n573_s15/F</td>
</tr>
<tr>
<td>45.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">flashController/data_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>flashController/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>flashController/data_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.517, 37.932%; route: 26.568, 61.015%; tC2Q: 0.458, 1.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>cpu_1/wRegData_15_s1/I1</td>
</tr>
<tr>
<td>9.242</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s1/F</td>
</tr>
<tr>
<td>11.538</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>12.570</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R24C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>13.748</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>14.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>16.574</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>cpu_1/ALUInA_11_s4/I0</td>
</tr>
<tr>
<td>17.396</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s4/F</td>
</tr>
<tr>
<td>19.357</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>cpu_1/cpu_alu/n51_s5/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s5/F</td>
</tr>
<tr>
<td>20.400</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td>cpu_1/cpu_alu/n51_s3/I1</td>
</tr>
<tr>
<td>21.026</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s3/F</td>
</tr>
<tr>
<td>22.490</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>cpu_1/n2041_s16/I1</td>
</tr>
<tr>
<td>23.115</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2041_s16/F</td>
</tr>
<tr>
<td>23.537</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>cpu_1/n2041_s14/I0</td>
</tr>
<tr>
<td>24.569</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2041_s14/F</td>
</tr>
<tr>
<td>25.395</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>cpu_1/n2041_s6/I3</td>
</tr>
<tr>
<td>26.494</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2041_s6/F</td>
</tr>
<tr>
<td>27.947</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>cpu_1/n2041_s3/I2</td>
</tr>
<tr>
<td>28.979</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2041_s3/F</td>
</tr>
<tr>
<td>31.743</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>mem/saved_data_addr_9_s19/I1</td>
</tr>
<tr>
<td>32.842</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s19/F</td>
</tr>
<tr>
<td>34.785</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>mem/saved_data_addr_9_s14/I1</td>
</tr>
<tr>
<td>35.411</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s14/F</td>
</tr>
<tr>
<td>35.918</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td>bu/data_read_31_s11/I1</td>
</tr>
<tr>
<td>36.950</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R17C35[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s11/F</td>
</tr>
<tr>
<td>38.623</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>bu/data_read_26_s5/I3</td>
</tr>
<tr>
<td>39.722</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_26_s5/F</td>
</tr>
<tr>
<td>41.655</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>bu/data_read_26_s3/I2</td>
</tr>
<tr>
<td>42.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_26_s3/F</td>
</tr>
<tr>
<td>43.491</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[1][A]</td>
<td>bu/data_read_26_s1/I3</td>
</tr>
<tr>
<td>44.313</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C28[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_26_s1/F</td>
</tr>
<tr>
<td>45.117</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td>bu/data_read_26_s/I2</td>
</tr>
<tr>
<td>45.743</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_26_s/F</td>
</tr>
<tr>
<td>45.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_26_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.866, 38.851%; route: 26.087, 60.093%; tC2Q: 0.458, 1.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>cpu_1/IDEX_instr_rs1_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C16[0][B]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs1_2_s1/Q</td>
</tr>
<tr>
<td>4.896</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/I1</td>
</tr>
<tr>
<td>5.941</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.998</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.753</td>
<td>1.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>cpu_1/ALUInA_30_s4/I2</td>
</tr>
<tr>
<td>8.379</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s4/F</td>
</tr>
<tr>
<td>11.050</td>
<td>2.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][B]</td>
<td>cpu_1/ALUInA_30_s1/I0</td>
</tr>
<tr>
<td>11.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s1/F</td>
</tr>
<tr>
<td>13.359</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>cpu_1/ALUInA_28_s1/I3</td>
</tr>
<tr>
<td>14.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_28_s1/F</td>
</tr>
<tr>
<td>15.974</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>cpu_1/ALUInA_28_s0/I0</td>
</tr>
<tr>
<td>17.006</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_28_s0/F</td>
</tr>
<tr>
<td>18.961</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td>cpu_1/cpu_alu/n60_s4/I1</td>
</tr>
<tr>
<td>19.586</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n60_s4/F</td>
</tr>
<tr>
<td>20.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>cpu_1/cpu_alu/n60_s3/I0</td>
</tr>
<tr>
<td>20.830</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n60_s3/F</td>
</tr>
<tr>
<td>22.136</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>cpu_1/data_addr_Z_7_s31/I0</td>
</tr>
<tr>
<td>22.958</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s31/F</td>
</tr>
<tr>
<td>24.108</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>cpu_1/data_addr_Z_7_s21/I2</td>
</tr>
<tr>
<td>25.134</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s21/F</td>
</tr>
<tr>
<td>25.555</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>cpu_1/data_addr_Z_7_s17/I2</td>
</tr>
<tr>
<td>26.181</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s17/F</td>
</tr>
<tr>
<td>27.470</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>cpu_1/data_addr_Z_7_s16/I0</td>
</tr>
<tr>
<td>28.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s16/F</td>
</tr>
<tr>
<td>29.927</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>cpu_1/data_addr_Z_7_s15/I1</td>
</tr>
<tr>
<td>30.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s15/F</td>
</tr>
<tr>
<td>33.386</td>
<td>2.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>flashController/n1278_s3/I0</td>
</tr>
<tr>
<td>34.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R21C37[0][A]</td>
<td style=" background: #97FFFF;">flashController/n1278_s3/F</td>
</tr>
<tr>
<td>35.977</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][B]</td>
<td>bu/btn_ren_Z_s1/I1</td>
</tr>
<tr>
<td>36.603</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C33[2][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s1/F</td>
</tr>
<tr>
<td>38.100</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>bu/data_read_29_s6/I0</td>
</tr>
<tr>
<td>38.922</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s6/F</td>
</tr>
<tr>
<td>40.397</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>bu/data_read_25_s4/I2</td>
</tr>
<tr>
<td>41.429</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_25_s4/F</td>
</tr>
<tr>
<td>43.558</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>bu/data_read_25_s1/I2</td>
</tr>
<tr>
<td>44.590</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_25_s1/F</td>
</tr>
<tr>
<td>44.596</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[0][B]</td>
<td>bu/data_read_25_s/I2</td>
</tr>
<tr>
<td>45.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_25_s/F</td>
</tr>
<tr>
<td>45.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_25_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.669, 36.191%; route: 27.168, 62.751%; tC2Q: 0.458, 1.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>cpu_1/IDEX_instr_rs1_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C16[0][B]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs1_2_s1/Q</td>
</tr>
<tr>
<td>4.896</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/I1</td>
</tr>
<tr>
<td>5.941</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.998</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.753</td>
<td>1.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>cpu_1/ALUInA_30_s4/I2</td>
</tr>
<tr>
<td>8.379</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s4/F</td>
</tr>
<tr>
<td>11.050</td>
<td>2.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][B]</td>
<td>cpu_1/ALUInA_30_s1/I0</td>
</tr>
<tr>
<td>11.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s1/F</td>
</tr>
<tr>
<td>13.359</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>cpu_1/ALUInA_28_s1/I3</td>
</tr>
<tr>
<td>14.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_28_s1/F</td>
</tr>
<tr>
<td>15.974</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>cpu_1/ALUInA_28_s0/I0</td>
</tr>
<tr>
<td>17.006</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_28_s0/F</td>
</tr>
<tr>
<td>18.961</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td>cpu_1/cpu_alu/n60_s4/I1</td>
</tr>
<tr>
<td>19.586</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n60_s4/F</td>
</tr>
<tr>
<td>20.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>cpu_1/cpu_alu/n60_s3/I0</td>
</tr>
<tr>
<td>20.830</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n60_s3/F</td>
</tr>
<tr>
<td>22.136</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>cpu_1/data_addr_Z_7_s31/I0</td>
</tr>
<tr>
<td>22.958</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s31/F</td>
</tr>
<tr>
<td>24.108</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>cpu_1/data_addr_Z_7_s21/I2</td>
</tr>
<tr>
<td>25.134</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s21/F</td>
</tr>
<tr>
<td>25.555</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>cpu_1/data_addr_Z_7_s17/I2</td>
</tr>
<tr>
<td>26.181</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s17/F</td>
</tr>
<tr>
<td>27.470</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>cpu_1/data_addr_Z_7_s16/I0</td>
</tr>
<tr>
<td>28.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s16/F</td>
</tr>
<tr>
<td>29.927</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>cpu_1/data_addr_Z_7_s15/I1</td>
</tr>
<tr>
<td>30.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s15/F</td>
</tr>
<tr>
<td>33.386</td>
<td>2.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>flashController/n1278_s3/I0</td>
</tr>
<tr>
<td>34.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R21C37[0][A]</td>
<td style=" background: #97FFFF;">flashController/n1278_s3/F</td>
</tr>
<tr>
<td>35.977</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][B]</td>
<td>bu/btn_ren_Z_s1/I1</td>
</tr>
<tr>
<td>36.603</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C33[2][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s1/F</td>
</tr>
<tr>
<td>38.100</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>bu/data_read_29_s6/I0</td>
</tr>
<tr>
<td>38.922</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s6/F</td>
</tr>
<tr>
<td>40.255</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>bu/data_read_28_s4/I2</td>
</tr>
<tr>
<td>41.287</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s4/F</td>
</tr>
<tr>
<td>43.080</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>bu/data_read_28_s8/I3</td>
</tr>
<tr>
<td>44.106</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s8/F</td>
</tr>
<tr>
<td>44.525</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[0][A]</td>
<td>bu/data_read_28_s/I0</td>
</tr>
<tr>
<td>45.624</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C23[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s/F</td>
</tr>
<tr>
<td>45.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_28_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C23[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.730, 36.335%; route: 27.104, 62.607%; tC2Q: 0.458, 1.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>cpu_1/wRegData_15_s1/I1</td>
</tr>
<tr>
<td>9.242</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s1/F</td>
</tr>
<tr>
<td>11.538</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>12.570</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R24C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>13.748</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>14.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>16.574</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>cpu_1/ALUInA_11_s4/I0</td>
</tr>
<tr>
<td>17.396</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s4/F</td>
</tr>
<tr>
<td>19.357</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>cpu_1/cpu_alu/n51_s5/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s5/F</td>
</tr>
<tr>
<td>20.400</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td>cpu_1/cpu_alu/n51_s3/I1</td>
</tr>
<tr>
<td>21.026</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s3/F</td>
</tr>
<tr>
<td>22.490</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>cpu_1/n2041_s16/I1</td>
</tr>
<tr>
<td>23.115</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2041_s16/F</td>
</tr>
<tr>
<td>23.537</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>cpu_1/n2041_s14/I0</td>
</tr>
<tr>
<td>24.569</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2041_s14/F</td>
</tr>
<tr>
<td>25.395</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>cpu_1/n2041_s6/I3</td>
</tr>
<tr>
<td>26.494</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2041_s6/F</td>
</tr>
<tr>
<td>27.947</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>cpu_1/n2041_s3/I2</td>
</tr>
<tr>
<td>28.979</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2041_s3/F</td>
</tr>
<tr>
<td>31.743</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>mem/saved_data_addr_9_s19/I1</td>
</tr>
<tr>
<td>32.842</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s19/F</td>
</tr>
<tr>
<td>34.785</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>mem/saved_data_addr_9_s14/I1</td>
</tr>
<tr>
<td>35.411</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s14/F</td>
</tr>
<tr>
<td>35.433</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>bu/screen_wen_Z_s1/I1</td>
</tr>
<tr>
<td>36.532</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">bu/screen_wen_Z_s1/F</td>
</tr>
<tr>
<td>37.054</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>bu/n217_s14/I0</td>
</tr>
<tr>
<td>37.876</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n217_s14/F</td>
</tr>
<tr>
<td>38.729</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td>bu/data_read_31_s19/I3</td>
</tr>
<tr>
<td>39.761</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s19/F</td>
</tr>
<tr>
<td>41.050</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>bu/data_read_31_s0/I2</td>
</tr>
<tr>
<td>41.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s0/F</td>
</tr>
<tr>
<td>44.459</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[2][A]</td>
<td>bu/data_read_31_s/I0</td>
</tr>
<tr>
<td>45.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C20[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s/F</td>
</tr>
<tr>
<td>45.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.129, 39.626%; route: 25.639, 59.313%; tC2Q: 0.458, 1.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>38.538</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[3][A]</td>
<td>flashController/n7_s3/I0</td>
</tr>
<tr>
<td>39.360</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C39[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>40.852</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][B]</td>
<td>flashController/n545_s23/I3</td>
</tr>
<tr>
<td>41.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C36[3][B]</td>
<td style=" background: #97FFFF;">flashController/n545_s23/F</td>
</tr>
<tr>
<td>43.201</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td>flashController/n555_s17/I2</td>
</tr>
<tr>
<td>44.003</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">flashController/n555_s17/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>flashController/n555_s15/I1</td>
</tr>
<tr>
<td>45.520</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">flashController/n555_s15/F</td>
</tr>
<tr>
<td>45.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>flashController/data_out_18_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>flashController/data_out_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.564, 38.353%; route: 26.166, 60.586%; tC2Q: 0.458, 1.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/boot_data_out_5_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>37.729</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>38.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>39.160</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>bu/data_read_24_s2/I3</td>
</tr>
<tr>
<td>40.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s2/F</td>
</tr>
<tr>
<td>41.239</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td>mem/n355_s7/I0</td>
</tr>
<tr>
<td>42.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C37[3][B]</td>
<td style=" background: #97FFFF;">mem/n355_s7/F</td>
</tr>
<tr>
<td>43.151</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>mem/boot_data_out_0_s63/I1</td>
</tr>
<tr>
<td>43.776</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">mem/boot_data_out_0_s63/F</td>
</tr>
<tr>
<td>45.846</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td style=" font-weight:bold;">mem/boot_data_out_5_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>mem/boot_data_out_5_s7/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>mem/boot_data_out_5_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.258, 37.363%; route: 26.797, 61.584%; tC2Q: 0.458, 1.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/boot_data_out_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>37.729</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>38.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>39.160</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>bu/data_read_24_s2/I3</td>
</tr>
<tr>
<td>40.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s2/F</td>
</tr>
<tr>
<td>41.239</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td>mem/n355_s7/I0</td>
</tr>
<tr>
<td>42.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C37[3][B]</td>
<td style=" background: #97FFFF;">mem/n355_s7/F</td>
</tr>
<tr>
<td>43.151</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>mem/boot_data_out_0_s63/I1</td>
</tr>
<tr>
<td>43.776</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">mem/boot_data_out_0_s63/F</td>
</tr>
<tr>
<td>45.846</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td style=" font-weight:bold;">mem/boot_data_out_1_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>mem/boot_data_out_1_s7/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>mem/boot_data_out_1_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.258, 37.363%; route: 26.797, 61.584%; tC2Q: 0.458, 1.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/boot_data_out_29_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>37.729</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>38.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>39.160</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>bu/data_read_24_s2/I3</td>
</tr>
<tr>
<td>40.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s2/F</td>
</tr>
<tr>
<td>41.239</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td>mem/n355_s7/I0</td>
</tr>
<tr>
<td>42.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C37[3][B]</td>
<td style=" background: #97FFFF;">mem/n355_s7/F</td>
</tr>
<tr>
<td>43.151</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>mem/boot_data_out_0_s63/I1</td>
</tr>
<tr>
<td>43.776</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">mem/boot_data_out_0_s63/F</td>
</tr>
<tr>
<td>45.841</td>
<td>2.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" font-weight:bold;">mem/boot_data_out_29_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>mem/boot_data_out_29_s7/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>mem/boot_data_out_29_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.258, 37.367%; route: 26.793, 61.580%; tC2Q: 0.458, 1.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/boot_data_out_10_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>37.729</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>38.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>39.160</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>bu/data_read_24_s2/I3</td>
</tr>
<tr>
<td>40.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s2/F</td>
</tr>
<tr>
<td>41.239</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][B]</td>
<td>mem/n355_s7/I0</td>
</tr>
<tr>
<td>42.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C37[3][B]</td>
<td style=" background: #97FFFF;">mem/n355_s7/F</td>
</tr>
<tr>
<td>43.151</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>mem/boot_data_out_0_s63/I1</td>
</tr>
<tr>
<td>43.776</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">mem/boot_data_out_0_s63/F</td>
</tr>
<tr>
<td>45.798</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][B]</td>
<td style=" font-weight:bold;">mem/boot_data_out_10_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][B]</td>
<td>mem/boot_data_out_10_s7/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[2][B]</td>
<td>mem/boot_data_out_10_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.258, 37.404%; route: 26.750, 61.541%; tC2Q: 0.458, 1.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>cpu_1/wRegData_15_s3/I2</td>
</tr>
<tr>
<td>6.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_15_s3/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu_1/wRegData_7_s3/I0</td>
</tr>
<tr>
<td>8.769</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_7_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td>cpu_1/wRegData_24_s1/I1</td>
</tr>
<tr>
<td>11.355</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_24_s1/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>cpu_1/wRegData_17_s0/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_17_s0/F</td>
</tr>
<tr>
<td>15.507</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>cpu_1/ALUInA_17_s0/I0</td>
</tr>
<tr>
<td>16.329</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_17_s0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>cpu_1/cpu_alu/n49_s4/I1</td>
</tr>
<tr>
<td>19.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s4/F</td>
</tr>
<tr>
<td>20.596</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>cpu_1/cpu_alu/n49_s2/I1</td>
</tr>
<tr>
<td>21.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n49_s2/F</td>
</tr>
<tr>
<td>23.253</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu_1/data_addr_Z_4_s32/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_4_s32/F</td>
</tr>
<tr>
<td>24.299</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td>cpu_1/data_addr_Z_12_s20/I0</td>
</tr>
<tr>
<td>25.121</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s20/F</td>
</tr>
<tr>
<td>25.926</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>cpu_1/data_addr_Z_12_s6/I2</td>
</tr>
<tr>
<td>26.552</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s6/F</td>
</tr>
<tr>
<td>26.557</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>cpu_1/data_addr_Z_12_s0/I2</td>
</tr>
<tr>
<td>27.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s0/F</td>
</tr>
<tr>
<td>29.047</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>cpu_1/data_addr_Z_12_s/I0</td>
</tr>
<tr>
<td>30.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>32.277</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mem/saved_data_addr_9_s21/I2</td>
</tr>
<tr>
<td>33.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_9_s21/F</td>
</tr>
<tr>
<td>34.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>bu/n143_s7/I2</td>
</tr>
<tr>
<td>35.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">bu/n143_s7/F</td>
</tr>
<tr>
<td>35.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>bu/n143_s3/I1</td>
</tr>
<tr>
<td>36.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">bu/n143_s3/F</td>
</tr>
<tr>
<td>38.535</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][B]</td>
<td>flashController/n545_s19/I0</td>
</tr>
<tr>
<td>39.357</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C38[3][B]</td>
<td style=" background: #97FFFF;">flashController/n545_s19/F</td>
</tr>
<tr>
<td>40.843</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>flashController/n548_s22/I0</td>
</tr>
<tr>
<td>41.942</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">flashController/n548_s22/F</td>
</tr>
<tr>
<td>43.231</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td>flashController/n548_s18/I3</td>
</tr>
<tr>
<td>44.330</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">flashController/n548_s18/F</td>
</tr>
<tr>
<td>44.336</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td>flashController/n548_s15/I3</td>
</tr>
<tr>
<td>45.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">flashController/n548_s15/F</td>
</tr>
<tr>
<td>45.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" font-weight:bold;">flashController/data_out_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td>flashController/data_out_25_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C38[2][A]</td>
<td>flashController/data_out_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.928, 39.274%; route: 25.716, 59.663%; tC2Q: 0.458, 1.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>cpu_1/IDEX_instr_rs1_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C16[0][B]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs1_2_s1/Q</td>
</tr>
<tr>
<td>4.896</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/I1</td>
</tr>
<tr>
<td>5.941</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>5.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>5.998</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>5.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C30[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.753</td>
<td>1.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>cpu_1/ALUInA_30_s4/I2</td>
</tr>
<tr>
<td>8.379</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s4/F</td>
</tr>
<tr>
<td>11.050</td>
<td>2.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][B]</td>
<td>cpu_1/ALUInA_30_s1/I0</td>
</tr>
<tr>
<td>11.872</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s1/F</td>
</tr>
<tr>
<td>13.359</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>cpu_1/ALUInA_28_s1/I3</td>
</tr>
<tr>
<td>14.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_28_s1/F</td>
</tr>
<tr>
<td>15.974</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>cpu_1/ALUInA_28_s0/I0</td>
</tr>
<tr>
<td>17.006</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_28_s0/F</td>
</tr>
<tr>
<td>18.961</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td>cpu_1/cpu_alu/n60_s4/I1</td>
</tr>
<tr>
<td>19.586</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n60_s4/F</td>
</tr>
<tr>
<td>20.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>cpu_1/cpu_alu/n60_s3/I0</td>
</tr>
<tr>
<td>20.830</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n60_s3/F</td>
</tr>
<tr>
<td>22.136</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>cpu_1/data_addr_Z_7_s31/I0</td>
</tr>
<tr>
<td>22.958</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s31/F</td>
</tr>
<tr>
<td>24.108</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>cpu_1/data_addr_Z_7_s21/I2</td>
</tr>
<tr>
<td>25.134</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s21/F</td>
</tr>
<tr>
<td>25.555</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>cpu_1/data_addr_Z_7_s17/I2</td>
</tr>
<tr>
<td>26.181</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s17/F</td>
</tr>
<tr>
<td>27.470</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>cpu_1/data_addr_Z_7_s16/I0</td>
</tr>
<tr>
<td>28.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s16/F</td>
</tr>
<tr>
<td>29.927</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>cpu_1/data_addr_Z_7_s15/I1</td>
</tr>
<tr>
<td>30.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_7_s15/F</td>
</tr>
<tr>
<td>33.386</td>
<td>2.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>flashController/n1278_s3/I0</td>
</tr>
<tr>
<td>34.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R21C37[0][A]</td>
<td style=" background: #97FFFF;">flashController/n1278_s3/F</td>
</tr>
<tr>
<td>35.977</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][B]</td>
<td>bu/btn_ren_Z_s1/I1</td>
</tr>
<tr>
<td>36.603</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C33[2][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s1/F</td>
</tr>
<tr>
<td>38.100</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>bu/data_read_29_s6/I0</td>
</tr>
<tr>
<td>38.922</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s6/F</td>
</tr>
<tr>
<td>40.244</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>bu/data_read_23_s3/I1</td>
</tr>
<tr>
<td>41.066</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s3/F</td>
</tr>
<tr>
<td>43.503</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>bu/data_read_23_s1/I3</td>
</tr>
<tr>
<td>44.602</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s1/F</td>
</tr>
<tr>
<td>44.608</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>bu/data_read_23_s/I2</td>
</tr>
<tr>
<td>45.430</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s/F</td>
</tr>
<tr>
<td>45.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.316, 35.538%; route: 27.324, 63.399%; tC2Q: 0.458, 1.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/saved_data_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>mem/saved_data_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">mem/saved_data_addr_7_s0/Q</td>
</tr>
<tr>
<td>2.151</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">mem/data_mem_0_data_mem_0_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.956%; tC2Q: 0.333, 58.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/saved_data_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td>mem/saved_data_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C36[2][A]</td>
<td style=" font-weight:bold;">mem/saved_data_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.155</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">mem/data_mem_0_data_mem_0_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.337%; tC2Q: 0.333, 57.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/saved_data_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>mem/saved_data_addr_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C35[2][B]</td>
<td style=" font-weight:bold;">mem/saved_data_addr_4_s0/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">mem/data_mem_0_data_mem_0_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter27mhz/subCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter27mhz/subCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>counter27mhz/subCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_7_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>counter27mhz/n56_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">counter27mhz/n56_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>counter27mhz/subCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>counter27mhz/subCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter1mhz/subCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>counter1mhz/subCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>counter1mhz/n64_s2/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">counter1mhz/n64_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>counter1mhz/subCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>counter1mhz/subCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter1mhz/subCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>counter1mhz/subCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C39[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>counter1mhz/n63_s2/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">counter1mhz/n63_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>counter1mhz/subCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>counter1mhz/subCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter1mhz/subCounter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>counter1mhz/subCounter_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_10_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>counter1mhz/n56_s2/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">counter1mhz/n56_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>counter1mhz/subCounter_10_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>counter1mhz/subCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/bitsToSend_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/bitsToSend_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>flashController/navigator/bitsToSend_7_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/bitsToSend_7_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>flashController/navigator/n46_s7/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n46_s7/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/bitsToSend_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>flashController/navigator/bitsToSend_7_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>flashController/navigator/bitsToSend_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/bitsToSend_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/bitsToSend_8_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>flashController/navigator/bitsToSend_8_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C44[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/bitsToSend_8_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>flashController/navigator/n45_s6/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n45_s6/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/bitsToSend_8_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>flashController/navigator/bitsToSend_8_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>flashController/navigator/bitsToSend_8_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/bitsToSend_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/bitsToSend_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>flashController/navigator/bitsToSend_3_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C46[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/bitsToSend_3_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>flashController/navigator/n50_s4/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n50_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/bitsToSend_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>flashController/navigator/bitsToSend_3_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>flashController/navigator/bitsToSend_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/currentByteNum_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/currentByteNum_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>flashController/navigator/currentByteNum_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C42[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/currentByteNum_5_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>flashController/navigator/n2391_s21/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n2391_s21/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" font-weight:bold;">flashController/navigator/currentByteNum_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>flashController/navigator/currentByteNum_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>flashController/navigator/currentByteNum_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>flashController/navigator/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C45[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>flashController/navigator/n2129_s17/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n2129_s17/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>flashController/navigator/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>flashController/navigator/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>flashController/navigator/counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_21_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>flashController/navigator/n2111_s17/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n2111_s17/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>flashController/navigator/counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>flashController/navigator/counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>flashController/navigator/counter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/navigator/counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>flashController/navigator/counter_22_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C44[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_22_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>flashController/navigator/n2110_s17/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td style=" background: #97FFFF;">flashController/navigator/n2110_s17/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td style=" font-weight:bold;">flashController/navigator/counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>flashController/navigator/counter_22_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>flashController/navigator/counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IFID_instrColdStart_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/IFID_instrColdStart_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C29[1][A]</td>
<td>cpu_1/IFID_instrColdStart_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C29[1][A]</td>
<td style=" font-weight:bold;">cpu_1/IFID_instrColdStart_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C29[1][A]</td>
<td>cpu_1/n734_s6/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n734_s6/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C29[1][A]</td>
<td style=" font-weight:bold;">cpu_1/IFID_instrColdStart_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C29[1][A]</td>
<td>cpu_1/IFID_instrColdStart_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C29[1][A]</td>
<td>cpu_1/IFID_instrColdStart_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>txCounter_5_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">txCounter_5_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>n696_s13/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" background: #97FFFF;">n696_s13/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">txCounter_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>txCounter_5_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>txCounter_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>txCounter_7_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td style=" font-weight:bold;">txCounter_7_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>n692_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">n692_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" font-weight:bold;">txCounter_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>txCounter_7_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>txCounter_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>txCounter_8_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">txCounter_8_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>n690_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">n690_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">txCounter_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>txCounter_8_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>txCounter_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_12_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>txCounter_12_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C44[0][A]</td>
<td style=" font-weight:bold;">txCounter_12_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>n682_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" background: #97FFFF;">n682_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" font-weight:bold;">txCounter_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>txCounter_12_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>txCounter_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_14_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>txCounter_14_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C45[1][A]</td>
<td style=" font-weight:bold;">txCounter_14_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>n678_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">n678_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" font-weight:bold;">txCounter_14_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>txCounter_14_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>txCounter_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_17_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>txCounter_17_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C46[0][A]</td>
<td style=" font-weight:bold;">txCounter_17_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>n672_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" background: #97FFFF;">n672_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" font-weight:bold;">txCounter_17_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>txCounter_17_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>txCounter_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter27mhz/subCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter27mhz/subCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>counter27mhz/subCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C36[1][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>counter27mhz/n61_s2/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">counter27mhz/n61_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>counter27mhz/subCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>counter27mhz/subCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter27mhz/subCounter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter27mhz/subCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>counter27mhz/subCounter_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>counter27mhz/n59_s2/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">counter27mhz/n59_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">counter27mhz/subCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>counter27mhz/subCounter_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>counter27mhz/subCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter1mhz/subCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>counter1mhz/subCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C38[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_0_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>counter1mhz/n66_s2/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">counter1mhz/n66_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>counter1mhz/subCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>counter1mhz/subCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter1mhz/subCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>counter1mhz/subCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C40[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_7_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>counter1mhz/n59_s2/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">counter1mhz/n59_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>counter1mhz/subCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>counter1mhz/subCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>cpu_1/n2697_s1/I0</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2697_s1/F</td>
</tr>
<tr>
<td>9.283</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_20_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>cpu_1/PC_OLD_20_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>cpu_1/PC_OLD_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.810%; route: 5.394, 77.596%; tC2Q: 0.458, 6.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.075</td>
<td>3.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td>cpu_1/n2691_s2/I1</td>
</tr>
<tr>
<td>7.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2691_s2/F</td>
</tr>
<tr>
<td>9.279</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>cpu_1/PC_OLD_22_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>cpu_1/PC_OLD_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.821%; route: 5.389, 77.581%; tC2Q: 0.458, 6.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.071</td>
<td>3.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>cpu_1/n2669_s1/I0</td>
</tr>
<tr>
<td>7.170</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2669_s1/F</td>
</tr>
<tr>
<td>9.274</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_27_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>cpu_1/PC_OLD_27_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>cpu_1/PC_OLD_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.831%; route: 5.385, 77.567%; tC2Q: 0.458, 6.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.075</td>
<td>3.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[1][B]</td>
<td>cpu_1/n2701_s1/I0</td>
</tr>
<tr>
<td>7.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C28[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2701_s1/F</td>
</tr>
<tr>
<td>8.644</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_19_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>cpu_1/PC_OLD_19_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>cpu_1/PC_OLD_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.410%; route: 4.755, 75.329%; tC2Q: 0.458, 7.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td>cpu_1/n2683_s2/I1</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2683_s2/F</td>
</tr>
<tr>
<td>8.638</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[1][A]</td>
<td>cpu_1/PC_OLD_24_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C30[1][A]</td>
<td>cpu_1/PC_OLD_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.428%; route: 4.749, 75.304%; tC2Q: 0.458, 7.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>3.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[0][B]</td>
<td>cpu_1/n2733_s1/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2733_s1/F</td>
</tr>
<tr>
<td>8.472</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>cpu_1/PC_OLD_11_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>cpu_1/PC_OLD_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.898%; route: 4.583, 74.638%; tC2Q: 0.458, 7.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C25[1][B]</td>
<td>cpu_1/n2723_s2/I1</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2723_s2/F</td>
</tr>
<tr>
<td>8.468</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C25[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[1][A]</td>
<td>cpu_1/PC_OLD_14_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C25[1][A]</td>
<td>cpu_1/PC_OLD_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.911%; route: 4.578, 74.619%; tC2Q: 0.458, 7.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>cpu_1/n2681_s1/I0</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2681_s1/F</td>
</tr>
<tr>
<td>8.314</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_24_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[2][A]</td>
<td>cpu_1/PC_OLD_24_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C30[2][A]</td>
<td>cpu_1/PC_OLD_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.372%; route: 4.425, 73.967%; tC2Q: 0.458, 7.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>cpu_1/n2747_s2/I1</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2747_s2/F</td>
</tr>
<tr>
<td>8.000</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][B]</td>
<td>cpu_1/PC_OLD_8_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[1][B]</td>
<td>cpu_1/PC_OLD_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.390%; route: 4.110, 72.523%; tC2Q: 0.458, 8.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.075</td>
<td>3.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cpu_1/n2769_s1/I0</td>
</tr>
<tr>
<td>7.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2769_s1/F</td>
</tr>
<tr>
<td>7.995</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][B]</td>
<td>cpu_1/PC_OLD_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[1][B]</td>
<td>cpu_1/PC_OLD_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.406%; route: 4.106, 72.501%; tC2Q: 0.458, 8.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][A]</td>
<td>cpu_1/n2745_s1/I0</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2745_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[2][A]</td>
<td>cpu_1/PC_OLD_8_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[2][A]</td>
<td>cpu_1/PC_OLD_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.447%; route: 4.094, 72.443%; tC2Q: 0.458, 8.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[3][B]</td>
<td>cpu_1/n2709_s1/I0</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2709_s1/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_17_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>cpu_1/PC_OLD_17_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>cpu_1/PC_OLD_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.447%; route: 4.094, 72.443%; tC2Q: 0.458, 8.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.075</td>
<td>3.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>cpu_1/n2773_s1/I0</td>
</tr>
<tr>
<td>7.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2773_s1/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>cpu_1/PC_OLD_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>cpu_1/PC_OLD_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.463%; route: 4.089, 72.420%; tC2Q: 0.458, 8.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>3.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][B]</td>
<td>cpu_1/n2729_s1/I0</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2729_s1/F</td>
</tr>
<tr>
<td>7.673</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C27[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_12_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[2][A]</td>
<td>cpu_1/PC_OLD_12_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C27[2][A]</td>
<td>cpu_1/PC_OLD_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.575%; route: 3.784, 70.845%; tC2Q: 0.458, 8.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.075</td>
<td>3.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cpu_1/n2659_s2/I1</td>
</tr>
<tr>
<td>7.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2659_s2/F</td>
</tr>
<tr>
<td>7.664</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cpu_1/PC_OLD_30_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cpu_1/PC_OLD_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.610%; route: 3.775, 70.795%; tC2Q: 0.458, 8.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>3.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>cpu_1/n2735_s2/I1</td>
</tr>
<tr>
<td>7.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2735_s2/F</td>
</tr>
<tr>
<td>7.520</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>cpu_1/PC_OLD_11_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>cpu_1/PC_OLD_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.185%; route: 3.630, 69.980%; tC2Q: 0.458, 8.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>cpu_1/n2777_s1/I0</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2777_s1/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>cpu_1/PC_OLD_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>cpu_1/PC_OLD_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.203%; route: 3.626, 69.954%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td>cpu_1/n2779_s2/I1</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2779_s2/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>cpu_1/PC_OLD_0_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>cpu_1/PC_OLD_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.203%; route: 3.626, 69.954%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>cpu_1/n2765_s1/I0</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2765_s1/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>cpu_1/PC_OLD_3_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>cpu_1/PC_OLD_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.203%; route: 3.626, 69.954%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>cpu_1/n2767_s2/I1</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2767_s2/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>cpu_1/PC_OLD_3_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>cpu_1/PC_OLD_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.203%; route: 3.626, 69.954%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[3][A]</td>
<td>cpu_1/n2761_s1/I0</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2761_s1/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu_1/PC_OLD_4_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu_1/PC_OLD_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.203%; route: 3.626, 69.954%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu_1/n2763_s2/I1</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2763_s2/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu_1/PC_OLD_4_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu_1/PC_OLD_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.203%; route: 3.626, 69.954%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[3][B]</td>
<td>cpu_1/n2753_s1/I0</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2753_s1/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[2][A]</td>
<td>cpu_1/PC_OLD_6_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C30[2][A]</td>
<td>cpu_1/PC_OLD_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.203%; route: 3.626, 69.954%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][B]</td>
<td>cpu_1/n2755_s2/I1</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2755_s2/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cpu_1/PC_OLD_6_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cpu_1/PC_OLD_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.203%; route: 3.626, 69.954%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>6.080</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[3][A]</td>
<td>cpu_1/n2749_s1/I0</td>
</tr>
<tr>
<td>7.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2749_s1/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>cpu_1/PC_OLD_7_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>cpu_1/PC_OLD_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.203%; route: 3.626, 69.954%; tC2Q: 0.458, 8.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">D1/R_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>D1/R_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>D1/R_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td style=" font-weight:bold;">D1/R_tmp_3_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>D1/R_tmp_3_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_3_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>D1/R_tmp_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">D1/R_tmp_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>D1/R_tmp_2_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_2_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>D1/R_tmp_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">D1/G_tmp_5_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>D1/G_tmp_5_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_5_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>D1/G_tmp_5_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" font-weight:bold;">D1/G_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>D1/G_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>D1/G_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">D1/G_tmp_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>D1/G_tmp_3_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_3_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>D1/G_tmp_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">D1/B_tmp_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>D1/B_tmp_4_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_4_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>D1/B_tmp_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">D1/B_tmp_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>D1/B_tmp_3_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_3_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>D1/B_tmp_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">D1/B_tmp_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>D1/B_tmp_2_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_2_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>D1/B_tmp_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>D1/LineCtr_0_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>D1/LineCtr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>D1/LineCtr_1_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_1_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>D1/LineCtr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>D1/LineCtr_4_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_4_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>D1/LineCtr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td>D1/LineCtr_5_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_5_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[2][B]</td>
<td>D1/LineCtr_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>D1/LineCtr_7_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_7_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>D1/LineCtr_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>D1/LineCtr_8_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_8_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>D1/LineCtr_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>D1/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>D1/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>D1/LineCtr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>D1/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>D1/PixelCtr_10_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][B]</td>
<td>D1/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[0][B]</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>D1/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1755</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.525</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 82.212%; tC2Q: 0.333, 17.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_4_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_21_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_21_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_21_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_13_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_13_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_13_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>state_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>state_0_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/keepDelayInstr_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/keepDelayInstr_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/keepDelayInstr_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/MEMWB_DMemOut_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/MEMWB_DMemOut_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/MEMWB_DMemOut_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/IFID_PC_11_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/IFID_PC_11_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/IFID_PC_11_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/EXMEM_BranchALUOut_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/EXMEM_BranchALUOut_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/EXMEM_BranchALUOut_15_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/cpu_regs/data[17]_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/cpu_regs/data[17]_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/cpu_regs/data[17]_30_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1983</td>
<td>clk_d</td>
<td>-7.157</td>
<td>0.262</td>
</tr>
<tr>
<td>1755</td>
<td>reset</td>
<td>27.300</td>
<td>3.294</td>
</tr>
<tr>
<td>518</td>
<td>imm_j[11]</td>
<td>20.247</td>
<td>3.836</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>19.768</td>
<td>4.820</td>
</tr>
<tr>
<td>273</td>
<td>EXMEM_ALUOut_31_11</td>
<td>26.894</td>
<td>2.462</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[1]</td>
<td>21.441</td>
<td>3.829</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[16]</td>
<td>19.980</td>
<td>3.978</td>
</tr>
<tr>
<td>254</td>
<td>dataOutTxt[2]</td>
<td>5.024</td>
<td>5.085</td>
</tr>
<tr>
<td>228</td>
<td>dataOutTxt[1]</td>
<td>7.361</td>
<td>3.368</td>
</tr>
<tr>
<td>225</td>
<td>dataOutTxt[0]</td>
<td>7.647</td>
<td>3.797</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C10</td>
<td>95.83%</td>
</tr>
<tr>
<td>R7C19</td>
<td>93.06%</td>
</tr>
<tr>
<td>R5C19</td>
<td>90.28%</td>
</tr>
<tr>
<td>R8C8</td>
<td>90.28%</td>
</tr>
<tr>
<td>R7C8</td>
<td>90.28%</td>
</tr>
<tr>
<td>R11C8</td>
<td>88.89%</td>
</tr>
<tr>
<td>R11C9</td>
<td>88.89%</td>
</tr>
<tr>
<td>R4C14</td>
<td>88.89%</td>
</tr>
<tr>
<td>R20C11</td>
<td>88.89%</td>
</tr>
<tr>
<td>R8C17</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
