WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2736894 heartbeat IPC: 3.654 cumulative IPC: 3.654 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5466422 heartbeat IPC: 3.664 cumulative IPC: 3.659 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6832562 cumulative IPC: 3.659 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6832562 cumulative IPC: 3.659 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 15602593 heartbeat IPC: 0.9866 cumulative IPC: 0.5701 (Simulation time: 00 hr 01 min 37 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_38.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 33198119 heartbeat IPC: 0.5683 cumulative IPC: 0.5689 (Simulation time: 00 hr 02 min 54 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 50446898 heartbeat IPC: 0.5798 cumulative IPC: 0.5732 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 67618775 heartbeat IPC: 0.5823 cumulative IPC: 0.5758 (Simulation time: 00 hr 05 min 26 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_38.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 85169990 heartbeat IPC: 0.5698 cumulative IPC: 0.5744 (Simulation time: 00 hr 06 min 43 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 102532864 heartbeat IPC: 0.5759 cumulative IPC: 0.5747 (Simulation time: 00 hr 08 min 00 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 119615434 heartbeat IPC: 0.5854 cumulative IPC: 0.5763 (Simulation time: 00 hr 09 min 15 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_38.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 137260144 heartbeat IPC: 0.5667 cumulative IPC: 0.575 (Simulation time: 00 hr 10 min 32 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 154689757 heartbeat IPC: 0.5737 cumulative IPC: 0.5749 (Simulation time: 00 hr 11 min 49 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 171885521 heartbeat IPC: 0.5815 cumulative IPC: 0.5756 (Simulation time: 00 hr 13 min 06 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 173601682 cumulative IPC: 0.576 (Simulation time: 00 hr 13 min 44 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 173601682 cumulative IPC: 0.576 (Simulation time: 00 hr 13 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_38.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.576 instructions: 100000001 cycles: 173601682
CPU 0 Branch Prediction Accuracy: 91.68% MPKI: 12.76 Average ROB Occupancy at Mispredict: 31.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 7e-05
BRANCH_INDIRECT: 8.31
BRANCH_CONDITIONAL: 3.8
BRANCH_DIRECT_CALL: 4e-05
BRANCH_INDIRECT_CALL: 0.64
BRANCH_RETURN: 0.00077

L1D TOTAL        ACCESS:   34532891 HIT:   22705966 MISS:   11826925
L1D LOAD         ACCESS:   17445799 HIT:   13469650 MISS:    3976149
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   17047869 HIT:    9222009 MISS:    7825860
L1D TRANSLATION  ACCESS:      39223 HIT:      14307 MISS:      24916
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 97.95 cycles
L1I TOTAL        ACCESS:   11576887 HIT:    7599597 MISS:    3977290
L1I LOAD         ACCESS:   11576887 HIT:    7599597 MISS:    3977290
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 11.29 cycles
L2C TOTAL        ACCESS:    8599023 HIT:    4905092 MISS:    3693931
L2C LOAD         ACCESS:    4560185 HIT:    2913017 MISS:    1647168
L2C RFO          ACCESS:    1846330 HIT:     128673 MISS:    1717657
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    2167739 HIT:    1854189 MISS:     313550
L2C TRANSLATION  ACCESS:      24769 HIT:       9213 MISS:      15556
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 319 cycles
LLC TOTAL        ACCESS:    5372287 HIT:    2357348 MISS:    3014939
LLC LOAD         ACCESS:    1647168 HIT:     867834 MISS:     779334
LLC RFO          ACCESS:    1717657 HIT:     429000 MISS:    1288657
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    1991906 HIT:    1058380 MISS:     933526
LLC TRANSLATION  ACCESS:      15556 HIT:       2134 MISS:      13422
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 367.7 cycles
cpu0_DTLB TOTAL        ACCESS:   25596105 HIT:   24208888 MISS:    1387217
cpu0_DTLB LOAD         ACCESS:   25596105 HIT:   24208888 MISS:    1387217
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.007 cycles
cpu0_ITLB TOTAL        ACCESS:   10048803 HIT:    8039220 MISS:    2009583
cpu0_ITLB LOAD         ACCESS:   10048803 HIT:    8039220 MISS:    2009583
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.806 cycles
cpu0_STLB TOTAL        ACCESS:    1444537 HIT:    1407485 MISS:      37052
cpu0_STLB LOAD         ACCESS:    1444537 HIT:    1407485 MISS:      37052
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 205.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    1009693
  ROW_BUFFER_MISS:    1071403
 AVG DBUS CONGESTED CYCLE: 3.974
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      69770
  FULL:    1281943
