----------------------------------
mcf_s
----------------------------------
system.l2.overallMissRate::total             0.763635                       # miss rate for overall accesses (Ratio)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.switch_cpus.exec_context.thread_0.numInsts    700000000                       # Number of instructions committed (Count)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numCycles               6298685529                       # Number of cpu cycles simulated (Cycle)
----------------------------------




----------------------------------
lbm_s
----------------------------------
system.l2.overallMissRate::total             0.994719                       # miss rate for overall accesses (Ratio)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.switch_cpus.exec_context.thread_0.numInsts    700000000                       # Number of instructions committed (Count)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numCycles               6659710078                       # Number of cpu cycles simulated (Cycle)
----------------------------------




----------------------------------
cactuBSSN_s
----------------------------------
system.l2.overallMissRate::total             0.455678                       # miss rate for overall accesses (Ratio)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.switch_cpus.exec_context.thread_0.numInsts    700000000                       # Number of instructions committed (Count)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numCycles               3001419296                       # Number of cpu cycles simulated (Cycle)
----------------------------------





----------------------------------
cam4_s
----------------------------------
system.l2.overallMissRate::total             0.994571                       # miss rate for overall accesses (Ratio)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.switch_cpus.exec_context.thread_0.numInsts    700000000                       # Number of instructions committed (Count)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numCycles               2835445138                       # Number of cpu cycles simulated (Cycle)
----------------------------------




