###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Fri Mar 31 14:46:18 2023
#  Design:            miniMIPS_chip
#  Command:           time_design -post_cts
###############################################################
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.810             -0.927
      Net Latency:+          0.782 (P)          0.945 (P)
          Arrival:=          4.972              0.018
 
    Time Borrowed:+          2.198
    Required Time:=          7.170
     Launch Clock:-          0.018
        Data Path:-          7.152
            Slack:=          0.000
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q      -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q   -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                           -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                          -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                     -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                     -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                     -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                          -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                     -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                     -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                     -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                     -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                     -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                     -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                     -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                     -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                     -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                     -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                     -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                     -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                     -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                       -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q    R     EN2X1           1  0.595   0.185    4.916  
  minimips_core_instance/U6_renvoi_n_3257                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q    R     AND6X1          3  0.179   0.286    5.202  
  minimips_core_instance/U6_renvoi_n_3223                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                 -      AN->Q   R     NO2I1X1        35  0.286   1.149    6.351  
  minimips_core_instance/U6_renvoi_n_961                   -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                 -      A->Q    F     NO2X1           1  2.019   0.067    6.418  
  minimips_core_instance/U6_renvoi_n_3213                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q    R     AN21X1          1  0.361   0.157    6.575  
  minimips_core_instance/U6_renvoi_n_3208                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q    R     OR3X1           4  0.158   0.235    6.810  
  minimips_core_instance/alea                              -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g2732/Q                           -      B->Q    F     NO2I1X1         2  0.215   0.072    6.882  
  minimips_core_instance/n_147                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g2681/Q                           -      A->Q    F     OR2X1           1  0.081   0.147    7.028  
  minimips_core_instance/U2_ei_n_1260                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q    F     OR2X1           1  0.058   0.142    7.170  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    7.170  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.102   0.168    4.733  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.158   0.239    4.972  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         60  0.273   0.038    4.972  
#-------------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.810             -0.927
      Net Latency:+          0.783 (P)          0.945 (P)
          Arrival:=          4.973              0.018
 
    Time Borrowed:+          2.254
    Required Time:=          7.227
     Launch Clock:-          0.018
        Data Path:-          7.209
            Slack:=          0.000
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q      -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q   -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                           -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                          -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                     -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                     -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                     -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                          -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                     -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                     -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                     -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                     -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                     -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                     -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                     -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                     -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                     -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                     -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                     -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                     -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                     -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                       -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q    R     EN2X1           1  0.595   0.185    4.916  
  minimips_core_instance/U6_renvoi_n_3257                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q    R     AND6X1          3  0.179   0.286    5.202  
  minimips_core_instance/U6_renvoi_n_3223                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                 -      AN->Q   R     NO2I1X1        35  0.286   1.149    6.351  
  minimips_core_instance/U6_renvoi_n_961                   -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                 -      A->Q    F     NO2X1           1  2.019   0.067    6.418  
  minimips_core_instance/U6_renvoi_n_3213                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q    R     AN21X1          1  0.361   0.157    6.575  
  minimips_core_instance/U6_renvoi_n_3208                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q    R     OR3X1           4  0.158   0.235    6.810  
  minimips_core_instance/alea                              -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g2731/Q                           -      C->Q    F     AN21X1          1  0.215   0.052    6.862  
  minimips_core_instance/n_145                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2680/Q                           -      C->Q    F     AO31X1          1  0.241   0.217    7.079  
  minimips_core_instance/U2_ei_n_1262                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q    F     OR2X1           1  0.085   0.147    7.227  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    7.227  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.102   0.168    4.733  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.158   0.239    4.973  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         60  0.273   0.038    4.973  
#-------------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.810             -0.927
      Net Latency:+          0.783 (P)          0.945 (P)
          Arrival:=          4.973              0.018
 
    Time Borrowed:+          2.460
    Required Time:=          7.433
     Launch Clock:-          0.018
        Data Path:-          7.415
            Slack:=          0.000
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q      -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q   -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                           -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                          -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                     -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                     -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                     -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                          -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                     -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                     -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                     -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                     -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                     -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                     -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                     -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                     -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                     -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                     -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                     -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                     -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                     -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                       -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q    R     EN2X1           1  0.595   0.185    4.916  
  minimips_core_instance/U6_renvoi_n_3257                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q    R     AND6X1          3  0.179   0.286    5.202  
  minimips_core_instance/U6_renvoi_n_3223                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                 -      AN->Q   R     NO2I1X1        35  0.286   1.149    6.351  
  minimips_core_instance/U6_renvoi_n_961                   -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                 -      A->Q    F     NO2X1           1  2.019   0.067    6.418  
  minimips_core_instance/U6_renvoi_n_3213                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q    R     AN21X1          1  0.361   0.157    6.575  
  minimips_core_instance/U6_renvoi_n_3208                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q    R     OR3X1           4  0.158   0.235    6.810  
  minimips_core_instance/alea                              -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g2732/Q                           -      B->Q    F     NO2I1X1         2  0.215   0.072    6.882  
  minimips_core_instance/n_147                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g2678/Q                           -      B->Q    F     AO221X0         1  0.081   0.389    7.271  
  minimips_core_instance/U1_pf_n_936                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q    F     OR2X1           1  0.145   0.162    7.433  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    7.433  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.102   0.168    4.733  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.158   0.240    4.973  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         60  0.273   0.039    4.973  
#-------------------------------------------------------------------------------------------------------------------------
Path 4: MET (0.007 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.934 (P)          0.896 (P)
          Arrival:=         10.007             -0.031
 
            Setup:-          0.132
    Required Time:=          9.875
     Launch Clock:-         -0.031
        Data Path:-          9.899
            Slack:=          0.007
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q            -      A->Q    R     BUX12          88  0.151   0.226   -0.031  
  minimips_core_instance/CTS_306                                   -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.292   0.287    0.256  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.909  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.099   0.759    1.668  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.819  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.049  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.461   0.238    2.610  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.428   0.476    3.086  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.457  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.999  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.221  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.449  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.100   0.214    4.663  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.056   0.069    4.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.894  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.961  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.078  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.120  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.059   0.058    5.178  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.278  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.378  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.099   0.041    5.420  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.062   0.063    5.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.043    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.059    5.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.831  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.891  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.932  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.034  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.095  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.137  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.195  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.298  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.419  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.044    6.463  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.061   0.060    6.524  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.041    6.565  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.059   0.064    6.629  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.670  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.830  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.929  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.970  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.028  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.069  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.170  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.337  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.123   0.044    7.381  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.494  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.554  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.595  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.699  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.761  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.816  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.071   0.059    7.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.097   0.052    7.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.986  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.040  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.097  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.139  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.069    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.112   0.056    8.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.369  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.529  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.633  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    F     NA2X1           1  0.086   0.054    8.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    R     NA2X2           2  0.069   0.071    8.860  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q          -      A->Q    F     NA2X2           1  0.112   0.043    8.904  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q          -      A->Q    R     NA2X2           2  0.058   0.068    8.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q          -      A->Q    R     NA2X2           2  0.059   0.067    9.082  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36130/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.125  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1690            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36128/Q          -      A->Q    R     NA2X2           2  0.057   0.062    9.186  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1691            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38196/Q          -      A->Q    R     EN2X0           1  0.101   0.243    9.429  
  minimips_core_instance/U4_ex_U1_alu_n_902                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21034/Q                     -      D->Q    F     AN222X1         1  0.338   0.167    9.596  
  minimips_core_instance/U4_ex_U1_alu_n_23676                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20889/Q                     -      A->Q    R     NO2X1           1  0.435   0.272    9.868  
  minimips_core_instance/U4_ex_U1_alu_n_23456                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/D               -      D       R     DFRX1           1  0.384   0.001    9.868  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.152   10.007  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/C          -      C       R     DFRX1          32  0.190   0.032   10.007  
#---------------------------------------------------------------------------------------------------------------------------
Path 5: MET (0.028 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.940 (P)          0.896 (P)
          Arrival:=         10.013             -0.031
 
            Setup:-          0.146
    Required Time:=          9.868
     Launch Clock:-         -0.031
        Data Path:-          9.871
            Slack:=          0.028
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q            -      A->Q    R     BUX12          88  0.151   0.226   -0.031  
  minimips_core_instance/CTS_306                                   -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.292   0.287    0.256  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.909  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.099   0.759    1.668  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.819  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.049  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.461   0.238    2.610  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.428   0.476    3.086  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.457  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.999  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.221  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.449  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.100   0.214    4.663  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.056   0.069    4.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.894  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.961  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.078  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.120  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.059   0.058    5.178  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.278  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.378  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.099   0.041    5.420  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.062   0.063    5.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.043    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.059    5.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.831  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.891  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.932  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.034  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.095  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.137  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.195  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.298  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.419  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.044    6.463  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.061   0.060    6.524  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.041    6.565  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.059   0.064    6.629  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.670  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.830  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.929  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.970  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.028  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.069  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.170  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.337  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.123   0.044    7.381  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.494  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.554  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.595  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.699  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.761  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.816  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.071   0.059    7.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.097   0.052    7.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.986  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.040  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.097  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.139  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.069    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.112   0.056    8.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.369  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.529  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.633  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    F     NA2X1           1  0.086   0.054    8.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    R     NA2X2           2  0.069   0.071    8.860  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q          -      A->Q    F     NA2X2           1  0.112   0.043    8.904  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q          -      A->Q    R     NA2X2           2  0.058   0.068    8.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q          -      A->Q    R     NA2X2           2  0.059   0.067    9.082  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36130/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.125  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1690            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36128/Q          -      A->Q    R     NA2X2           2  0.057   0.062    9.186  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1691            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36125/Q          -      A->Q    F     NA2X2           1  0.101   0.043    9.230  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1693            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36121/Q          -      A->Q    R     NA2X2           2  0.060   0.067    9.296  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1695            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36117/Q          -      A->Q    F     AN21X1          1  0.109   0.083    9.379  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1697            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38246/Q          -      A->Q    F     EN2X1           1  0.101   0.161    9.540  
  minimips_core_instance/U4_ex_U1_alu_n_906                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21027/Q                     -      E->Q    R     AN222X1         1  0.109   0.243    9.783  
  minimips_core_instance/U4_ex_U1_alu_n_23669                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20880/Q                     -      A->Q    F     NO2X1           1  0.488   0.056    9.839  
  minimips_core_instance/U4_ex_U1_alu_n_23447                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/D               -      D       F     DFRQX1          1  0.206   0.000    9.839  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.158   10.013  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/C          -      C       R     DFRQX1         32  0.190   0.038   10.013  
#---------------------------------------------------------------------------------------------------------------------------
Path 6: MET (0.029 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[12]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.936 (P)          0.897 (P)
          Arrival:=         10.009             -0.030
 
            Setup:-          0.131
    Required Time:=          9.878
     Launch Clock:-         -0.030
        Data Path:-          9.879
            Slack:=          0.029
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q      -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q    -      A->Q    R     BUX12          88  0.151   0.227   -0.030  
  minimips_core_instance/CTS_306                           -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[12]/Q            -      C->Q    R     DFRQX1         16  0.292   1.301    1.271  
  minimips_core_instance/DI_op2[12]                        -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g55615/Q  -      A->Q    R     EN2X1           4  1.937   0.486    1.757  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_264     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g56119/Q  -      A->Q    F     INX1           32  0.482   0.670    2.427  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_263     -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g54940/Q  -      A->Q    R     NA2X1           1  0.967   0.307    2.734  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_800     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g54212/S  -      A->S    R     FAX1            1  0.296   0.418    3.152  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_1522    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53920/S  -      B->S    R     FAX1            1  0.158   0.385    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2056    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53844/S  -      CI->S   R     FAX1            2  0.164   0.338    3.874  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2222    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53790/Q  -      A->Q    F     NA2X1           2  0.114   0.070    3.944  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53525/Q  -      B->Q    R     NA2X1           1  0.088   0.080    4.024  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2613    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53515/Q  -      A->Q    F     NA2X1           2  0.092   0.084    4.108  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2625    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53502/Q  -      A->Q    R     NA2X2           1  0.112   0.066    4.174  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2636    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53500/Q  -      A->Q    F     NA2X2           2  0.080   0.049    4.223  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2637    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53497/Q  -      A->Q    R     NA2X1           1  0.069   0.070    4.293  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2638    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53495/Q  -      A->Q    F     NA2X2           2  0.101   0.046    4.339  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2639    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53492/Q  -      A->Q    R     NA2X1           1  0.060   0.068    4.407  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2640    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53490/Q  -      A->Q    F     NA2X2           2  0.101   0.056    4.463  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2641    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53487/Q  -      A->Q    R     NA2X2           1  0.073   0.058    4.521  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2642    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53485/Q  -      A->Q    F     NA2X2           2  0.082   0.053    4.574  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2643    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53482/Q  -      A->Q    R     NA2X1           1  0.073   0.073    4.647  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2644    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53480/Q  -      A->Q    F     NA2X2           2  0.107   0.066    4.712  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2645    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53477/Q  -      A->Q    R     NA2X2           1  0.085   0.059    4.771  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2646    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53475/Q  -      A->Q    F     NA2X2           2  0.083   0.055    4.826  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2647    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53472/Q  -      A->Q    R     NA2X1           1  0.074   0.075    4.901  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2648    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53470/Q  -      A->Q    F     NA2X2           2  0.109   0.055    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2649    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53467/Q  -      A->Q    R     NA2X1           1  0.071   0.071    5.027  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2650    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53465/Q  -      A->Q    F     NA2X2           2  0.104   0.058    5.084  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2651    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53462/Q  -      A->Q    R     NA2X2           1  0.074   0.060    5.145  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2652    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53460/Q  -      B->Q    F     NA2I1X2         2  0.090   0.058    5.203  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2653    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53457/Q  -      A->Q    R     NA2X2           1  0.075   0.056    5.259  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2654    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53455/Q  -      A->Q    F     NA2X2           2  0.081   0.053    5.312  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2655    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53452/Q  -      A->Q    R     NA2X2           1  0.073   0.068    5.380  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2656    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53450/Q  -      A->Q    F     NA2X4           2  0.100   0.047    5.427  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2657    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53447/Q  -      A->Q    R     NA2X4           1  0.069   0.053    5.480  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2658    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53445/Q  -      A->Q    F     NA2X4           2  0.083   0.047    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2659    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53442/Q  -      A->Q    R     NA2X4           1  0.071   0.053    5.580  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2660    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53440/Q  -      A->Q    F     NA2X4           2  0.084   0.046    5.626  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2661    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53437/Q  -      A->Q    R     NA2X4           1  0.074   0.055    5.681  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2662    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53436/Q  -      A->Q    F     NA2X4           2  0.087   0.046    5.727  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2663    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53432/Q  -      A->Q    R     NA2X4           1  0.071   0.053    5.780  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2664    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53431/Q  -      A->Q    F     NA2X4           2  0.085   0.046    5.826  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2665    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53427/Q  -      A->Q    R     NA2X4           1  0.069   0.053    5.879  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2666    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53426/Q  -      A->Q    F     NA2X4           2  0.085   0.047    5.926  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2667    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53422/Q  -      A->Q    R     NA2X4           1  0.072   0.054    5.980  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2668    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53421/Q  -      A->Q    F     NA2X4           2  0.087   0.046    6.026  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2669    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53417/Q  -      A->Q    R     NA2X2           1  0.069   0.066    6.092  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2670    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53416/Q  -      A->Q    F     NA2X4           2  0.104   0.048    6.140  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2671    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53412/Q  -      A->Q    R     NA2X4           1  0.067   0.052    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2672    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53410/Q  -      A->Q    F     NA2X4           2  0.085   0.046    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2673    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53407/Q  -      A->Q    R     NA2X4           1  0.069   0.054    6.291  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2674    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53406/Q  -      A->Q    F     NA2X4           2  0.085   0.047    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2675    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53402/Q  -      A->Q    R     NA2X4           1  0.072   0.053    6.392  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2676    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53400/Q  -      A->Q    F     NA2X4           2  0.084   0.046    6.438  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2677    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53397/Q  -      A->Q    R     NA2X4           1  0.070   0.053    6.491  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2678    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53395/Q  -      A->Q    F     NA2X4           2  0.085   0.046    6.537  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2679    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53392/Q  -      A->Q    R     NA2X4           1  0.069   0.053    6.590  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2680    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53390/Q  -      A->Q    F     NA2X4           2  0.083   0.045    6.635  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2681    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53387/Q  -      A->Q    R     NA2X4           1  0.069   0.053    6.688  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2682    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53385/Q  -      A->Q    F     NA2X4           2  0.084   0.046    6.734  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2683    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53382/Q  -      A->Q    R     NA2X4           1  0.069   0.053    6.787  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2684    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53380/Q  -      A->Q    F     NA2X4           2  0.083   0.046    6.832  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2685    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53377/Q  -      A->Q    R     NA2X4           1  0.068   0.053    6.885  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2686    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53375/Q  -      A->Q    F     NA2X4           2  0.083   0.046    6.930  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2687    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53372/Q  -      A->Q    R     NA2X4           1  0.069   0.056    6.986  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2688    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53370/Q  -      A->Q    F     NA2X4           2  0.099   0.069    7.055  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2689    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53367/Q  -      A->Q    R     NA2X4           1  0.097   0.060    7.114  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2690    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53365/Q  -      A->Q    F     NA2X4           2  0.088   0.047    7.162  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2691    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53362/Q  -      A->Q    R     NA2X4           1  0.072   0.053    7.215  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2692    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53360/Q  -      A->Q    F     NA2X4           2  0.086   0.048    7.262  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2693    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53357/Q  -      A->Q    R     NA2X4           1  0.072   0.053    7.316  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2694    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53355/Q  -      A->Q    F     NA2X4           2  0.084   0.051    7.366  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2695    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53352/Q  -      A->Q    R     NA2X4           1  0.076   0.055    7.421  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2696    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53350/Q  -      A->Q    F     NA2X4           2  0.084   0.045    7.465  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2697    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53347/Q  -      A->Q    R     NA2X2           1  0.068   0.068    7.533  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2698    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53345/Q  -      A->Q    F     NA2X4           2  0.106   0.046    7.579  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2699    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53342/Q  -      A->Q    R     NA2X2           1  0.068   0.068    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2700    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53340/Q  -      A->Q    F     NA2X4           2  0.105   0.045    7.692  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2701    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53337/Q  -      A->Q    R     NA2X2           1  0.065   0.069    7.762  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2703    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53335/Q  -      A->Q    F     NA2X4           2  0.109   0.045    7.806  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2705    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53332/Q  -      A->Q    R     NA2X2           1  0.066   0.067    7.873  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2707    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53330/Q  -      A->Q    F     NA2X4           2  0.102   0.046    7.919  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2708    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53327/Q  -      A->Q    R     NA2X2           1  0.067   0.066    7.985  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2710    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53325/Q  -      A->Q    F     NA2X4           2  0.102   0.048    8.033  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2711    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53322/Q  -      A->Q    R     NA2X2           1  0.068   0.054    8.087  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2713    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53320/Q  -      A->Q    F     NA2X2           2  0.081   0.056    8.143  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2714    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53317/Q  -      A->Q    R     NA2X2           1  0.076   0.068    8.211  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2716    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53315/Q  -      A->Q    F     NA2X4           2  0.101   0.047    8.258  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2717    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53313/Q  -      A->Q    R     NA2X4           2  0.069   0.057    8.315  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2718    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53309/Q  -      A->Q    F     NO2X4           1  0.090   0.039    8.354  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2720    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53308/Q  -      A->Q    R     NO2X4           2  0.066   0.072    8.426  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2721    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53303/Q  -      A->Q    F     NO2X2           1  0.119   0.043    8.470  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2724    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53301/Q  -      A->Q    R     NO2X2           2  0.062   0.082    8.552  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2725    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53296/Q  -      A->Q    F     NO2X2           1  0.129   0.042    8.593  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2728    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53295/Q  -      A->Q    R     NO2X2           2  0.059   0.096    8.689  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2729    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53291/Q  -      A->Q    F     NO2X4           1  0.155   0.043    8.732  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2731    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53289/Q  -      A->Q    R     NO2X4           2  0.068   0.069    8.801  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2732    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53287/Q  -      A->Q    F     NO2X4           1  0.107   0.039    8.840  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2733    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53286/Q  -      A->Q    R     NO2X4           2  0.066   0.071    8.911  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2734    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53284/Q  -      A->Q    F     NO2X4           1  0.111   0.039    8.950  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2735    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53283/Q  -      A->Q    R     NO2X4           2  0.066   0.069    9.020  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2736    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53281/Q  -      A->Q    F     NO2X4           1  0.109   0.035    9.054  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2737    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53279/Q  -      A->Q    R     NO2X2           2  0.061   0.079    9.133  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2738    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53278/Q  -      A->Q    F     NO2X2           1  0.124   0.041    9.174  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2739    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53276/Q  -      A->Q    R     NO2X2           1  0.058   0.061    9.236  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2740    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g56064/Q  -      A->Q    R     EN2X1           1  0.096   0.209    9.445  
  minimips_core_instance/U4_ex_U1_alu_n_917                -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21022/Q             -      B->Q    F     AN222X1         1  0.294   0.171    9.616  
  minimips_core_instance/U4_ex_U1_alu_n_23659              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20930/Q             -      A->Q    R     NO2X1           1  0.402   0.233    9.849  
  minimips_core_instance/U4_ex_U1_alu_n_23497              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D       -      D       R     DFRQX1          1  0.333   0.001    9.849  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.154   10.009  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/C          -      C       R     DFRQX1         32  0.190   0.034   10.009  
#---------------------------------------------------------------------------------------------------------------------------
Path 7: MET (0.051 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.940 (P)          0.896 (P)
          Arrival:=         10.013             -0.031
 
            Setup:-          0.145
    Required Time:=          9.869
     Launch Clock:-         -0.031
        Data Path:-          9.849
            Slack:=          0.051
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q            -      A->Q    R     BUX12          88  0.151   0.226   -0.031  
  minimips_core_instance/CTS_306                                   -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.292   0.287    0.256  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.909  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.099   0.759    1.668  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.819  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.049  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.461   0.238    2.610  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.428   0.476    3.086  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.457  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.999  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.221  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.449  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.100   0.214    4.663  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.056   0.069    4.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.894  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.961  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.078  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.120  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.059   0.058    5.178  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.278  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.378  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.099   0.041    5.420  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.062   0.063    5.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.043    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.059    5.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.831  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.891  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.932  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.034  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.095  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.137  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.195  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.298  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.419  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.044    6.463  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.061   0.060    6.524  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.041    6.565  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.059   0.064    6.629  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.670  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.830  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.929  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.970  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.028  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.069  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.170  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.337  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.123   0.044    7.381  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.494  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.554  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.595  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.699  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.761  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.816  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.071   0.059    7.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.097   0.052    7.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.986  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.040  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.097  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.139  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.069    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.112   0.056    8.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.369  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.529  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.633  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q          -      A->Q    F     INX1            2  0.086   0.060    8.796  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q          -      A->Q    R     NO2X1           1  0.069   0.085    8.881  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q          -      A->Q    F     NO2X1           2  0.132   0.086    8.967  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36143/Q          -      A->Q    R     NO2X1           1  0.185   0.095    9.062  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1683            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36140/Q          -      A->Q    F     NO2X1           2  0.112   0.068    9.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1685            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36136/Q          -      A->Q    R     NO2X1           1  0.093   0.080    9.211  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1687            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36132/Q          -      A->Q    F     NO2X1           2  0.112   0.066    9.277  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1689            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36126/Q          -      A->Q    R     NO2X1           1  0.081   0.076    9.353  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1692            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36123/Q          -      A->Q    F     NO2X1           2  0.108   0.068    9.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1694            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38251/Q          -      A->Q    F     EN2X1           1  0.084   0.156    9.577  
  minimips_core_instance/U4_ex_U1_alu_n_914                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21023/Q                     -      E->Q    R     AN222X1         1  0.109   0.189    9.766  
  minimips_core_instance/U4_ex_U1_alu_n_23662                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20876/Q                     -      A->Q    F     NO2X1           1  0.393   0.051    9.817  
  minimips_core_instance/U4_ex_U1_alu_n_23442                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/D               -      D       F     DFRQX1          1  0.199   0.000    9.817  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.158   10.013  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/C          -      C       R     DFRQX1         32  0.190   0.038   10.013  
#---------------------------------------------------------------------------------------------------------------------------
Path 8: MET (0.072 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.940 (P)          0.896 (P)
          Arrival:=         10.013             -0.031
 
            Setup:-          0.152
    Required Time:=          9.861
     Launch Clock:-         -0.031
        Data Path:-          9.820
            Slack:=          0.072
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q            -      A->Q    R     BUX12          88  0.151   0.226   -0.031  
  minimips_core_instance/CTS_306                                   -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.292   0.287    0.256  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.909  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.099   0.759    1.668  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.819  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.049  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.461   0.238    2.610  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.428   0.476    3.086  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.457  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.999  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.221  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.449  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.100   0.214    4.663  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.056   0.069    4.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.894  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.961  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.078  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.120  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.059   0.058    5.178  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.278  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.378  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.099   0.041    5.420  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.062   0.063    5.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.043    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.059    5.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.831  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.891  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.932  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.034  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.095  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.137  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.195  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.298  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.419  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.044    6.463  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.061   0.060    6.524  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.041    6.565  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.059   0.064    6.629  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.670  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.830  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.929  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.970  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.028  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.069  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.170  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.337  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.123   0.044    7.381  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.494  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.554  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.595  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.699  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.761  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.816  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.071   0.059    7.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.097   0.052    7.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.986  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.040  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.097  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.139  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.069    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.112   0.056    8.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.369  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.529  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.633  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    F     NA2X1           1  0.086   0.054    8.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    R     NA2X2           2  0.069   0.071    8.860  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q          -      A->Q    F     NA2X2           1  0.112   0.043    8.904  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q          -      A->Q    R     NA2X2           2  0.058   0.068    8.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q          -      A->Q    R     NA2X2           2  0.059   0.067    9.082  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36130/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.125  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1690            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36128/Q          -      A->Q    R     NA2X2           2  0.057   0.062    9.186  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1691            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36125/Q          -      A->Q    F     NA2X2           1  0.101   0.043    9.230  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1693            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36121/Q          -      A->Q    R     NA2X2           2  0.060   0.067    9.296  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1695            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38245/Q          -      A->Q    F     EO2X1           1  0.109   0.181    9.477  
  minimips_core_instance/U4_ex_U1_alu_n_904                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21029/Q                     -      D->Q    R     AN222X1         1  0.091   0.223    9.700  
  minimips_core_instance/U4_ex_U1_alu_n_23671                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20883/Q                     -      A->Q    F     NO2X1           1  0.400   0.089    9.789  
  minimips_core_instance/U4_ex_U1_alu_n_23450                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/D               -      D       F     DFRQX1          1  0.249   0.000    9.789  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.158   10.013  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/C          -      C       R     DFRQX1         32  0.190   0.038   10.013  
#---------------------------------------------------------------------------------------------------------------------------
Path 9: MET (0.163 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.935 (P)          0.896 (P)
          Arrival:=         10.008             -0.031
 
            Setup:-          0.157
    Required Time:=          9.851
     Launch Clock:-         -0.031
        Data Path:-          9.720
            Slack:=          0.163
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q            -      A->Q    R     BUX12          88  0.151   0.226   -0.031  
  minimips_core_instance/CTS_306                                   -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.292   0.287    0.256  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.909  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.099   0.759    1.668  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.819  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.049  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.461   0.238    2.610  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.428   0.476    3.086  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.457  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.999  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.221  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.449  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.100   0.214    4.663  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.056   0.069    4.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.894  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.961  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.078  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.120  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.059   0.058    5.178  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.278  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.378  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.099   0.041    5.420  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.062   0.063    5.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.043    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.059    5.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.831  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.891  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.932  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.034  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.095  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.137  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.195  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.298  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.419  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.044    6.463  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.061   0.060    6.524  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.041    6.565  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.059   0.064    6.629  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.670  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.830  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.929  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.970  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.028  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.069  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.170  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.337  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.123   0.044    7.381  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.494  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.554  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.595  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.699  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.761  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.816  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.071   0.059    7.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.097   0.052    7.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.986  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.040  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.097  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.139  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.069    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.112   0.056    8.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.369  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.529  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.633  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q          -      A->Q    F     INX1            2  0.086   0.060    8.796  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q          -      A->Q    R     NO2X1           1  0.069   0.085    8.881  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q          -      A->Q    F     NO2X1           2  0.132   0.086    8.967  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36143/Q          -      A->Q    R     NO2X1           1  0.185   0.095    9.062  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1683            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36140/Q          -      A->Q    F     NO2X1           2  0.112   0.068    9.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1685            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36136/Q          -      A->Q    R     NO2X1           1  0.093   0.080    9.211  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1687            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36132/Q          -      A->Q    F     NO2X1           2  0.112   0.066    9.277  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1689            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38250/Q          -      A->Q    F     EN2X1           1  0.081   0.149    9.426  
  minimips_core_instance/U4_ex_U1_alu_n_912                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21025/Q                     -      E->Q    R     AN222X1         1  0.100   0.156    9.582  
  minimips_core_instance/U4_ex_U1_alu_n_23666                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20878/Q                     -      A->Q    F     NO2X1           1  0.333   0.107    9.689  
  minimips_core_instance/U4_ex_U1_alu_n_23445                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/D               -      D       F     DFRQX1          1  0.280   0.001    9.689  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.153   10.008  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/C          -      C       R     DFRQX1         32  0.190   0.033   10.008  
#---------------------------------------------------------------------------------------------------------------------------
Path 10: MET (0.163 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[31]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op1_reg[1]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_adresse_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.841 (P)          0.883 (P)
          Arrival:=          9.914             -0.044
 
            Setup:-          0.100
    Required Time:=          9.814
     Launch Clock:-         -0.044
        Data Path:-          9.694
            Slack:=          0.163
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.151   0.213   -0.044  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op1_reg[1]/Q           -      C->Q    F     DFRQX1          1  0.291   0.281    0.238  
  minimips_core_instance/DI_op1[1]                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC240_DI_op1_1_/Q           -      A->Q    F     BUX2           51  0.097   0.663    0.901  
  minimips_core_instance/FE_OFN240_DI_op1_1_             -      -       -     (net)          51      -       -        -  
  minimips_core_instance/g35738/Q                        -      C->Q    F     AO22X1          2  1.075   0.494    1.394  
  minimips_core_instance/n_647                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                       -      B->CO   F     FAX1            2  0.184   0.273    1.667  
  minimips_core_instance/n_636                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                        -      C->Q    R     ON21X1          1  0.116   0.088    1.755  
  minimips_core_instance/n_648                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q        -      B->Q    F     NA2I1X1         1  0.158   0.088    1.843  
  minimips_core_instance/U4_ex_add_178_53_n_987          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO       -      CI->CO  F     FAX1            1  0.114   0.254    2.097  
  minimips_core_instance/U4_ex_add_178_53_n_986          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO       -      CI->CO  F     FAX1            1  0.140   0.250    2.348  
  minimips_core_instance/U4_ex_add_178_53_n_984          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO       -      CI->CO  F     FAX1            1  0.127   0.249    2.597  
  minimips_core_instance/U4_ex_add_178_53_n_982          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO       -      CI->CO  F     FAX1            1  0.129   0.250    2.846  
  minimips_core_instance/U4_ex_add_178_53_n_980          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO       -      CI->CO  F     FAX1            1  0.129   0.254    3.100  
  minimips_core_instance/U4_ex_add_178_53_n_978          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO       -      CI->CO  F     FAX1            1  0.135   0.249    3.349  
  minimips_core_instance/U4_ex_add_178_53_n_976          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO       -      CI->CO  F     FAX1            1  0.127   0.260    3.609  
  minimips_core_instance/U4_ex_add_178_53_n_974          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO       -      CI->CO  F     FAX1            1  0.143   0.254    3.863  
  minimips_core_instance/U4_ex_add_178_53_n_972          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO       -      CI->CO  F     FAX1            1  0.130   0.245    4.108  
  minimips_core_instance/U4_ex_add_178_53_n_970          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO       -      CI->CO  F     FAX1            1  0.123   0.245    4.353  
  minimips_core_instance/U4_ex_add_178_53_n_968          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO       -      CI->CO  F     FAX1            1  0.125   0.245    4.598  
  minimips_core_instance/U4_ex_add_178_53_n_966          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO       -      CI->CO  F     FAX1            1  0.124   0.248    4.846  
  minimips_core_instance/U4_ex_add_178_53_n_964          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO       -      CI->CO  F     FAX1            1  0.128   0.247    5.093  
  minimips_core_instance/U4_ex_add_178_53_n_962          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO       -      CI->CO  F     FAX1            1  0.125   0.326    5.419  
  minimips_core_instance/U4_ex_add_178_53_n_960          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO       -      CI->CO  F     FAX1            1  0.232   0.321    5.740  
  minimips_core_instance/U4_ex_add_178_53_n_958          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO       -      CI->CO  F     FAX1            1  0.189   0.291    6.031  
  minimips_core_instance/U4_ex_add_178_53_n_956          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO       -      CI->CO  F     FAX1            1  0.164   0.255    6.286  
  minimips_core_instance/U4_ex_add_178_53_n_954          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO       -      CI->CO  F     FAX1            1  0.125   0.243    6.530  
  minimips_core_instance/U4_ex_add_178_53_n_952          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO       -      CI->CO  F     FAX1            1  0.122   0.248    6.777  
  minimips_core_instance/U4_ex_add_178_53_n_950          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO       -      CI->CO  F     FAX1            1  0.129   0.254    7.031  
  minimips_core_instance/U4_ex_add_178_53_n_948          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO       -      CI->CO  F     FAX1            1  0.134   0.252    7.283  
  minimips_core_instance/U4_ex_add_178_53_n_946          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO       -      CI->CO  F     FAX1            1  0.130   0.272    7.554  
  minimips_core_instance/U4_ex_add_178_53_n_944          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO       -      CI->CO  F     FAX1            1  0.158   0.255    7.810  
  minimips_core_instance/U4_ex_add_178_53_n_942          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO       -      CI->CO  F     FAX1            1  0.127   0.266    8.076  
  minimips_core_instance/U4_ex_add_178_53_n_940          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/CO       -      CI->CO  F     FAX1            1  0.151   0.256    8.332  
  minimips_core_instance/U4_ex_add_178_53_n_938          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1425/CO       -      CI->CO  F     FAX1            1  0.130   0.231    8.563  
  minimips_core_instance/U4_ex_add_178_53_n_936          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1424/CO       -      A->CO   F     FAX0            3  0.105   0.403    8.966  
  minimips_core_instance/U4_ex_add_178_53_n_934          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/FE_RC_2_1/Q                     -      B->Q    R     NA2X1           1  0.289   0.124    9.089  
  minimips_core_instance/FE_RN_11_0                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_RC_1_1/Q                     -      A->Q    F     NA2X1           1  0.112   0.087    9.177  
  minimips_core_instance/U4_ex_add_178_53_n_932          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g36223/S       -      A->S    R     FAX1            1  0.112   0.333    9.509  
  minimips_core_instance/U4_ex_n_516                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2623/Q                         -      A->Q    R     AND3X1          1  0.071   0.142    9.651  
  minimips_core_instance/n_355                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[31]/D      -      D       R     DFRQX0          1  0.118   0.000    9.651  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.155    9.914  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[31]/C      -      C       R     DFRQX0         94  0.280   0.018    9.914  
#----------------------------------------------------------------------------------------------------------------------
Path 11: MET (0.174 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.936 (P)          0.896 (P)
          Arrival:=         10.009             -0.031
 
            Setup:-          0.158
    Required Time:=          9.851
     Launch Clock:-         -0.031
        Data Path:-          9.708
            Slack:=          0.174
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q            -      A->Q    R     BUX12          88  0.151   0.226   -0.031  
  minimips_core_instance/CTS_306                                   -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.292   0.287    0.256  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.909  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.099   0.759    1.668  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.819  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.049  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.461   0.238    2.610  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.428   0.476    3.086  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.457  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.999  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.221  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.449  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.100   0.214    4.663  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.056   0.069    4.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.894  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.961  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.078  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.120  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.059   0.058    5.178  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.278  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.378  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.099   0.041    5.420  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.062   0.063    5.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.043    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.059    5.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.831  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.891  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.932  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.034  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.095  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.137  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.195  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.298  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.419  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.044    6.463  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.061   0.060    6.524  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.041    6.565  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.059   0.064    6.629  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.670  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.830  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.929  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.970  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.028  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.069  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.170  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.337  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.123   0.044    7.381  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.494  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.554  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.595  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.699  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.761  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.816  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.071   0.059    7.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.097   0.052    7.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.986  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.040  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.097  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.139  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.069    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.112   0.056    8.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.369  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.529  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.633  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    F     NA2X1           1  0.086   0.054    8.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    R     NA2X2           2  0.069   0.071    8.860  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q          -      A->Q    F     NA2X2           1  0.112   0.043    8.904  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q          -      A->Q    R     NA2X2           2  0.058   0.068    8.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q          -      A->Q    R     NA2X2           2  0.059   0.067    9.082  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38197/Q          -      A->Q    F     EN2X1           1  0.111   0.156    9.238  
  minimips_core_instance/U4_ex_U1_alu_n_900                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21026/Q                     -      D->Q    R     AN222X1         1  0.098   0.312    9.550  
  minimips_core_instance/U4_ex_U1_alu_n_23668                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20879/Q                     -      A->Q    F     NO2X1           1  0.546   0.127    9.677  
  minimips_core_instance/U4_ex_U1_alu_n_23446                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/D               -      D       F     DFRQX1          1  0.288   0.001    9.677  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.154   10.009  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/C          -      C       R     DFRQX1         32  0.190   0.033   10.009  
#---------------------------------------------------------------------------------------------------------------------------
Path 12: MET (0.179 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_ecr_reg_reg/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_ecr_reg_reg/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.929 (P)          0.946 (P)
          Arrival:=         10.002              0.019
 
            Setup:-          0.160
    Required Time:=          9.842
     Launch Clock:-          0.019
        Data Path:-          9.645
            Slack:=          0.179
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.102   0.156   -0.256  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.151   0.275    0.019  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.367   0.338    0.356  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.143   0.138    0.494  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.263  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.291   0.060    1.323  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.456  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.557  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.134   0.206    1.763  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.171   0.569    2.332  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.709    3.041  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.059   0.127    3.168  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.469  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.750  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.245    3.995  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.238  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.487  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.736  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.128   0.252    4.988  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.208  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.099    5.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.143   0.154    5.462  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.726  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.246    5.973  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.222  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.471  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.717  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.946  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.200    7.146  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.155   0.119    7.265  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.148   0.108    7.373  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.115    7.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.130   0.134    7.622  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.175   0.215    7.837  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.263    8.101  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.163   0.159    8.260  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2607/Q   -      A->Q    F     NO3X1           1  0.208   0.067    8.327  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1214    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2604/Q   -      A->Q    R     NO2X1           1  0.126   0.080    8.407  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1209    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2598/Q   -      A->Q    R     OA21X1          1  0.100   0.145    8.552  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1201    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2594/Q   -      A->Q    F     ON21X1          1  0.087   0.059    8.611  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1196    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2592/Q   -      A->Q    F     EO3X0           1  0.081   0.312    8.922  
  minimips_core_instance/U4_ex_U1_alu_res_add[32]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20351/Q                         -      A->Q    R     AN211X1         1  0.238   0.177    9.099  
  minimips_core_instance/U4_ex_U1_alu_n_22695                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20349/Q                         -      A->Q    F     NA3X1           3  0.205   0.234    9.333  
  minimips_core_instance/U4_ex_res_ual[0]                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g2400/Q                                       -      C->Q    R     AN32X1          1  0.353   0.224    9.557  
  minimips_core_instance/n_476                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2315/Q                                       -      A->Q    F     NO2X1           1  0.312   0.106    9.663  
  minimips_core_instance/n_509                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_ecr_reg_reg/D                        -      D       F     DFRQX1          1  0.350   0.001    9.663  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.243   10.002  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_ecr_reg_reg/C          -      C       R     DFRQX1         94  0.335   0.106   10.002  
#----------------------------------------------------------------------------------------------------------------------
Path 13: MET (0.185 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[0]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.874 (P)          0.946 (P)
          Arrival:=          9.947              0.019
 
            Setup:-          0.146
    Required Time:=          9.802
     Launch Clock:-          0.019
        Data Path:-          9.598
            Slack:=          0.185
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.102   0.156   -0.256  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.151   0.275    0.019  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.367   0.338    0.356  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.143   0.138    0.494  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.263  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.291   0.060    1.323  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.456  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.557  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.134   0.206    1.763  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.171   0.569    2.332  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.709    3.041  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.059   0.127    3.168  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.469  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.750  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.245    3.995  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.238  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.487  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.736  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.128   0.252    4.988  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.208  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.099    5.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.143   0.154    5.462  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.726  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.246    5.973  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.222  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.471  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.717  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.946  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.200    7.146  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.155   0.119    7.265  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.148   0.108    7.373  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.115    7.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.130   0.134    7.622  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.175   0.215    7.837  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.263    8.101  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.163   0.159    8.260  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2607/Q   -      A->Q    F     NO3X1           1  0.208   0.067    8.327  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1214    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2604/Q   -      A->Q    R     NO2X1           1  0.126   0.080    8.407  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1209    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2598/Q   -      A->Q    R     OA21X1          1  0.100   0.145    8.552  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1201    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2594/Q   -      A->Q    F     ON21X1          1  0.087   0.059    8.611  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1196    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2592/Q   -      A->Q    F     EO3X0           1  0.081   0.312    8.922  
  minimips_core_instance/U4_ex_U1_alu_res_add[32]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20351/Q                         -      A->Q    R     AN211X1         1  0.238   0.177    9.099  
  minimips_core_instance/U4_ex_U1_alu_n_22695                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20349/Q                         -      A->Q    F     NA3X1           3  0.205   0.234    9.333  
  minimips_core_instance/U4_ex_res_ual[0]                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g2749/Q                                       -      A->Q    R     AN22X1          1  0.353   0.208    9.541  
  minimips_core_instance/n_474                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2744/Q                                       -      A->Q    F     NO2X1           1  0.298   0.076    9.617  
  minimips_core_instance/n_508                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[0]/D                    -      D       F     DFRQX1          1  0.233   0.000    9.617  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.189    9.947  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[0]/C      -      C       R     DFRQX1         97  0.271   0.026    9.947  
#----------------------------------------------------------------------------------------------------------------------
Path 14: MET (0.253 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.936 (P)          0.896 (P)
          Arrival:=         10.009             -0.031
 
            Setup:-          0.159
    Required Time:=          9.850
     Launch Clock:-         -0.031
        Data Path:-          9.628
            Slack:=          0.253
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q            -      A->Q    R     BUX12          88  0.151   0.226   -0.031  
  minimips_core_instance/CTS_306                                   -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.292   0.287    0.256  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.909  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.099   0.759    1.668  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.819  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.049  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.461   0.238    2.610  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.428   0.476    3.086  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.457  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.999  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.221  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.449  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.100   0.214    4.663  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.056   0.069    4.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.894  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.961  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.078  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.120  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.059   0.058    5.178  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.278  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.378  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.099   0.041    5.420  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.062   0.063    5.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.043    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.059    5.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.831  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.891  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.932  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.034  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.095  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.137  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.195  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.298  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.419  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.044    6.463  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.061   0.060    6.524  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.041    6.565  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.059   0.064    6.629  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.670  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.830  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.929  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.970  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.028  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.069  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.170  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.337  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.123   0.044    7.381  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.494  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.554  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.595  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.699  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.761  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.816  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.071   0.059    7.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.097   0.052    7.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.986  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.040  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.097  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.139  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.069    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.112   0.056    8.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.369  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.529  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.633  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q          -      A->Q    F     INX1            2  0.086   0.060    8.796  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q          -      A->Q    R     NO2X1           1  0.069   0.085    8.881  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q          -      A->Q    F     NO2X1           2  0.132   0.086    8.967  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36143/Q          -      A->Q    R     NO2X1           1  0.185   0.095    9.062  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1683            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36140/Q          -      A->Q    F     NO2X1           2  0.112   0.068    9.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1685            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38248/Q          -      A->Q    F     EN2X1           1  0.093   0.154    9.284  
  minimips_core_instance/U4_ex_U1_alu_n_910                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21028/Q                     -      E->Q    R     AN222X1         1  0.102   0.193    9.477  
  minimips_core_instance/U4_ex_U1_alu_n_23670                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20881/Q                     -      A->Q    F     NO2X1           1  0.402   0.120    9.597  
  minimips_core_instance/U4_ex_U1_alu_n_23448                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/D               -      D       F     DFRQX1          1  0.290   0.001    9.597  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.154   10.009  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/C          -      C       R     DFRQX1         32  0.190   0.033   10.009  
#---------------------------------------------------------------------------------------------------------------------------
Path 15: MET (0.309 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.934 (P)          0.896 (P)
          Arrival:=         10.007             -0.031
 
            Setup:-          0.161
    Required Time:=          9.846
     Launch Clock:-         -0.031
        Data Path:-          9.569
            Slack:=          0.309
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q            -      A->Q    R     BUX12          88  0.151   0.226   -0.031  
  minimips_core_instance/CTS_306                                   -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.292   0.287    0.256  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.909  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.099   0.759    1.668  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.819  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.049  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.461   0.238    2.610  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.428   0.476    3.086  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.457  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.999  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.221  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.449  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.100   0.214    4.663  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.056   0.069    4.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.894  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.961  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.078  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.120  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.059   0.058    5.178  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.278  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.378  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.099   0.041    5.420  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.062   0.063    5.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.043    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.059    5.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.831  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.891  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.932  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.034  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.095  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.137  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.195  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.298  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.419  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.044    6.463  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.061   0.060    6.524  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.041    6.565  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.059   0.064    6.629  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.670  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.830  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.929  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.970  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.028  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.069  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.170  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.337  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.123   0.044    7.381  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.494  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.554  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.595  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.699  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.761  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.816  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.071   0.059    7.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.097   0.052    7.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.986  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.040  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.097  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.139  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.069    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.112   0.056    8.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.369  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.529  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.633  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    F     NA2X1           1  0.086   0.054    8.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    R     NA2X2           2  0.069   0.071    8.860  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q          -      A->Q    F     NA2X2           1  0.112   0.043    8.904  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q          -      A->Q    R     NA2X2           2  0.058   0.068    8.972  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38198/Q          -      A->Q    F     EN2X1           1  0.111   0.156    9.127  
  minimips_core_instance/U4_ex_U1_alu_n_898                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21032/Q                     -      D->Q    R     AN222X1         1  0.098   0.271    9.398  
  minimips_core_instance/U4_ex_U1_alu_n_23674                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20885/Q                     -      A->Q    F     NO2X1           1  0.479   0.139    9.537  
  minimips_core_instance/U4_ex_U1_alu_n_23452                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/D               -      D       F     DFRQX1          1  0.308   0.001    9.537  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.152   10.007  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/C          -      C       R     DFRQX1         32  0.190   0.032   10.007  
#---------------------------------------------------------------------------------------------------------------------------
Path 16: MET (0.313 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_bra_confirm_reg/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_bra_confirm_reg/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.908 (P)          0.946 (P)
          Arrival:=          9.981              0.019
 
            Setup:-          0.121
    Required Time:=          9.860
     Launch Clock:-          0.019
        Data Path:-          9.528
            Slack:=          0.313
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.102   0.156   -0.256  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.151   0.275    0.019  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.367   0.338    0.356  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.143   0.138    0.494  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.263  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.291   0.060    1.323  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.456  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.557  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.134   0.206    1.763  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.171   0.569    2.332  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.709    3.041  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.059   0.127    3.168  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.469  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.750  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.245    3.995  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.238  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.487  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.736  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.128   0.252    4.988  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.208  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.099    5.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.143   0.154    5.462  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.726  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.246    5.973  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.222  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.471  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.717  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.946  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.200    7.146  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.155   0.119    7.265  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.148   0.108    7.373  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.115    7.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.130   0.134    7.622  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.175   0.215    7.837  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.263    8.101  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.163   0.159    8.260  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2607/Q   -      A->Q    F     NO3X1           1  0.208   0.067    8.327  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1214    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2604/Q   -      A->Q    R     NO2X1           1  0.126   0.080    8.407  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1209    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2598/Q   -      A->Q    R     OA21X1          1  0.100   0.145    8.552  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1201    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2594/Q   -      A->Q    F     ON21X1          1  0.087   0.059    8.611  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1196    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2592/Q   -      A->Q    F     EO3X0           1  0.081   0.312    8.922  
  minimips_core_instance/U4_ex_U1_alu_res_add[32]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20351/Q                         -      A->Q    R     AN211X1         1  0.238   0.177    9.099  
  minimips_core_instance/U4_ex_U1_alu_n_22695                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20349/Q                         -      A->Q    F     NA3X1           3  0.205   0.234    9.333  
  minimips_core_instance/U4_ex_res_ual[0]                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g2233/Q                                       -      A->Q    F     AND4X1          1  0.353   0.213    9.546  
  minimips_core_instance/n_475                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_bra_confirm_reg/D                    -      D       F     DFRQX1          1  0.095   0.000    9.546  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.222    9.981  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_bra_confirm_reg/C      -      C       R     DFRQX1         94  0.332   0.085    9.981  
#----------------------------------------------------------------------------------------------------------------------
Path 17: MET (0.353 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.870 (P)          0.946 (P)
          Arrival:=          9.943              0.019
 
            Setup:-          0.129
    Required Time:=          9.815
     Launch Clock:-          0.019
        Data Path:-          9.444
            Slack:=          0.353
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.102   0.156   -0.256  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.151   0.275    0.019  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.367   0.338    0.356  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.143   0.138    0.494  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.263  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.291   0.060    1.323  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.456  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.557  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.134   0.206    1.763  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.171   0.569    2.332  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.709    3.041  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.059   0.127    3.168  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.469  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.750  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.245    3.995  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.238  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.487  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.736  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.128   0.252    4.988  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.208  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.099    5.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.143   0.154    5.462  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.726  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.246    5.973  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.222  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.471  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.717  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.946  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.200    7.146  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.155   0.119    7.265  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.148   0.108    7.373  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.115    7.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.130   0.134    7.622  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.175   0.215    7.837  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.263    8.101  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.163   0.132    8.233  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2606/Q   -      A->Q    F     AN21X1          1  0.167   0.079    8.312  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1213    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2603/Q   -      A->Q    R     NO2X1           2  0.108   0.139    8.451  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1208    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2597/Q   -      A->Q    F     ON21X1          1  0.213   0.083    8.534  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1199    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2593/Q   -      A->Q    F     EO2X1           2  0.118   0.203    8.737  
  minimips_core_instance/U4_ex_U1_alu_res_add[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21131/Q                         -      A->Q    F     EN2X1           1  0.130   0.159    8.896  
  minimips_core_instance/U4_ex_U1_alu_n_23831                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20744/Q                         -      B->Q    R     NO2I1X1         1  0.258   0.210    9.105  
  minimips_core_instance/U4_ex_overflow_ual                            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2522/Q                                       -      AN->Q   R     NO6I2X1         1  0.277   0.357    9.462  
  minimips_core_instance/n_471                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/D                   -      D       R     DFRX1           1  0.216   0.001    9.462  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.185    9.943  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/C     -      C       R     DFRX1          97  0.270   0.023    9.943  
#----------------------------------------------------------------------------------------------------------------------
Path 18: MET (0.380 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[28]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.855 (P)          0.945 (P)
          Arrival:=          9.928              0.018
 
            Setup:-          0.130
    Required Time:=          9.798
     Launch Clock:-          0.018
        Data Path:-          9.400
            Slack:=          0.380
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.542    9.210  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7250/Q                    -      A->Q    F     NA2X1           1  0.903   0.066    9.276  
  minimips_core_instance/U3_di_n_21711                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7196/Q                    -      B->Q    R     AN21X1          1  0.184   0.142    9.418  
  minimips_core_instance/U3_di_n_21653                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[28]/D        -      D       R     DFRQX1          1  0.235   0.000    9.418  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.154    9.743  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.151   0.185    9.928  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[28]/C       -      C       R     DFRQX1         88  0.271   0.023    9.928  
#----------------------------------------------------------------------------------------------------------------------
Path 19: MET (0.381 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[30]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.854 (P)          0.945 (P)
          Arrival:=          9.927              0.018
 
            Setup:-          0.130
    Required Time:=          9.798
     Launch Clock:-          0.018
        Data Path:-          9.398
            Slack:=          0.381
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.542    9.210  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7253/Q                    -      A->Q    F     NA2X1           1  0.903   0.069    9.279  
  minimips_core_instance/U3_di_n_21714                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7198/Q                    -      B->Q    R     AN21X1          1  0.188   0.137    9.416  
  minimips_core_instance/U3_di_n_21655                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[30]/D        -      D       R     DFRQX1          1  0.222   0.000    9.416  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.154    9.743  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.151   0.185    9.927  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[30]/C       -      C       R     DFRQX1         88  0.271   0.022    9.927  
#----------------------------------------------------------------------------------------------------------------------
Path 20: MET (0.383 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[31]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.854 (P)          0.945 (P)
          Arrival:=          9.927              0.018
 
            Setup:-          0.130
    Required Time:=          9.798
     Launch Clock:-          0.018
        Data Path:-          9.397
            Slack:=          0.383
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.542    9.210  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7252/Q                    -      A->Q    F     NA2X1           1  0.903   0.070    9.280  
  minimips_core_instance/U3_di_n_21713                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7212/Q                    -      B->Q    R     AN21X1          1  0.188   0.135    9.415  
  minimips_core_instance/U3_di_n_21656                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[31]/D        -      D       R     DFRQX1          1  0.218   0.000    9.415  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.154    9.743  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.151   0.184    9.927  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[31]/C       -      C       R     DFRQX1         88  0.271   0.022    9.927  
#----------------------------------------------------------------------------------------------------------------------
Path 21: MET (0.389 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[29]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.855 (P)          0.945 (P)
          Arrival:=          9.928              0.018
 
            Setup:-          0.130
    Required Time:=          9.799
     Launch Clock:-          0.018
        Data Path:-          9.392
            Slack:=          0.389
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.542    9.210  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7251/Q                    -      A->Q    F     NA2X1           1  0.903   0.062    9.272  
  minimips_core_instance/U3_di_n_21712                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7197/Q                    -      B->Q    R     AN21X1          1  0.181   0.138    9.410  
  minimips_core_instance/U3_di_n_21654                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[29]/D        -      D       R     DFRQX1          1  0.226   0.000    9.410  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.154    9.743  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.151   0.186    9.928  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[29]/C       -      C       R     DFRQX1         88  0.271   0.023    9.928  
#----------------------------------------------------------------------------------------------------------------------
Path 22: MET (0.407 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[27]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.914 (P)          0.945 (P)
          Arrival:=          9.987              0.018
 
            Setup:-          0.133
    Required Time:=          9.854
     Launch Clock:-          0.018
        Data Path:-          9.429
            Slack:=          0.407
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.541    9.209  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7249/Q                    -      A->Q    F     NA2X1           1  0.903   0.084    9.293  
  minimips_core_instance/U3_di_n_21710                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7195/Q                    -      B->Q    R     AN21X1          1  0.201   0.154    9.447  
  minimips_core_instance/U3_di_n_21652                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[27]/D        -      D       R     DFRQX1          1  0.295   0.000    9.447  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.156    9.744  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.151   0.243    9.987  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[27]/C       -      C       R     DFRQX1         86  0.363   0.047    9.987  
#----------------------------------------------------------------------------------------------------------------------
Path 23: MET (0.419 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.934 (P)          0.896 (P)
          Arrival:=         10.007             -0.031
 
            Setup:-          0.160
    Required Time:=          9.847
     Launch Clock:-         -0.031
        Data Path:-          9.459
            Slack:=          0.419
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q            -      A->Q    R     BUX12          88  0.151   0.226   -0.031  
  minimips_core_instance/CTS_306                                   -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.292   0.287    0.256  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.909  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.099   0.759    1.668  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.819  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.049  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.461   0.238    2.610  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.428   0.476    3.086  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.457  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.999  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.221  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.449  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.100   0.214    4.663  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.056   0.069    4.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.894  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.961  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.078  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.120  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.059   0.058    5.178  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.278  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.378  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.099   0.041    5.420  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.062   0.063    5.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.043    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.059    5.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.831  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.891  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.932  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.034  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.095  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.137  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.195  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.298  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.419  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.044    6.463  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.061   0.060    6.524  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.041    6.565  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.059   0.064    6.629  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.670  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.830  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.929  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.970  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.028  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.069  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.170  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.337  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.123   0.044    7.381  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.494  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.554  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.595  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.699  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.761  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.816  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.071   0.059    7.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.097   0.052    7.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.986  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.040  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.097  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.139  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.069    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.112   0.056    8.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.369  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.529  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.633  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    F     NA2X1           1  0.086   0.054    8.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    R     NA2X2           2  0.069   0.071    8.860  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38199/Q          -      A->Q    F     EN2X1           1  0.112   0.154    9.014  
  minimips_core_instance/U4_ex_U1_alu_n_896                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21030/Q                     -      D->Q    R     AN222X1         1  0.096   0.276    9.291  
  minimips_core_instance/U4_ex_U1_alu_n_23672                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20882/Q                     -      A->Q    F     NO2X1           1  0.489   0.137    9.428  
  minimips_core_instance/U4_ex_U1_alu_n_23449                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/D               -      D       F     DFRX1           1  0.305   0.001    9.428  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.152   10.007  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/C          -      C       R     DFRX1          32  0.190   0.031   10.007  
#---------------------------------------------------------------------------------------------------------------------------
Path 24: MET (0.421 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[26]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.915 (P)          0.945 (P)
          Arrival:=          9.988              0.018
 
            Setup:-          0.133
    Required Time:=          9.855
     Launch Clock:-          0.018
        Data Path:-          9.416
            Slack:=          0.421
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.542    9.210  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7248/Q                    -      A->Q    F     NA2X1           1  0.903   0.068    9.277  
  minimips_core_instance/U3_di_n_21709                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7194/Q                    -      B->Q    R     AN21X1          1  0.186   0.157    9.434  
  minimips_core_instance/U3_di_n_21651                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[26]/D        -      D       R     DFRQX1          1  0.307   0.000    9.434  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.156    9.744  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.151   0.244    9.988  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[26]/C       -      C       R     DFRQX1         86  0.363   0.048    9.988  
#----------------------------------------------------------------------------------------------------------------------
Path 25: MET (0.422 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[25]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.918 (P)          0.945 (P)
          Arrival:=          9.991              0.018
 
            Setup:-          0.133
    Required Time:=          9.858
     Launch Clock:-          0.018
        Data Path:-          9.418
            Slack:=          0.422
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.542    9.210  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7247/Q                    -      A->Q    F     NA2X1           1  0.903   0.068    9.277  
  minimips_core_instance/U3_di_n_21708                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7193/Q                    -      B->Q    R     AN21X1          1  0.186   0.159    9.436  
  minimips_core_instance/U3_di_n_21650                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[25]/D        -      D       R     DFRQX1          1  0.312   0.000    9.436  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.156    9.744  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.151   0.247    9.991  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[25]/C       -      C       R     DFRQX1         86  0.364   0.051    9.991  
#----------------------------------------------------------------------------------------------------------------------
Path 26: MET (0.427 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.936 (P)          0.896 (P)
          Arrival:=         10.009             -0.031
 
            Setup:-          0.165
    Required Time:=          9.844
     Launch Clock:-         -0.031
        Data Path:-          9.448
            Slack:=          0.427
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q            -      A->Q    R     BUX12          88  0.151   0.226   -0.031  
  minimips_core_instance/CTS_306                                   -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.292   0.287    0.256  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.909  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.099   0.759    1.668  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.819  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.049  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.461   0.238    2.610  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.428   0.476    3.086  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.457  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.999  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.221  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.449  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.100   0.214    4.663  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.056   0.069    4.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.894  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.961  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.078  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.120  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.059   0.058    5.178  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.278  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.378  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.099   0.041    5.420  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.062   0.063    5.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.043    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.059    5.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.831  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.891  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.932  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.034  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.095  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.137  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.195  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.298  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.419  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.044    6.463  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.061   0.060    6.524  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.041    6.565  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.059   0.064    6.629  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.670  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.830  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.929  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.970  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.028  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.069  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.170  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.337  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.123   0.044    7.381  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.494  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.554  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.595  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.699  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.761  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.816  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.071   0.059    7.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.097   0.052    7.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.986  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.040  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.097  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.139  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.069    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.112   0.056    8.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.369  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.529  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.633  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q          -      A->Q    F     INX1            2  0.086   0.060    8.796  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38237/Q          -      A->Q    F     EO2X1           1  0.069   0.170    8.966  
  minimips_core_instance/U4_ex_U1_alu_n_894                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21035/Q                     -      D->Q    R     AN222X1         1  0.088   0.291    9.257  
  minimips_core_instance/U4_ex_U1_alu_n_23678                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20887/Q                     -      A->Q    F     NO2X1           1  0.515   0.160    9.417  
  minimips_core_instance/U4_ex_U1_alu_n_23454                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/D               -      D       F     DFRQX1          1  0.331   0.001    9.417  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.154   10.009  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/C          -      C       R     DFRQX1         32  0.190   0.033   10.009  
#---------------------------------------------------------------------------------------------------------------------------
Path 27: MET (0.427 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[20]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.928 (P)          0.945 (P)
          Arrival:=         10.001              0.018
 
            Setup:-          0.133
    Required Time:=          9.867
     Launch Clock:-          0.018
        Data Path:-          9.422
            Slack:=          0.427
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.542    9.210  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7257/Q                    -      A->Q    F     NA2X1           1  0.903   0.068    9.278  
  minimips_core_instance/U3_di_n_21715                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7188/Q                    -      B->Q    R     AN21X1          1  0.197   0.162    9.441  
  minimips_core_instance/U3_di_n_21645                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[20]/D        -      D       R     DFRQX1          1  0.315   0.000    9.441  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.156    9.744  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.151   0.257   10.001  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[20]/C       -      C       R     DFRQX1         86  0.365   0.061   10.001  
#----------------------------------------------------------------------------------------------------------------------
Path 28: MET (0.427 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[19]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.928 (P)          0.945 (P)
          Arrival:=         10.001              0.018
 
            Setup:-          0.133
    Required Time:=          9.868
     Launch Clock:-          0.018
        Data Path:-          9.422
            Slack:=          0.427
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.542    9.210  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7228/Q                    -      A->Q    F     NA2X1           1  0.903   0.075    9.285  
  minimips_core_instance/U3_di_n_21681                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7187/Q                    -      B->Q    R     AN21X1          1  0.202   0.156    9.441  
  minimips_core_instance/U3_di_n_21642                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[19]/D        -      D       R     DFRQX1          1  0.300   0.000    9.441  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.156    9.744  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.151   0.257   10.001  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[19]/C       -      C       R     DFRQX1         86  0.365   0.061   10.001  
#----------------------------------------------------------------------------------------------------------------------
Path 29: MET (0.432 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[18]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.911 (P)          0.945 (P)
          Arrival:=          9.984              0.018
 
            Setup:-          0.132
    Required Time:=          9.853
     Launch Clock:-          0.018
        Data Path:-          9.403
            Slack:=          0.432
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.541    9.209  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7240/Q                    -      A->Q    F     NA2X1           1  0.903   0.070    9.279  
  minimips_core_instance/U3_di_n_21702                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7186/Q                    -      B->Q    R     AN21X1          1  0.218   0.142    9.421  
  minimips_core_instance/U3_di_n_21641                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[18]/D        -      D       R     DFRQX1          1  0.263   0.000    9.421  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.156    9.744  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.151   0.240    9.984  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[18]/C       -      C       R     DFRQX1         86  0.363   0.045    9.984  
#----------------------------------------------------------------------------------------------------------------------
Path 30: MET (0.436 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[24]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.920 (P)          0.945 (P)
          Arrival:=          9.993              0.018
 
            Setup:-          0.132
    Required Time:=          9.861
     Launch Clock:-          0.018
        Data Path:-          9.407
            Slack:=          0.436
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.541    9.209  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7246/Q                    -      A->Q    F     NA2X1           1  0.903   0.076    9.285  
  minimips_core_instance/U3_di_n_21707                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7192/Q                    -      B->Q    R     AN21X1          1  0.193   0.140    9.425  
  minimips_core_instance/U3_di_n_21649                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[24]/D        -      D       R     DFRQX1          1  0.267   0.000    9.425  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.156    9.744  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.151   0.249    9.993  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[24]/C       -      C       R     DFRQX1         86  0.364   0.053    9.993  
#----------------------------------------------------------------------------------------------------------------------
Path 31: MET (0.450 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[23]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.928 (P)          0.945 (P)
          Arrival:=         10.001              0.018
 
            Setup:-          0.132
    Required Time:=          9.869
     Launch Clock:-          0.018
        Data Path:-          9.400
            Slack:=          0.450
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.542    9.210  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7245/Q                    -      A->Q    F     NA2X1           1  0.903   0.068    9.278  
  minimips_core_instance/U3_di_n_21706                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7191/Q                    -      B->Q    R     AN21X1          1  0.187   0.140    9.418  
  minimips_core_instance/U3_di_n_21648                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[23]/D        -      D       R     DFRQX1          1  0.271   0.000    9.418  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.156    9.744  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.151   0.257   10.001  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[23]/C       -      C       R     DFRQX1         86  0.365   0.061   10.001  
#----------------------------------------------------------------------------------------------------------------------
Path 32: MET (0.453 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[22]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.928 (P)          0.945 (P)
          Arrival:=         10.001              0.018
 
            Setup:-          0.132
    Required Time:=          9.869
     Launch Clock:-          0.018
        Data Path:-          9.398
            Slack:=          0.453
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.542    9.210  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7244/Q                    -      A->Q    F     NA2X1           1  0.903   0.069    9.279  
  minimips_core_instance/U3_di_n_21705                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7190/Q                    -      B->Q    R     AN21X1          1  0.187   0.137    9.416  
  minimips_core_instance/U3_di_n_21647                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[22]/D        -      D       R     DFRQX1          1  0.263   0.000    9.416  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.156    9.744  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.151   0.257   10.001  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[22]/C       -      C       R     DFRQX1         86  0.365   0.061   10.001  
#----------------------------------------------------------------------------------------------------------------------
Path 33: MET (0.456 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[21]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.929 (P)          0.945 (P)
          Arrival:=         10.002              0.018
 
            Setup:-          0.132
    Required Time:=          9.870
     Launch Clock:-          0.018
        Data Path:-          9.396
            Slack:=          0.456
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.017    8.617  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.718   0.051    8.668  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.227   0.542    9.210  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7243/Q                    -      A->Q    F     NA2X1           1  0.903   0.068    9.278  
  minimips_core_instance/U3_di_n_21704                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7189/Q                    -      B->Q    R     AN21X1          1  0.186   0.136    9.414  
  minimips_core_instance/U3_di_n_21646                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[21]/D        -      D       R     DFRQX1          1  0.261   0.000    9.414  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.156    9.744  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.151   0.257   10.002  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[21]/C       -      C       R     DFRQX1         86  0.365   0.062   10.002  
#----------------------------------------------------------------------------------------------------------------------
Path 34: MET (0.462 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.940 (P)          0.896 (P)
          Arrival:=         10.013             -0.031
 
            Setup:-          0.149
    Required Time:=          9.863
     Launch Clock:-         -0.031
        Data Path:-          9.432
            Slack:=          0.462
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q            -      A->Q    R     BUX12          88  0.151   0.226   -0.031  
  minimips_core_instance/CTS_306                                   -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.292   0.287    0.256  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.909  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.099   0.759    1.668  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.819  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.049  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.461   0.238    2.610  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.428   0.476    3.086  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.457  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.999  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.221  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.449  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.100   0.214    4.663  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.056   0.069    4.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.894  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.961  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.078  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.120  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.059   0.058    5.178  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.278  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.378  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.099   0.041    5.420  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.062   0.063    5.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.043    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.059    5.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.831  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.891  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.932  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.034  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.095  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.137  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.195  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.298  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.419  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.044    6.463  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.061   0.060    6.524  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.041    6.565  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.059   0.064    6.629  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.670  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.830  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.929  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.970  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.028  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.069  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.170  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.337  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.123   0.044    7.381  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.494  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.554  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.595  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.699  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.761  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.816  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.071   0.059    7.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.097   0.052    7.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.986  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.040  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.097  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.139  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.069    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.112   0.056    8.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.369  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.529  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.633  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q          -      A->Q    F     INX1            2  0.086   0.060    8.796  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q          -      A->Q    R     NO2X1           1  0.069   0.085    8.881  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q          -      A->Q    F     NO2X1           2  0.132   0.086    8.967  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38247/Q          -      A->Q    F     EN2X1           1  0.185   0.184    9.152  
  minimips_core_instance/U4_ex_U1_alu_n_908                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21024/Q                     -      E->Q    R     AN222X1         1  0.112   0.175    9.327  
  minimips_core_instance/U4_ex_U1_alu_n_23664                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20877/Q                     -      A->Q    F     NO2X1           1  0.364   0.074    9.401  
  minimips_core_instance/U4_ex_U1_alu_n_23444                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/D               -      D       F     DFRQX1          1  0.231   0.000    9.401  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.158   10.013  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/C          -      C       R     DFRQX1         32  0.190   0.037   10.013  
#---------------------------------------------------------------------------------------------------------------------------
Path 35: MET (0.495 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[30]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op1_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_adresse_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.858 (P)          0.883 (P)
          Arrival:=          9.931             -0.044
 
            Setup:-          0.123
    Required Time:=          9.808
     Launch Clock:-         -0.044
        Data Path:-          9.357
            Slack:=          0.495
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.151   0.213   -0.044  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op1_reg[1]/Q           -      C->Q    F     DFRQX1          1  0.291   0.281    0.238  
  minimips_core_instance/DI_op1[1]                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC240_DI_op1_1_/Q           -      A->Q    F     BUX2           51  0.097   0.663    0.901  
  minimips_core_instance/FE_OFN240_DI_op1_1_             -      -       -     (net)          51      -       -        -  
  minimips_core_instance/g35738/Q                        -      C->Q    F     AO22X1          2  1.075   0.494    1.394  
  minimips_core_instance/n_647                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                       -      B->CO   F     FAX1            2  0.184   0.273    1.667  
  minimips_core_instance/n_636                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                        -      C->Q    R     ON21X1          1  0.116   0.088    1.755  
  minimips_core_instance/n_648                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q        -      B->Q    F     NA2I1X1         1  0.158   0.088    1.843  
  minimips_core_instance/U4_ex_add_178_53_n_987          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO       -      CI->CO  F     FAX1            1  0.114   0.254    2.097  
  minimips_core_instance/U4_ex_add_178_53_n_986          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO       -      CI->CO  F     FAX1            1  0.140   0.250    2.348  
  minimips_core_instance/U4_ex_add_178_53_n_984          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO       -      CI->CO  F     FAX1            1  0.127   0.249    2.597  
  minimips_core_instance/U4_ex_add_178_53_n_982          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO       -      CI->CO  F     FAX1            1  0.129   0.250    2.846  
  minimips_core_instance/U4_ex_add_178_53_n_980          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO       -      CI->CO  F     FAX1            1  0.129   0.254    3.100  
  minimips_core_instance/U4_ex_add_178_53_n_978          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO       -      CI->CO  F     FAX1            1  0.135   0.249    3.349  
  minimips_core_instance/U4_ex_add_178_53_n_976          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO       -      CI->CO  F     FAX1            1  0.127   0.260    3.609  
  minimips_core_instance/U4_ex_add_178_53_n_974          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO       -      CI->CO  F     FAX1            1  0.143   0.254    3.863  
  minimips_core_instance/U4_ex_add_178_53_n_972          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO       -      CI->CO  F     FAX1            1  0.130   0.245    4.108  
  minimips_core_instance/U4_ex_add_178_53_n_970          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO       -      CI->CO  F     FAX1            1  0.123   0.245    4.353  
  minimips_core_instance/U4_ex_add_178_53_n_968          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO       -      CI->CO  F     FAX1            1  0.125   0.245    4.598  
  minimips_core_instance/U4_ex_add_178_53_n_966          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO       -      CI->CO  F     FAX1            1  0.124   0.248    4.846  
  minimips_core_instance/U4_ex_add_178_53_n_964          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO       -      CI->CO  F     FAX1            1  0.128   0.247    5.093  
  minimips_core_instance/U4_ex_add_178_53_n_962          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO       -      CI->CO  F     FAX1            1  0.125   0.326    5.419  
  minimips_core_instance/U4_ex_add_178_53_n_960          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO       -      CI->CO  F     FAX1            1  0.232   0.321    5.740  
  minimips_core_instance/U4_ex_add_178_53_n_958          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO       -      CI->CO  F     FAX1            1  0.189   0.291    6.031  
  minimips_core_instance/U4_ex_add_178_53_n_956          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO       -      CI->CO  F     FAX1            1  0.164   0.255    6.286  
  minimips_core_instance/U4_ex_add_178_53_n_954          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO       -      CI->CO  F     FAX1            1  0.125   0.243    6.530  
  minimips_core_instance/U4_ex_add_178_53_n_952          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO       -      CI->CO  F     FAX1            1  0.122   0.248    6.777  
  minimips_core_instance/U4_ex_add_178_53_n_950          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO       -      CI->CO  F     FAX1            1  0.129   0.254    7.031  
  minimips_core_instance/U4_ex_add_178_53_n_948          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO       -      CI->CO  F     FAX1            1  0.134   0.252    7.283  
  minimips_core_instance/U4_ex_add_178_53_n_946          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO       -      CI->CO  F     FAX1            1  0.130   0.272    7.554  
  minimips_core_instance/U4_ex_add_178_53_n_944          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO       -      CI->CO  F     FAX1            1  0.158   0.255    7.810  
  minimips_core_instance/U4_ex_add_178_53_n_942          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO       -      CI->CO  F     FAX1            1  0.127   0.266    8.076  
  minimips_core_instance/U4_ex_add_178_53_n_940          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/CO       -      CI->CO  F     FAX1            1  0.151   0.256    8.332  
  minimips_core_instance/U4_ex_add_178_53_n_938          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1425/CO       -      CI->CO  F     FAX1            1  0.130   0.231    8.563  
  minimips_core_instance/U4_ex_add_178_53_n_936          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1424/CO       -      A->CO   F     FAX0            3  0.105   0.403    8.966  
  minimips_core_instance/U4_ex_add_178_53_n_934          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/FE_RC_11_0/Q                    -      B->Q    R     NA2X1           1  0.289   0.125    9.091  
  minimips_core_instance/FE_RN_3_0                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_RC_7_0/Q                     -      C->Q    F     ON21X1          1  0.113   0.072    9.162  
  minimips_core_instance/U4_ex_n_515                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2626/Q                         -      A->Q    F     AND3X1          1  0.137   0.151    9.313  
  minimips_core_instance/n_369                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[30]/D      -      D       F     DFRQX1          1  0.086   0.000    9.313  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.173    9.931  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[30]/C      -      C       R     DFRQX1         97  0.266   0.010    9.931  
#----------------------------------------------------------------------------------------------------------------------
Path 36: MET (0.512 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[31]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.888 (P)          0.946 (P)
          Arrival:=          9.961              0.019
 
            Setup:-          0.142
    Required Time:=          9.819
     Launch Clock:-          0.019
        Data Path:-          9.288
            Slack:=          0.512
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.102   0.156   -0.256  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.151   0.275    0.019  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.367   0.338    0.356  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.143   0.138    0.494  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.263  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.291   0.060    1.323  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.456  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.557  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.134   0.206    1.763  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.171   0.569    2.332  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.709    3.041  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.059   0.127    3.168  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.469  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.750  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.245    3.995  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.238  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.487  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.736  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.128   0.252    4.988  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.208  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.099    5.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.143   0.154    5.462  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.726  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.246    5.973  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.222  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.471  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.717  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.946  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.200    7.146  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.155   0.119    7.265  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.148   0.108    7.373  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.115    7.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.130   0.134    7.622  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.175   0.215    7.837  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.263    8.101  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.163   0.132    8.233  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2606/Q   -      A->Q    F     AN21X1          1  0.167   0.079    8.312  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1213    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2603/Q   -      A->Q    R     NO2X1           2  0.108   0.139    8.451  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1208    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2597/Q   -      A->Q    F     ON21X1          1  0.213   0.083    8.534  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1199    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2593/Q   -      A->Q    F     EO2X1           2  0.118   0.203    8.737  
  minimips_core_instance/U4_ex_U1_alu_res_add[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20352/Q                         -      A->Q    F     AO211X1         1  0.130   0.343    9.080  
  minimips_core_instance/U4_ex_res_ual[31]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2401/Q                                       -      A->Q    R     AN22X1          1  0.170   0.156    9.236  
  minimips_core_instance/n_469                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2234/Q                                       -      A->Q    F     NO2X1           1  0.272   0.071    9.307  
  minimips_core_instance/n_507                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[31]/D                   -      D       F     DFRQX1          1  0.228   0.000    9.307  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.202    9.961  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[31]/C     -      C       R     DFRQX1         94  0.323   0.065    9.961  
#----------------------------------------------------------------------------------------------------------------------
Path 37: MET (0.594 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[30]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.878 (P)          0.946 (P)
          Arrival:=          9.951              0.019
 
            Setup:-          0.147
    Required Time:=          9.804
     Launch Clock:-          0.019
        Data Path:-          9.191
            Slack:=          0.594
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.102   0.156   -0.256  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.151   0.275    0.019  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.367   0.338    0.356  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.143   0.138    0.494  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.263  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.291   0.060    1.323  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.456  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.557  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.134   0.206    1.763  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.171   0.569    2.332  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.709    3.041  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.059   0.127    3.168  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.469  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.750  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.245    3.995  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.238  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.487  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.736  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.128   0.252    4.988  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.208  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.099    5.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.143   0.154    5.462  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.726  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.246    5.973  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.222  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.471  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.717  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.946  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.200    7.146  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.155   0.119    7.265  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.148   0.108    7.373  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.115    7.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.130   0.134    7.622  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.175   0.215    7.837  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.263    8.101  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.163   0.132    8.233  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2606/Q   -      A->Q    F     AN21X1          1  0.167   0.079    8.312  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1213    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2603/Q   -      A->Q    R     NO2X1           2  0.108   0.139    8.451  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1208    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2595/Q   -      A->Q    F     EN2X1           1  0.213   0.183    8.634  
  minimips_core_instance/U4_ex_U1_alu_res_add[30]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20353/Q                         -      A->Q    F     AO211X1         1  0.098   0.327    8.961  
  minimips_core_instance/U4_ex_res_ual[30]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2403/Q                                       -      A->Q    R     AN22X1          1  0.157   0.158    9.120  
  minimips_core_instance/n_468                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2235/Q                                       -      A->Q    F     NO2X1           1  0.281   0.090    9.210  
  minimips_core_instance/n_506                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[30]/D                   -      D       F     DFRQX1          1  0.258   0.000    9.210  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.192    9.951  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[30]/C     -      C       R     DFRQX1         94  0.317   0.055    9.951  
#----------------------------------------------------------------------------------------------------------------------
Path 38: MET (0.613 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[29]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op1_reg[1]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_adresse_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.851 (P)          0.883 (P)
          Arrival:=          9.924             -0.044
 
            Setup:-          0.127
    Required Time:=          9.797
     Launch Clock:-         -0.044
        Data Path:-          9.228
            Slack:=          0.613
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.151   0.213   -0.044  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op1_reg[1]/Q           -      C->Q    F     DFRQX1          1  0.291   0.281    0.238  
  minimips_core_instance/DI_op1[1]                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC240_DI_op1_1_/Q           -      A->Q    F     BUX2           51  0.097   0.663    0.901  
  minimips_core_instance/FE_OFN240_DI_op1_1_             -      -       -     (net)          51      -       -        -  
  minimips_core_instance/g35738/Q                        -      C->Q    F     AO22X1          2  1.075   0.494    1.394  
  minimips_core_instance/n_647                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                       -      B->CO   F     FAX1            2  0.184   0.273    1.667  
  minimips_core_instance/n_636                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                        -      C->Q    R     ON21X1          1  0.116   0.088    1.755  
  minimips_core_instance/n_648                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q        -      B->Q    F     NA2I1X1         1  0.158   0.088    1.843  
  minimips_core_instance/U4_ex_add_178_53_n_987          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO       -      CI->CO  F     FAX1            1  0.114   0.254    2.097  
  minimips_core_instance/U4_ex_add_178_53_n_986          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO       -      CI->CO  F     FAX1            1  0.140   0.250    2.348  
  minimips_core_instance/U4_ex_add_178_53_n_984          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO       -      CI->CO  F     FAX1            1  0.127   0.249    2.597  
  minimips_core_instance/U4_ex_add_178_53_n_982          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO       -      CI->CO  F     FAX1            1  0.129   0.250    2.846  
  minimips_core_instance/U4_ex_add_178_53_n_980          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO       -      CI->CO  F     FAX1            1  0.129   0.254    3.100  
  minimips_core_instance/U4_ex_add_178_53_n_978          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO       -      CI->CO  F     FAX1            1  0.135   0.249    3.349  
  minimips_core_instance/U4_ex_add_178_53_n_976          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO       -      CI->CO  F     FAX1            1  0.127   0.260    3.609  
  minimips_core_instance/U4_ex_add_178_53_n_974          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO       -      CI->CO  F     FAX1            1  0.143   0.254    3.863  
  minimips_core_instance/U4_ex_add_178_53_n_972          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO       -      CI->CO  F     FAX1            1  0.130   0.245    4.108  
  minimips_core_instance/U4_ex_add_178_53_n_970          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO       -      CI->CO  F     FAX1            1  0.123   0.245    4.353  
  minimips_core_instance/U4_ex_add_178_53_n_968          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO       -      CI->CO  F     FAX1            1  0.125   0.245    4.598  
  minimips_core_instance/U4_ex_add_178_53_n_966          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO       -      CI->CO  F     FAX1            1  0.124   0.248    4.846  
  minimips_core_instance/U4_ex_add_178_53_n_964          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO       -      CI->CO  F     FAX1            1  0.128   0.247    5.093  
  minimips_core_instance/U4_ex_add_178_53_n_962          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO       -      CI->CO  F     FAX1            1  0.125   0.326    5.419  
  minimips_core_instance/U4_ex_add_178_53_n_960          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO       -      CI->CO  F     FAX1            1  0.232   0.321    5.740  
  minimips_core_instance/U4_ex_add_178_53_n_958          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO       -      CI->CO  F     FAX1            1  0.189   0.291    6.031  
  minimips_core_instance/U4_ex_add_178_53_n_956          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO       -      CI->CO  F     FAX1            1  0.164   0.255    6.286  
  minimips_core_instance/U4_ex_add_178_53_n_954          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO       -      CI->CO  F     FAX1            1  0.125   0.243    6.530  
  minimips_core_instance/U4_ex_add_178_53_n_952          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO       -      CI->CO  F     FAX1            1  0.122   0.248    6.777  
  minimips_core_instance/U4_ex_add_178_53_n_950          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO       -      CI->CO  F     FAX1            1  0.129   0.254    7.031  
  minimips_core_instance/U4_ex_add_178_53_n_948          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO       -      CI->CO  F     FAX1            1  0.134   0.252    7.283  
  minimips_core_instance/U4_ex_add_178_53_n_946          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO       -      CI->CO  F     FAX1            1  0.130   0.272    7.554  
  minimips_core_instance/U4_ex_add_178_53_n_944          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO       -      CI->CO  F     FAX1            1  0.158   0.255    7.810  
  minimips_core_instance/U4_ex_add_178_53_n_942          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO       -      CI->CO  F     FAX1            1  0.127   0.266    8.076  
  minimips_core_instance/U4_ex_add_178_53_n_940          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/CO       -      CI->CO  F     FAX1            1  0.151   0.256    8.332  
  minimips_core_instance/U4_ex_add_178_53_n_938          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1425/CO       -      CI->CO  F     FAX1            1  0.130   0.231    8.563  
  minimips_core_instance/U4_ex_add_178_53_n_936          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1424/S        -      A->S    R     FAX0            1  0.105   0.469    9.031  
  minimips_core_instance/U4_ex_n_514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2625/Q                         -      A->Q    R     AND3X1          1  0.191   0.153    9.184  
  minimips_core_instance/n_368                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[29]/D      -      D       R     DFRQX1          1  0.110   0.000    9.184  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.166    9.924  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[29]/C      -      C       R     DFRQX1         94  0.292   0.029    9.924  
#----------------------------------------------------------------------------------------------------------------------
Path 39: MET (0.657 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[27]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_data_ual_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.885 (P)          0.946 (P)
          Arrival:=          9.958              0.019
 
            Setup:-          0.131
    Required Time:=          9.828
     Launch Clock:-          0.019
        Data Path:-          9.152
            Slack:=          0.657
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.102   0.156   -0.256  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.151   0.275    0.019  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.367   0.338    0.356  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.143   0.138    0.494  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.263  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.291   0.060    1.323  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.456  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.557  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.134   0.206    1.763  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.171   0.569    2.332  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.709    3.041  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.059   0.127    3.168  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.469  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.750  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.245    3.995  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.238  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.487  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.736  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.128   0.252    4.988  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.208  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.099    5.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.143   0.154    5.462  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.726  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.246    5.973  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.222  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.471  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.717  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.946  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.200    7.146  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.155   0.119    7.265  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.148   0.108    7.373  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.115    7.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.130   0.134    7.622  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.175   0.215    7.837  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.263    8.100  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2611/Q   -      A->Q    R     AN21X1          2  0.163   0.167    8.268  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1223    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2605/Q   -      A->Q    F     ON21X1          1  0.222   0.075    8.342  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1211    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2596/Q   -      A->Q    R     EN2X0           1  0.120   0.293    8.636  
  minimips_core_instance/U4_ex_U1_alu_res_add[27]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20374/Q                         -      A->Q    R     AO211X1         1  0.423   0.274    8.909  
  minimips_core_instance/U4_ex_res_ual[27]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2402/Q                                       -      A->Q    F     AN22X1          1  0.177   0.114    9.023  
  minimips_core_instance/n_466                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2236/Q                                       -      A->Q    R     NO2X1           1  0.329   0.148    9.171  
  minimips_core_instance/n_504                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[27]/D                   -      D       R     DFRQX1          1  0.227   0.000    9.171  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.200    9.958  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[27]/C     -      C       R     DFRQX1         94  0.322   0.062    9.958  
#----------------------------------------------------------------------------------------------------------------------
Path 40: MET (0.682 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[29]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_data_ual_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.880 (P)          0.946 (P)
          Arrival:=          9.953              0.019
 
            Setup:-          0.132
    Required Time:=          9.821
     Launch Clock:-          0.019
        Data Path:-          9.121
            Slack:=          0.682
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.102   0.156   -0.256  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.151   0.275    0.019  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.367   0.338    0.356  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.143   0.138    0.494  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.263  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.291   0.060    1.323  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.456  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.557  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.134   0.206    1.763  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.171   0.569    2.332  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.709    3.041  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.059   0.127    3.168  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.469  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.750  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.245    3.995  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.238  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.487  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.736  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.128   0.252    4.988  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.208  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.099    5.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.143   0.154    5.462  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.726  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.246    5.973  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.222  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.471  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.717  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.946  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.200    7.146  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.155   0.119    7.265  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.148   0.108    7.373  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.115    7.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.130   0.134    7.622  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.175   0.215    7.837  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.263    8.101  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.163   0.132    8.233  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2608/Q   -      A->Q    F     NA3X1           1  0.167   0.077    8.310  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1217    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2599/Q   -      A->Q    R     EN2X0           1  0.103   0.246    8.556  
  minimips_core_instance/U4_ex_U1_alu_res_add[29]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20354/Q                         -      A->Q    R     AO211X1         1  0.343   0.287    8.843  
  minimips_core_instance/U4_ex_res_ual[29]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2405/Q                                       -      A->Q    F     AN22X1          1  0.216   0.119    8.962  
  minimips_core_instance/n_467                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2238/Q                                       -      A->Q    R     NO2X1           1  0.325   0.178    9.139  
  minimips_core_instance/n_505                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[29]/D                   -      D       R     DFRQX1          1  0.273   0.000    9.139  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.194    9.953  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[29]/C     -      C       R     DFRQX1         94  0.319   0.057    9.953  
#----------------------------------------------------------------------------------------------------------------------
Path 41: MET (0.685 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.940 (P)          0.896 (P)
          Arrival:=         10.013             -0.031
 
            Setup:-          0.146
    Required Time:=          9.867
     Launch Clock:-         -0.031
        Data Path:-          9.213
            Slack:=          0.685
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q            -      A->Q    R     BUX12          88  0.151   0.226   -0.031  
  minimips_core_instance/CTS_306                                   -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.292   0.287    0.256  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.909  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.099   0.759    1.668  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.819  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.049  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.461   0.238    2.610  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.428   0.476    3.086  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.457  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.999  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.221  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.449  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.100   0.214    4.663  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.056   0.069    4.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.894  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.961  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.078  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.120  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.059   0.058    5.178  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.278  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.378  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.099   0.041    5.420  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.062   0.063    5.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.043    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.059    5.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.831  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.891  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.932  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.034  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.095  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.137  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.195  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.298  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.419  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.044    6.463  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.061   0.060    6.524  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.041    6.565  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.059   0.064    6.629  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.670  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.830  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.929  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.970  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.028  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.069  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.170  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.337  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.123   0.044    7.381  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.494  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.554  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.595  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.699  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.761  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.816  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.071   0.059    7.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.097   0.052    7.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.986  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.040  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.097  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.139  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.069    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.112   0.056    8.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.369  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.529  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.633  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38200/Q          -      A->Q    F     EN2X1           1  0.088   0.149    8.782  
  minimips_core_instance/U4_ex_U1_alu_n_892                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21031/Q                     -      D->Q    R     AN222X1         1  0.098   0.342    9.124  
  minimips_core_instance/U4_ex_U1_alu_n_23673                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20884/Q                     -      A->Q    F     NO2X1           1  0.594   0.058    9.182  
  minimips_core_instance/U4_ex_U1_alu_n_23451                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/D               -      D       F     DFRX1           1  0.211   0.000    9.182  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.158   10.013  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/C          -      C       R     DFRX1          32  0.190   0.037   10.013  
#---------------------------------------------------------------------------------------------------------------------------
Path 42: MET (0.735 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[24]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_data_ual_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.855 (P)          0.946 (P)
          Arrival:=          9.928              0.019
 
            Setup:-          0.129
    Required Time:=          9.799
     Launch Clock:-          0.019
        Data Path:-          9.045
            Slack:=          0.735
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.102   0.156   -0.256  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.151   0.275    0.019  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.367   0.338    0.356  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.143   0.138    0.494  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.263  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.291   0.060    1.323  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.456  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.557  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.134   0.206    1.763  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.171   0.569    2.332  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.709    3.041  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.059   0.127    3.168  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.469  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.750  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.245    3.995  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.238  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.487  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.736  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.128   0.252    4.988  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.208  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.099    5.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.143   0.154    5.462  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.726  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.246    5.973  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.222  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.471  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.717  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.946  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.200    7.146  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.155   0.119    7.265  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.148   0.108    7.373  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.115    7.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.130   0.134    7.622  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.175   0.215    7.837  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.263    8.100  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2609/Q   -      A->Q    R     EN2X0           1  0.163   0.402    8.503  
  minimips_core_instance/U4_ex_U1_alu_res_add[24]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20362/Q                         -      A->Q    R     AO211X1         1  0.608   0.323    8.826  
  minimips_core_instance/U4_ex_res_ual[24]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2411/Q                                       -      A->Q    F     AN22X1          1  0.227   0.115    8.941  
  minimips_core_instance/n_462                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2244/Q                                       -      A->Q    R     NO2X1           1  0.315   0.123    9.064  
  minimips_core_instance/n_500                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[24]/D                   -      D       R     DFRQX1          1  0.197   0.000    9.064  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.170    9.928  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[24]/C     -      C       R     DFRQX1         94  0.293   0.033    9.928  
#----------------------------------------------------------------------------------------------------------------------
Path 43: MET (0.753 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[25]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_data_ual_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.855 (P)          0.946 (P)
          Arrival:=          9.928              0.019
 
            Setup:-          0.130
    Required Time:=          9.799
     Launch Clock:-          0.019
        Data Path:-          9.027
            Slack:=          0.753
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.102   0.156   -0.256  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.151   0.275    0.019  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.367   0.338    0.356  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.143   0.138    0.494  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.263  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.291   0.060    1.323  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.456  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.557  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.134   0.206    1.763  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.171   0.569    2.332  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.709    3.041  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.059   0.127    3.168  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.469  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.750  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.245    3.995  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.238  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.487  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.736  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.128   0.252    4.988  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.208  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.099    5.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.143   0.154    5.462  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.726  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.246    5.973  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.222  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.471  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.717  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.946  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.200    7.146  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.155   0.119    7.265  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.148   0.108    7.373  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.115    7.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.130   0.134    7.622  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.175   0.215    7.837  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.263    8.100  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2615/Q   -      A->Q    R     INX1            1  0.163   0.063    8.163  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1230    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2612/Q   -      A->Q    F     ON21X1          1  0.067   0.056    8.219  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1224    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2602/Q   -      A->Q    R     EN2X0           1  0.097   0.324    8.543  
  minimips_core_instance/U4_ex_U1_alu_res_add[25]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20372/Q                         -      A->Q    R     AO211X1         1  0.487   0.266    8.809  
  minimips_core_instance/U4_ex_res_ual[25]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2406/Q                                       -      A->Q    F     AN22X1          1  0.154   0.106    8.915  
  minimips_core_instance/n_463                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2239/Q                                       -      A->Q    R     NO2X1           1  0.322   0.131    9.046  
  minimips_core_instance/n_501                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[25]/D                   -      D       R     DFRQX1          1  0.207   0.000    9.046  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.170    9.928  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[25]/C     -      C       R     DFRQX1         94  0.293   0.032    9.928  
#----------------------------------------------------------------------------------------------------------------------
Path 44: MET (0.788 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.939 (P)          0.896 (P)
          Arrival:=         10.012             -0.031
 
            Setup:-          0.146
    Required Time:=          9.867
     Launch Clock:-         -0.031
        Data Path:-          9.110
            Slack:=          0.788
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.102   0.154   -0.257  
  minimips_core_instance/CTS_308                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q            -      A->Q    R     BUX12          88  0.151   0.226   -0.031  
  minimips_core_instance/CTS_306                                   -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.292   0.287    0.256  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.909  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.099   0.759    1.668  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.819  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.049  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.461   0.238    2.610  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.428   0.476    3.086  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.457  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.775  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.999  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.221  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.449  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.100   0.214    4.663  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.056   0.069    4.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.894  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.961  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.015  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.078  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.120  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.059   0.058    5.178  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.219  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.278  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.378  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.099   0.041    5.420  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.062   0.063    5.483  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.043    5.527  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.059    5.586  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.627  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.790  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.831  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.891  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.932  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.034  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.095  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.137  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.195  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.238  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.298  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.339  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.419  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.044    6.463  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.061   0.060    6.524  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.041    6.565  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.059   0.064    6.629  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.670  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.731  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.830  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.929  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.970  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.028  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.069  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.170  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.337  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.123   0.044    7.381  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.494  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.554  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.595  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.647  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.699  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.761  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.816  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.071   0.059    7.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.097   0.052    7.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.986  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.040  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.097  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.139  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.069    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.112   0.056    8.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.319  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.369  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.474  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.529  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38201/Q          -      A->Q    F     EN2X1           1  0.088   0.152    8.680  
  minimips_core_instance/U4_ex_U1_alu_n_890                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21036/Q                     -      D->Q    R     AN222X1         1  0.101   0.339    9.020  
  minimips_core_instance/U4_ex_U1_alu_n_23679                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20888/Q                     -      A->Q    F     NO2X1           1  0.589   0.059    9.079  
  minimips_core_instance/U4_ex_U1_alu_n_23455                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/D               -      D       F     DFRX1           1  0.211   0.000    9.079  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.121    9.855  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.086   0.157   10.012  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/C          -      C       R     DFRX1          32  0.190   0.037   10.012  
#---------------------------------------------------------------------------------------------------------------------------
Path 45: MET (0.809 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[26]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.888 (P)          0.946 (P)
          Arrival:=          9.961              0.019
 
            Setup:-          0.146
    Required Time:=          9.815
     Launch Clock:-          0.019
        Data Path:-          8.987
            Slack:=          0.809
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.102   0.156   -0.256  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.151   0.275    0.019  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.367   0.338    0.356  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.143   0.138    0.494  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.263  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.291   0.060    1.323  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.456  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.557  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.134   0.206    1.763  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.171   0.569    2.332  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.709    3.041  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.059   0.127    3.168  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.469  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.750  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.245    3.995  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.238  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.487  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.736  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.128   0.252    4.988  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.208  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.099    5.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.143   0.154    5.462  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.726  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.246    5.973  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.222  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.471  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.717  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.946  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.200    7.146  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.155   0.119    7.265  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.148   0.108    7.373  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.115    7.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.130   0.134    7.622  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.175   0.215    7.837  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.263    8.100  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2611/Q   -      A->Q    R     AN21X1          2  0.163   0.167    8.268  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1223    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2601/Q   -      A->Q    F     EN2X1           1  0.222   0.204    8.472  
  minimips_core_instance/U4_ex_U1_alu_res_add[26]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20395/Q                         -      A->Q    F     AO211X1         1  0.124   0.307    8.779  
  minimips_core_instance/U4_ex_res_ual[26]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2407/Q                                       -      A->Q    R     AN22X1          1  0.130   0.140    8.919  
  minimips_core_instance/n_465                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2240/Q                                       -      A->Q    F     NO2X1           1  0.255   0.087    9.006  
  minimips_core_instance/n_503                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[26]/D                   -      D       F     DFRQX1          1  0.257   0.000    9.006  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.203    9.961  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[26]/C     -      C       R     DFRQX1         94  0.324   0.065    9.961  
#----------------------------------------------------------------------------------------------------------------------
Path 46: MET (0.811 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[28]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.885 (P)          0.946 (P)
          Arrival:=          9.958              0.019
 
            Setup:-          0.144
    Required Time:=          9.814
     Launch Clock:-          0.019
        Data Path:-          8.985
            Slack:=          0.811
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.516   -0.411  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.102   0.156   -0.256  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.151   0.275    0.019  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.367   0.338    0.356  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.143   0.138    0.494  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.263  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.291   0.060    1.323  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.456  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.557  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.134   0.206    1.763  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.171   0.569    2.332  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.709    3.041  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.059   0.127    3.168  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.469  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.750  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.245    3.995  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.238  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.487  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.736  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.128   0.252    4.988  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.208  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.099    5.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.143   0.154    5.462  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.726  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.246    5.973  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.222  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.471  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.717  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.946  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.200    7.146  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.155   0.119    7.265  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.148   0.108    7.373  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.115    7.488  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.130   0.134    7.622  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.175   0.215    7.837  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.263    8.101  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.163   0.159    8.260  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2600/Q   -      A->Q    F     EN2X1           1  0.208   0.194    8.454  
  minimips_core_instance/U4_ex_U1_alu_res_add[28]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20350/Q                         -      A->Q    F     AO211X1         1  0.116   0.316    8.770  
  minimips_core_instance/U4_ex_res_ual[28]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2408/Q                                       -      A->Q    R     AN22X1          1  0.141   0.155    8.925  
  minimips_core_instance/n_464                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2241/Q                                       -      A->Q    F     NO2X1           1  0.280   0.079    9.003  
  minimips_core_instance/n_502                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[28]/D                   -      D       F     DFRQX1          1  0.240   0.000    9.003  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.200    9.958  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[28]/C     -      C       R     DFRQX1         94  0.322   0.062    9.958  
#----------------------------------------------------------------------------------------------------------------------
Path 47: MET (0.825 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[3]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.856 (P)          0.945 (P)
          Arrival:=          9.929              0.018
 
            Setup:-          0.130
    Required Time:=          9.799
     Launch Clock:-          0.018
        Data Path:-          8.956
            Slack:=          0.825
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.023    8.623  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7230/Q                    -      A->Q    F     AN22X1          1  1.718   0.194    8.817  
  minimips_core_instance/U3_di_n_21683                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7214/Q                    -      A->Q    R     NO2X1           1  0.361   0.157    8.974  
  minimips_core_instance/U3_di_n_21658                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[3]/D         -      D       R     DFRQX1          1  0.221   0.000    8.974  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.154    9.743  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.151   0.186    9.929  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[3]/C        -      C       R     DFRQX1         88  0.271   0.023    9.929  
#----------------------------------------------------------------------------------------------------------------------
Path 48: MET (0.836 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[2]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.856 (P)          0.945 (P)
          Arrival:=          9.929              0.018
 
            Setup:-          0.129
    Required Time:=          9.800
     Launch Clock:-          0.018
        Data Path:-          8.945
            Slack:=          0.836
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.022    8.623  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7229/Q                    -      A->Q    F     AN22X1          1  1.718   0.201    8.824  
  minimips_core_instance/U3_di_n_21682                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7219/Q                    -      A->Q    R     NO2X1           1  0.369   0.139    8.963  
  minimips_core_instance/U3_di_n_21663                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[2]/D         -      D       R     DFRQX1          1  0.204   0.000    8.963  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.154    9.743  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.151   0.186    9.929  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[2]/C        -      C       R     DFRQX1         88  0.271   0.023    9.929  
#----------------------------------------------------------------------------------------------------------------------
Path 49: MET (0.850 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[5]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.883 (P)          0.945 (P)
          Arrival:=          9.956              0.018
 
            Setup:-          0.130
    Required Time:=          9.826
     Launch Clock:-          0.018
        Data Path:-          8.958
            Slack:=          0.850
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.024    8.625  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7232/Q                    -      A->Q    F     AN22X1          1  1.718   0.201    8.825  
  minimips_core_instance/U3_di_n_21686                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7216/Q                    -      A->Q    R     NO2X1           1  0.368   0.151    8.976  
  minimips_core_instance/U3_di_n_21660                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[5]/D         -      D       R     DFRQX1          1  0.212   0.000    8.976  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.154    9.743  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.151   0.213    9.956  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[5]/C        -      C       R     DFRQX1         88  0.291   0.050    9.956  
#----------------------------------------------------------------------------------------------------------------------
Path 50: MET (0.855 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[6]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927             -0.927
      Net Latency:+          0.882 (P)          0.945 (P)
          Arrival:=          9.955              0.018
 
            Setup:-          0.130
    Required Time:=          9.825
     Launch Clock:-          0.018
        Data Path:-          8.952
            Slack:=          0.855
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515   -0.412  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140   -0.272  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.158  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176    0.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.234   0.346    0.364  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.175   0.173    0.537  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.128   0.132    0.670  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.160    0.830  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.922  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.107   0.115    1.037  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.207   0.060    1.097  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.080   0.303    1.400  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.552   0.179    1.580  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.232    1.811  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.325   0.264    2.075  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.153  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.262    2.415  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.480   0.057    2.472  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.118    2.590  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.812  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.792  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    4.012  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.327  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.404    4.731  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.595   0.264    4.996  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.139   0.224    5.219  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.138   0.577    5.797  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.795   0.272    6.069  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.273   0.056    6.125  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.307    6.431  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.153   0.202    6.633  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.353   0.616    7.250  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  0.999   0.351    7.600  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.448   1.025    8.625  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7233/Q                    -      A->Q    F     AN22X1          1  1.718   0.197    8.822  
  minimips_core_instance/U3_di_n_21689                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7217/Q                    -      A->Q    R     NO2X1           1  0.364   0.148    8.970  
  minimips_core_instance/U3_di_n_21661                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[6]/D         -      D       R     DFRQX1          1  0.209   0.000    8.970  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.102   0.154    9.743  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.151   0.212    9.955  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[6]/C        -      C       R     DFRQX1         88  0.290   0.049    9.955  
#----------------------------------------------------------------------------------------------------------------------

