/*
 * Copyright (C) 2012 Spreadtrum Communications Inc.
 */
#include <common.h>
#include <asm/io.h>
#include <asm/arch/sprd_reg.h>
#include <asm/arch/adi.h>
#include "asm/arch/efuse_drv.h"

#ifndef REG32
#define REG32(x)							(*((volatile uint32 *)(x)))
#endif

static inline void efuse_udelay(unsigned long usec)
{
	unsigned long i;
	for (i = 0; i < (usec << 1); i++);
}

//static void __iomem *ctl_efuse_base = 0;
void sci_efuse_poweron(void)
{
	uint32 i = 0;
	/* enable efuse clock */
	REG32(REG_AON_APB_APB_EB0)  |= BIT_EFUSE_EB;

	// efuse reset
	REG32(REG_AON_APB_APB_RST0) |=  BIT_EFUSE_SOFT_RST;
	for(i = 0; i < 100; i++);
	REG32(REG_AON_APB_APB_RST0) &= ~BIT_EFUSE_SOFT_RST;

	/* power on effuse */
	REG32(EFUSE_PGM_PARA) |= BIT_EFS_VDD_ON;
	REG32(EFUSE_PGM_PARA) |= BIT_CLK_EFS_EN;
}

void sci_efuse_poweroff(void)
{
	REG32(EFUSE_PGM_PARA) &= ~BIT_CLK_EFS_EN;
	REG32(EFUSE_PGM_PARA) &= ~BIT_EFS_VDD_ON;
	REG32(REG_AON_APB_APB_EB0)  &= ~BIT_EFUSE_EB;
}

int sci_efuse_read(unsigned blk)
{
	int busy = 0;

	if (blk > (MASK_READ_INDEX >> SHIFT_READ_INDEX))
	{
		return 0;
	}

	REG32(EFUSE_BLOCK_INDEX) = BITS_READ_INDEX(blk);
	REG32(EFUSE_MODE_CTRL) |= BIT_RD_START;

	do
	{
		busy = REG32(EFUSE_STATUS) & BIT_READ_BUSY;
	} while (busy);

	return REG32(EFUSE_DATA_RD);
}

#ifdef EFUSE_DEBUG
#define EFUSE_MAGIC_VAL				0x8810
int sci_efuse_program(unsigned blk, int data)
{
	int busy = 0;

	if (blk > (MASK_PGM_INDEX >> SHIFT_PGM_INDEX))
	{
		return 0;
	}

	REG32(EFUSE_BLOCK_INDEX) = BITS_PGM_INDEX(blk);
	REG32(EFUSE_DATA_WR) = data;
	REG32(EFUSE_MODE_CTRL) |= BIT_PG_START;

	do
	{
		busy = REG32(EFUSE_STATUS) & BIT_PGM_BUSY;
	} while(busy);

	return 1;
}

/* low level */
int sci_efuse_raw_write(unsigned blk, int data, u32 magic)
{
	int retVal;

	REG32(REG_AON_APB_PWR_CTRL) |= BIT_EFUSE0_PWR_ON;
	REG32(REG_AON_APB_PWR_CTRL) |= BIT_EFUSE1_PWR_ON;

	REG32(EFUSE_PGM_PARA) |= BIT_PGM_EN;
	REG32(EFUSE_MAGIC_NUMBER) = BITS_MAGIC_NUMBER(magic);

	delay(10000);

	retVal = sci_efuse_program(blk, data);
	REG32(EFUSE_PGM_PARA) &= ~BIT_PGM_EN;

	return retVal;
}
#else
int sci_efuse_program(unsigned blk, int data)
{
	return 0;
}

int sci_efuse_raw_write(unsigned blk, int data, u32 magic)
{
	return 0;
}
#endif

#define CAL_DATA_BLK					7
#define BASE_ADC_P0						711			/* 3.6V */
#define BASE_ADC_P1						830			/* 4.2V */
#define VOL_P0							3600
#define VOL_P1							4200
#define ADC_DATA_OFFSET					128
/* they were stored in afuse of shark*/
int sci_efuse_calibration_get(unsigned int * p_cal_data)
{
	int timeout;
	unsigned int data;
	unsigned short adc_temp;
#if defined(CONFIG_SPX15)
	sci_efuse_poweron();
	data = sci_efuse_read(CAL_DATA_BLK);
	sci_efuse_poweroff();

#else
	/* wait for maximum of 100 msec */
	sci_adi_raw_write(ANA_REG_GLB_AFUSE_CTRL, BIT_AFUSE_READ_REQ);
	efuse_udelay(1);
	timeout = 1000;
	while(BIT_AFUSE_READ_REQ & sci_adi_read(ANA_REG_GLB_AFUSE_CTRL)) {
		if(timeout <= 0){
			break;
		}
		efuse_udelay(500);
		timeout--;
	}

	if (timeout <= 0)
	{
		return 0;
	}

	data = sci_adi_read(ANA_REG_GLB_AFUSE_OUT0);
	data |= (sci_adi_read(ANA_REG_GLB_AFUSE_OUT1)) << 16;
#endif

	if (data == 0)
	{
		return 0;
	}

	printf("afuse: data = 0x%x\n\r",data);
	/* adc 3.6V  */
	adc_temp = ((data & 0xFF00) >> 8) + BASE_ADC_P0 - ADC_DATA_OFFSET;
	p_cal_data[1] = (VOL_P0) | ((adc_temp << 2) << 16);

	/* adc 4.2V */
	adc_temp = (data & 0xFF) + BASE_ADC_P1 - ADC_DATA_OFFSET;
	p_cal_data[0] = (VOL_P1)|((adc_temp << 2) << 16);
	return 1;
}

