{
  "Top": "top_level",
  "RtlTop": "top_level",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_level",
    "Version": "1.0",
    "DisplayName": "Top_level",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/src\/toplevel.cpp",
      "..\/src\/jpeg.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/addMarker.vhd",
      "impl\/vhdl\/AXIvideo2Mat337.vhd",
      "impl\/vhdl\/cvtRGB2YC.vhd",
      "impl\/vhdl\/DCT.vhd",
      "impl\/vhdl\/encode_jpeg.vhd",
      "impl\/vhdl\/encode_jpeg_AanScyd2.vhd",
      "impl\/vhdl\/encode_jpeg_AcChrvdy.vhd",
      "impl\/vhdl\/encode_jpeg_AcChrwdI.vhd",
      "impl\/vhdl\/encode_jpeg_AcLumrcU.vhd",
      "impl\/vhdl\/encode_jpeg_AcLumsc4.vhd",
      "impl\/vhdl\/encode_jpeg_DcChrtde.vhd",
      "impl\/vhdl\/encode_jpeg_DcLumpcA.vhd",
      "impl\/vhdl\/encode_jpeg_DcLumqcK.vhd",
      "impl\/vhdl\/encode_jpeg_DefaulbW.vhd",
      "impl\/vhdl\/encode_jpeg_Defaumb6.vhd",
      "impl\/vhdl\/encode_jpeg_HeadejbC.vhd",
      "impl\/vhdl\/encode_jpeg_huffmBew.vhd",
      "impl\/vhdl\/encode_jpeg_huffmCeG.vhd",
      "impl\/vhdl\/encode_jpeg_huffmDeQ.vhd",
      "impl\/vhdl\/encode_jpeg_huffmEe0.vhd",
      "impl\/vhdl\/encode_jpeg_huffmFfa.vhd",
      "impl\/vhdl\/encode_jpeg_huffmGfk.vhd",
      "impl\/vhdl\/encode_jpeg_huffmHfu.vhd",
      "impl\/vhdl\/encode_jpeg_huffmIfE.vhd",
      "impl\/vhdl\/encode_jpeg_linebJfO.vhd",
      "impl\/vhdl\/encode_jpeg_quantncg.vhd",
      "impl\/vhdl\/encode_jpeg_scalezec.vhd",
      "impl\/vhdl\/encode_jpeg_SpectxdS.vhd",
      "impl\/vhdl\/encode_jpeg_window1.vhd",
      "impl\/vhdl\/encodeBlock.vhd",
      "impl\/vhdl\/encodeBlock_quantibs.vhd",
      "impl\/vhdl\/fifo_w1_d1_A.vhd",
      "impl\/vhdl\/fifo_w8_d1_A.vhd",
      "impl\/vhdl\/fifo_w8_d1_A_x.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w16_d1_A.vhd",
      "impl\/vhdl\/huffmann.vhd",
      "impl\/vhdl\/huffmann_codewordg8j.vhd",
      "impl\/vhdl\/huffmann_codewordhbi.vhd",
      "impl\/vhdl\/mergeStream.vhd",
      "impl\/vhdl\/Quant.vhd",
      "impl\/vhdl\/Quant_ZigZagInv.vhd",
      "impl\/vhdl\/readMat.vhd",
      "impl\/vhdl\/readMat_Block_proc2.vhd",
      "impl\/vhdl\/start_for_cvtRGB2WhU.vhd",
      "impl\/vhdl\/start_for_mergeStVhK.vhd",
      "impl\/vhdl\/start_for_readMatXh4.vhd",
      "impl\/vhdl\/top_level_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/top_level_dadd_64QgW.vhd",
      "impl\/vhdl\/top_level_dmul_64Rg6.vhd",
      "impl\/vhdl\/top_level_fdiv_32Ngs.vhd",
      "impl\/vhdl\/top_level_fmul_32Mgi.vhd",
      "impl\/vhdl\/top_level_fpext_3PgM.vhd",
      "impl\/vhdl\/top_level_mac_mulbkb.vhd",
      "impl\/vhdl\/top_level_mac_mulcud.vhd",
      "impl\/vhdl\/top_level_mac_muldEe.vhd",
      "impl\/vhdl\/top_level_mac_muleOg.vhd",
      "impl\/vhdl\/top_level_mac_mulfYi.vhd",
      "impl\/vhdl\/top_level_mac_mulThq.vhd",
      "impl\/vhdl\/top_level_mul_mulUhA.vhd",
      "impl\/vhdl\/top_level_sitofp_OgC.vhd",
      "impl\/vhdl\/top_level_udiv_13Shg.vhd",
      "impl\/vhdl\/write_1.vhd",
      "impl\/vhdl\/write_1_1.vhd",
      "impl\/vhdl\/write_2.vhd",
      "impl\/vhdl\/write_3.vhd",
      "impl\/vhdl\/write_r.vhd",
      "impl\/vhdl\/top_level.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/addMarker.v",
      "impl\/verilog\/AXIvideo2Mat337.v",
      "impl\/verilog\/cvtRGB2YC.v",
      "impl\/verilog\/DCT.v",
      "impl\/verilog\/encode_jpeg.v",
      "impl\/verilog\/encode_jpeg_AanScyd2.v",
      "impl\/verilog\/encode_jpeg_AanScyd2_rom.dat",
      "impl\/verilog\/encode_jpeg_AcChrvdy.v",
      "impl\/verilog\/encode_jpeg_AcChrvdy_rom.dat",
      "impl\/verilog\/encode_jpeg_AcChrwdI.v",
      "impl\/verilog\/encode_jpeg_AcChrwdI_rom.dat",
      "impl\/verilog\/encode_jpeg_AcLumrcU.v",
      "impl\/verilog\/encode_jpeg_AcLumrcU_rom.dat",
      "impl\/verilog\/encode_jpeg_AcLumsc4.v",
      "impl\/verilog\/encode_jpeg_AcLumsc4_rom.dat",
      "impl\/verilog\/encode_jpeg_DcChrtde.v",
      "impl\/verilog\/encode_jpeg_DcChrtde_rom.dat",
      "impl\/verilog\/encode_jpeg_DcLumpcA.v",
      "impl\/verilog\/encode_jpeg_DcLumpcA_rom.dat",
      "impl\/verilog\/encode_jpeg_DcLumqcK.v",
      "impl\/verilog\/encode_jpeg_DcLumqcK_rom.dat",
      "impl\/verilog\/encode_jpeg_DefaulbW.v",
      "impl\/verilog\/encode_jpeg_DefaulbW_rom.dat",
      "impl\/verilog\/encode_jpeg_Defaumb6.v",
      "impl\/verilog\/encode_jpeg_Defaumb6_rom.dat",
      "impl\/verilog\/encode_jpeg_HeadejbC.v",
      "impl\/verilog\/encode_jpeg_HeadejbC_rom.dat",
      "impl\/verilog\/encode_jpeg_huffmBew.v",
      "impl\/verilog\/encode_jpeg_huffmBew_rom.dat",
      "impl\/verilog\/encode_jpeg_huffmCeG.v",
      "impl\/verilog\/encode_jpeg_huffmCeG_rom.dat",
      "impl\/verilog\/encode_jpeg_huffmDeQ.v",
      "impl\/verilog\/encode_jpeg_huffmDeQ_rom.dat",
      "impl\/verilog\/encode_jpeg_huffmEe0.v",
      "impl\/verilog\/encode_jpeg_huffmEe0_rom.dat",
      "impl\/verilog\/encode_jpeg_huffmFfa.v",
      "impl\/verilog\/encode_jpeg_huffmFfa_rom.dat",
      "impl\/verilog\/encode_jpeg_huffmGfk.v",
      "impl\/verilog\/encode_jpeg_huffmGfk_rom.dat",
      "impl\/verilog\/encode_jpeg_huffmHfu.v",
      "impl\/verilog\/encode_jpeg_huffmHfu_rom.dat",
      "impl\/verilog\/encode_jpeg_huffmIfE.v",
      "impl\/verilog\/encode_jpeg_huffmIfE_rom.dat",
      "impl\/verilog\/encode_jpeg_linebJfO.v",
      "impl\/verilog\/encode_jpeg_quantncg.v",
      "impl\/verilog\/encode_jpeg_quantncg_ram.dat",
      "impl\/verilog\/encode_jpeg_scalezec.v",
      "impl\/verilog\/encode_jpeg_scalezec_ram.dat",
      "impl\/verilog\/encode_jpeg_SpectxdS.v",
      "impl\/verilog\/encode_jpeg_SpectxdS_rom.dat",
      "impl\/verilog\/encode_jpeg_window1.v",
      "impl\/verilog\/encodeBlock.v",
      "impl\/verilog\/encodeBlock_quantibs.v",
      "impl\/verilog\/fifo_w1_d1_A.v",
      "impl\/verilog\/fifo_w8_d1_A.v",
      "impl\/verilog\/fifo_w8_d1_A_x.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w16_d1_A.v",
      "impl\/verilog\/huffmann.v",
      "impl\/verilog\/huffmann_codewordg8j.v",
      "impl\/verilog\/huffmann_codewordg8j_rom.dat",
      "impl\/verilog\/huffmann_codewordhbi.v",
      "impl\/verilog\/huffmann_codewordhbi_rom.dat",
      "impl\/verilog\/mergeStream.v",
      "impl\/verilog\/Quant.v",
      "impl\/verilog\/Quant_ZigZagInv.v",
      "impl\/verilog\/Quant_ZigZagInv_rom.dat",
      "impl\/verilog\/readMat.v",
      "impl\/verilog\/readMat_Block_proc2.v",
      "impl\/verilog\/start_for_cvtRGB2WhU.v",
      "impl\/verilog\/start_for_mergeStVhK.v",
      "impl\/verilog\/start_for_readMatXh4.v",
      "impl\/verilog\/top_level_AXILiteS_s_axi.v",
      "impl\/verilog\/top_level_dadd_64QgW.v",
      "impl\/verilog\/top_level_dmul_64Rg6.v",
      "impl\/verilog\/top_level_fdiv_32Ngs.v",
      "impl\/verilog\/top_level_fmul_32Mgi.v",
      "impl\/verilog\/top_level_fpext_3PgM.v",
      "impl\/verilog\/top_level_mac_mulbkb.v",
      "impl\/verilog\/top_level_mac_mulcud.v",
      "impl\/verilog\/top_level_mac_muldEe.v",
      "impl\/verilog\/top_level_mac_muleOg.v",
      "impl\/verilog\/top_level_mac_mulfYi.v",
      "impl\/verilog\/top_level_mac_mulThq.v",
      "impl\/verilog\/top_level_mul_mulUhA.v",
      "impl\/verilog\/top_level_sitofp_OgC.v",
      "impl\/verilog\/top_level_udiv_13Shg.v",
      "impl\/verilog\/write_1.v",
      "impl\/verilog\/write_1_1.v",
      "impl\/verilog\/write_2.v",
      "impl\/verilog\/write_3.v",
      "impl\/verilog\/write_r.v",
      "impl\/verilog\/top_level.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_level_v1_0\/data\/top_level.mdd",
      "impl\/misc\/drivers\/top_level_v1_0\/data\/top_level.tcl",
      "impl\/misc\/drivers\/top_level_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_level_v1_0\/src\/xtop_level.c",
      "impl\/misc\/drivers\/top_level_v1_0\/src\/xtop_level.h",
      "impl\/misc\/drivers\/top_level_v1_0\/src\/xtop_level_hw.h",
      "impl\/misc\/drivers\/top_level_v1_0\/src\/xtop_level_linux.c",
      "impl\/misc\/drivers\/top_level_v1_0\/src\/xtop_level_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/top_level_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/top_level_ap_dmul_3_max_dsp_64_ip.tcl",
      "impl\/misc\/top_level_ap_fdiv_10_no_dsp_32_ip.tcl",
      "impl\/misc\/top_level_ap_fmul_1_max_dsp_32_ip.tcl",
      "impl\/misc\/top_level_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/top_level_ap_sitofp_2_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "top_level_ap_dadd_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_level_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_level_ap_dmul_3_max_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_level_ap_dmul_3_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_level_ap_fdiv_10_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_level_ap_fdiv_10_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_level_ap_fmul_1_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_level_ap_fmul_1_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_level_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_level_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_level_ap_sitofp_2_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_level_ap_sitofp_2_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS inStream output_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "inStream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "inStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "output_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "output_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "q",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of q",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "q",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of q"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "inStream_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "inStream_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "inStream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "output_r_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "q": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "0"
    },
    "inStream_V_data_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_keep_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_strb_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_user_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_last_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_id_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_dest_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "output_V_data_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_keep_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_strb_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_user_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_last_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_id_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_dest_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_level",
      "Instances": [
        {
          "ModuleName": "readMat",
          "InstanceName": "readMat_U0",
          "Instances": [
            {
              "ModuleName": "encode_jpeg",
              "InstanceName": "encode_jpeg_U0",
              "Instances": [
                {
                  "ModuleName": "encodeBlock",
                  "InstanceName": "grp_encodeBlock_fu_1228",
                  "Instances": [
                    {
                      "ModuleName": "DCT",
                      "InstanceName": "grp_DCT_fu_216"
                    },
                    {
                      "ModuleName": "huffmann",
                      "InstanceName": "grp_huffmann_fu_226",
                      "Instances": [{
                          "ModuleName": "write_3",
                          "InstanceName": "grp_write_3_fu_494"
                        }]
                    },
                    {
                      "ModuleName": "Quant",
                      "InstanceName": "grp_Quant_fu_262"
                    }
                  ]
                },
                {
                  "ModuleName": "write_r",
                  "InstanceName": "grp_write_r_fu_1271"
                },
                {
                  "ModuleName": "write_1",
                  "InstanceName": "grp_write_1_fu_1292"
                },
                {
                  "ModuleName": "write_2",
                  "InstanceName": "grp_write_2_fu_1315"
                },
                {
                  "ModuleName": "addMarker",
                  "InstanceName": "grp_addMarker_fu_1336"
                },
                {
                  "ModuleName": "write_1_1",
                  "InstanceName": "grp_write_1_1_fu_1364"
                }
              ]
            },
            {
              "ModuleName": "mergeStream",
              "InstanceName": "mergeStream_U0"
            },
            {
              "ModuleName": "readMat_Block_proc2",
              "InstanceName": "readMat_Block_proc2_U0"
            }
          ]
        },
        {
          "ModuleName": "AXIvideo2Mat337",
          "InstanceName": "AXIvideo2Mat337_U0"
        },
        {
          "ModuleName": "cvtRGB2YC",
          "InstanceName": "cvtRGB2YC_U0"
        }
      ]
    },
    "Metrics": {
      "AXIvideo2Mat337": {
        "Latency": {
          "LatencyBest": "2081163",
          "LatencyAvg": "2081163",
          "LatencyWorst": "2081163",
          "PipelineII": "2081163",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.71"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "1080",
            "Latency": "2081160",
            "PipelineII": "",
            "PipelineDepth": "1927",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "1920",
                "Latency": "1921",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "1",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }
            ]
          }
        ],
        "Area": {
          "FF": "218",
          "LUT": "564",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "cvtRGB2YC": {
        "Latency": {
          "LatencyBest": "4151521",
          "LatencyAvg": "4151521",
          "LatencyWorst": "4151521",
          "PipelineII": "4151521",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.96"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1080",
            "Latency": "4151520",
            "PipelineII": "",
            "PipelineDepth": "3844",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "1920",
                "Latency": "3841",
                "PipelineII": "2",
                "PipelineDepth": "4"
              }]
          }],
        "Area": {
          "DSP48E": "6",
          "FF": "125",
          "LUT": "305",
          "BRAM_18K": "0"
        }
      },
      "readMat_Block_proc2": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.80"
        },
        "Area": {
          "FF": "2",
          "LUT": "53",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "addMarker": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.40"
        },
        "Area": {
          "FF": "12",
          "LUT": "133",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "write_1_1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.40"
        },
        "Area": {
          "FF": "1",
          "LUT": "79",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "write_r": {
        "Latency": {
          "LatencyBest": "129",
          "LatencyAvg": "129",
          "LatencyWorst": "129",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.16"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "128",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "LUT": "127",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "write_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.16"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "16",
            "Latency": "32",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "LUT": "127",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "write_2": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "25",
          "LatencyWorst": "25",
          "PipelineII": "25",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.16"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "12",
            "Latency": "24",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "LUT": "123",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "DCT": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.08"
        },
        "Area": {
          "DSP48E": "15",
          "FF": "1092",
          "LUT": "1548",
          "BRAM_18K": "0"
        }
      },
      "Quant": {
        "Latency": {
          "LatencyBest": "70",
          "LatencyAvg": "70",
          "LatencyWorst": "70",
          "PipelineII": "70",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.77"
        },
        "Loops": [{
            "Name": "QuantToIntLoop",
            "TripCount": "64",
            "Latency": "67",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "3",
          "FF": "422",
          "LUT": "498"
        }
      },
      "write_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.03"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "92",
          "LUT": "395",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "huffmann": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.60"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": ""
              }]
          }],
        "Area": {
          "BRAM_18K": "4",
          "FF": "746",
          "LUT": "1213",
          "DSP48E": "0"
        }
      },
      "encodeBlock": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.60"
        },
        "Loops": [
          {
            "Name": "DCT_row",
            "TripCount": "8",
            "Latency": "112",
            "PipelineII": "",
            "PipelineDepth": "14"
          },
          {
            "Name": "DCT_col",
            "TripCount": "8",
            "Latency": "112",
            "PipelineII": "",
            "PipelineDepth": "14"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "18",
          "FF": "2452",
          "LUT": "3596"
        }
      },
      "encode_jpeg": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.60"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "20",
            "Latency": "40",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "64",
            "Latency": "320",
            "PipelineII": "",
            "PipelineDepth": "5"
          },
          {
            "Name": "Loop 3",
            "TripCount": "3",
            "Latency": "12",
            "PipelineII": "",
            "PipelineDepth": "4"
          },
          {
            "Name": "Loop 4",
            "TripCount": "162",
            "Latency": "324",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 5",
            "TripCount": "162",
            "Latency": "324",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 6",
            "TripCount": "3",
            "Latency": "9",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 7",
            "TripCount": "3",
            "Latency": "6",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "prepQuant",
            "TripCount": "64",
            "Latency": "2944",
            "PipelineII": "",
            "PipelineDepth": "46"
          },
          {
            "Name": "memset_linebuffer1",
            "TripCount": "8",
            "Latency": "15367",
            "PipelineII": "",
            "PipelineDepth": "1921",
            "Loops": [{
                "Name": "memset_linebuffer1",
                "TripCount": "1920",
                "Latency": "1919",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "memset_linebuffer2",
            "TripCount": "8",
            "Latency": "15367",
            "PipelineII": "",
            "PipelineDepth": "1921",
            "Loops": [{
                "Name": "memset_linebuffer2",
                "TripCount": "1920",
                "Latency": "1919",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "memset_linebuffer3",
            "TripCount": "8",
            "Latency": "15367",
            "PipelineII": "",
            "PipelineDepth": "1921",
            "Loops": [{
                "Name": "memset_linebuffer3",
                "TripCount": "1920",
                "Latency": "1919",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "memset_window1",
            "TripCount": "64",
            "Latency": "63",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_window2",
            "TripCount": "64",
            "Latency": "63",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_window3",
            "TripCount": "64",
            "Latency": "63",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 15",
            "TripCount": "1080",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "Loop 15.1",
                "TripCount": "1920",
                "Latency": "3840",
                "PipelineII": "2",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 15.2",
                "TripCount": "240",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 15.2.1",
                    "TripCount": "8",
                    "Latency": "144",
                    "PipelineII": "",
                    "PipelineDepth": "18",
                    "Loops": [{
                        "Name": "Loop 15.2.1.1",
                        "TripCount": "8",
                        "Latency": "16",
                        "PipelineII": "",
                        "PipelineDepth": "2"
                      }]
                  }]
              }
            ]
          },
          {
            "Name": "Loop 16",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "70",
          "DSP48E": "53",
          "FF": "7616",
          "LUT": "16930"
        }
      },
      "mergeStream": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.40"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "FF": "54",
          "LUT": "437",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "readMat": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.60"
        },
        "Area": {
          "BRAM_18K": "70",
          "DSP48E": "53",
          "FF": "7728",
          "LUT": "17692"
        }
      },
      "top_level": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.96"
        },
        "Area": {
          "BRAM_18K": "70",
          "DSP48E": "59",
          "FF": "8156",
          "LUT": "18797"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-03-28 14:14:22 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
