{
  "design": {
    "design_info": {
      "boundary_crc": "0xF1A41FFFDE3A83E8",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../lab_final.gen/sources_1/bd/NN_bd",
      "name": "NN_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "NN_1": {
        "blk_ram_temp": "",
        "blk_rom_inimg": "",
        "blk_rom_weight": "",
        "blk_rom_other_weight": "",
        "MP1_0": "",
        "MUX_mem_out_0": "",
        "ConV1_0": "",
        "FC_2_0": ""
      }
    },
    "ports": {
      "start_flag": {
        "direction": "I"
      },
      "sys_clk": {
        "direction": "I"
      },
      "rst_n": {
        "direction": "I"
      },
      "end_flag": {
        "direction": "O"
      },
      "NN_out_female": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "NN_out_male": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "ram_wea_wtb": {
        "direction": "I"
      },
      "ram_en_wtb": {
        "direction": "I"
      },
      "ram_data_wtb": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "ram_addr_wtb": {
        "direction": "I",
        "left": "11",
        "right": "0"
      }
    },
    "components": {
      "NN_1": {
        "ports": {
          "sys_clk": {
            "direction": "I"
          },
          "rst_n": {
            "direction": "I"
          },
          "start_flag": {
            "direction": "I"
          },
          "end_flag": {
            "direction": "O"
          },
          "NN_out_female": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "NN_out_male": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ram_addr_wtb": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "ram_data_wtb": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ram_en_wtb": {
            "direction": "I"
          },
          "ram_wea_wtb": {
            "direction": "I"
          }
        },
        "components": {
          "blk_ram_temp": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "NN_bd_blk_mem_gen_0_1",
            "xci_path": "ip\\NN_bd_blk_mem_gen_0_1\\NN_bd_blk_mem_gen_0_1.xci",
            "inst_hier_path": "NN_1/blk_ram_temp",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "8"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "65536"
              },
              "Write_Width_A": {
                "value": "8"
              },
              "Write_Width_B": {
                "value": "8"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk_rom_inimg": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "NN_bd_blk_mem_gen_0_2",
            "xci_path": "ip\\NN_bd_blk_mem_gen_0_2\\NN_bd_blk_mem_gen_0_2.xci",
            "inst_hier_path": "NN_1/blk_rom_inimg",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Load_Init_File": {
                "value": "false"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "8"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "65536"
              },
              "Write_Width_A": {
                "value": "8"
              },
              "Write_Width_B": {
                "value": "8"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk_rom_weight": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "NN_bd_blk_mem_gen_0_3",
            "xci_path": "ip\\NN_bd_blk_mem_gen_0_3\\NN_bd_blk_mem_gen_0_3.xci",
            "inst_hier_path": "NN_1/blk_rom_weight",
            "parameters": {
              "Coe_File": {
                "value": "../../../../../../../CNN_information/coe file/weight.coe"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Load_Init_File": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "Single_Port_ROM"
              },
              "Port_A_Write_Rate": {
                "value": "0"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_RSTA_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "32768"
              },
              "Write_Width_A": {
                "value": "8"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "blk_rom_other_weight": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "NN_bd_blk_mem_gen_2_0",
            "xci_path": "ip\\NN_bd_blk_mem_gen_2_0\\NN_bd_blk_mem_gen_2_0.xci",
            "inst_hier_path": "NN_1/blk_rom_other_weight",
            "parameters": {
              "Coe_File": {
                "value": "../../../../../../../CNN_information/coe file/M0_bias.coe"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Load_Init_File": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "Single_Port_ROM"
              },
              "Port_A_Write_Rate": {
                "value": "0"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_RSTA_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "512"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "MP1_0": {
            "vlnv": "xilinx.com:module_ref:MP1:1.0",
            "xci_name": "NN_bd_MP1_0_0",
            "xci_path": "ip\\NN_bd_MP1_0_0\\NN_bd_MP1_0_0.xci",
            "inst_hier_path": "NN_1/MP1_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "MP1",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "start_MP1": {
                "direction": "I"
              },
              "start_MP2": {
                "direction": "I"
              },
              "end_MP1": {
                "direction": "O"
              },
              "end_MP2": {
                "direction": "O"
              },
              "ram_addr_w": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ram_data_w": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ram_en": {
                "direction": "O"
              },
              "ram_wea": {
                "direction": "O"
              },
              "ram_addr_r": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ram_data_r": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ram_en_r": {
                "direction": "O"
              }
            }
          },
          "MUX_mem_out_0": {
            "vlnv": "xilinx.com:module_ref:MUX_mem_out:1.0",
            "xci_name": "NN_bd_MUX_mem_out_0_0",
            "xci_path": "ip\\NN_bd_MUX_mem_out_0_0\\NN_bd_MUX_mem_out_0_0.xci",
            "inst_hier_path": "NN_1/MUX_mem_out_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "MUX_mem_out",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "start_flag": {
                "direction": "I"
              },
              "end_flag": {
                "direction": "O"
              },
              "NN_out_female": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "NN_out_male": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ram_addr_wtb": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "ram_data_wtb": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ram_en_wtb": {
                "direction": "I"
              },
              "ram_wea_wtb": {
                "direction": "I"
              },
              "ram_addr_wi_ConV1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ram_data_wi_ConV1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ram_en_wi_ConV1": {
                "direction": "I"
              },
              "ram_wea_wi_ConV1": {
                "direction": "I"
              },
              "rom_addr_ri_ConV1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "rom_en_ri_ConV1": {
                "direction": "I"
              },
              "rom_data_ri_ConV1": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "rom_addr_rw_ConV1": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "rom_en_rw_ConV1": {
                "direction": "I"
              },
              "rom_addr_row_ConV1": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "rom_en_row_ConV1": {
                "direction": "I"
              },
              "ifmap_h": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ifmap_w": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ifmap_c": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "outfmap_c": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "offset_w": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "offset_ow": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "start_ConV1": {
                "direction": "O"
              },
              "end_ConV1": {
                "direction": "I"
              },
              "start_MP1": {
                "direction": "O"
              },
              "start_MP2": {
                "direction": "O"
              },
              "ram_addr_w_MP": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ram_data_w_MP": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ram_en_MP": {
                "direction": "I"
              },
              "ram_wea_MP": {
                "direction": "I"
              },
              "ram_addr_r_MP": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ram_en_r_MP": {
                "direction": "I"
              },
              "end_MP1": {
                "direction": "I"
              },
              "end_MP2": {
                "direction": "I"
              },
              "start_FC": {
                "direction": "O"
              },
              "end_FC": {
                "direction": "I"
              },
              "ram_addr_r_FC": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "ram_en_r_FC": {
                "direction": "I"
              },
              "rom_addr_rw_FC": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "rom_en_rw_FC": {
                "direction": "I"
              },
              "rom_addr_row_FC": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "rom_en_row_FC": {
                "direction": "I"
              },
              "NN_out_female_FC": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "NN_out_male_FC": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "rom_addr_wi": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "rom_data_wi": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "rom_en_wi": {
                "direction": "O"
              },
              "rom_wea_wi": {
                "direction": "O"
              },
              "rom_addr_ri": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "rom_en_ri": {
                "direction": "O"
              },
              "rom_data_ri": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ram_addr_w_temp": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ram_data_w_temp": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ram_en_w_temp": {
                "direction": "O"
              },
              "ram_wea_w_temp": {
                "direction": "O"
              },
              "ram_addr_r_temp": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ram_en_r_temp": {
                "direction": "O"
              },
              "ram_data_r_temp": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "rom_addr_rw": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "rom_en_rw": {
                "direction": "O"
              },
              "rom_addr_row": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "rom_en_row": {
                "direction": "O"
              }
            }
          },
          "ConV1_0": {
            "vlnv": "xilinx.com:module_ref:ConV1:1.0",
            "xci_name": "NN_bd_ConV1_0_0",
            "xci_path": "ip\\NN_bd_ConV1_0_0\\NN_bd_ConV1_0_0.xci",
            "inst_hier_path": "NN_1/ConV1_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ConV1",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "start_ConV1": {
                "direction": "I"
              },
              "end_ConV1": {
                "direction": "O"
              },
              "ram_addr_wi": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ram_data_wi": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ram_en_wi": {
                "direction": "O"
              },
              "ram_wea_wi": {
                "direction": "O"
              },
              "rom_addr_ri": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "rom_data_ri": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "rom_en_ri": {
                "direction": "O"
              },
              "rom_addr_rw": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "rom_data_rw": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "rom_en_rw": {
                "direction": "O"
              },
              "rom_addr_row": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "rom_data_row": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "rom_en_row": {
                "direction": "O"
              },
              "ifmap_h": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ifmap_w": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ifmap_c": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "outfmap_c": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "offset_w": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "offset_ow": {
                "direction": "I",
                "left": "8",
                "right": "0"
              }
            }
          },
          "FC_2_0": {
            "vlnv": "xilinx.com:module_ref:FC_2:1.0",
            "xci_name": "NN_bd_FC_2_0_0",
            "xci_path": "ip\\NN_bd_FC_2_0_0\\NN_bd_FC_2_0_0.xci",
            "inst_hier_path": "NN_1/FC_2_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "FC_2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "start_FC": {
                "direction": "I"
              },
              "end_FC": {
                "direction": "O"
              },
              "rom_addr_ri": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rom_data_ri": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "rom_en_ri": {
                "direction": "O"
              },
              "rom_addr_rw": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "rom_data_rw": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "rom_en_rw": {
                "direction": "O"
              },
              "rom_addr_row": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "rom_data_row": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "rom_en_row": {
                "direction": "O"
              },
              "NN_out_male": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "NN_out_female": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "ConV1_0_end_ConV1": {
            "ports": [
              "ConV1_0/end_ConV1",
              "MUX_mem_out_0/end_ConV1"
            ]
          },
          "ConV1_0_ram_addr_wi": {
            "ports": [
              "ConV1_0/ram_addr_wi",
              "MUX_mem_out_0/ram_addr_wi_ConV1"
            ]
          },
          "ConV1_0_ram_data_wi": {
            "ports": [
              "ConV1_0/ram_data_wi",
              "MUX_mem_out_0/ram_data_wi_ConV1"
            ]
          },
          "ConV1_0_ram_en_wi": {
            "ports": [
              "ConV1_0/ram_en_wi",
              "MUX_mem_out_0/ram_en_wi_ConV1"
            ]
          },
          "ConV1_0_ram_wea_wi": {
            "ports": [
              "ConV1_0/ram_wea_wi",
              "MUX_mem_out_0/ram_wea_wi_ConV1"
            ]
          },
          "ConV1_0_rom_addr_ri": {
            "ports": [
              "ConV1_0/rom_addr_ri",
              "MUX_mem_out_0/rom_addr_ri_ConV1"
            ]
          },
          "ConV1_0_rom_addr_row": {
            "ports": [
              "ConV1_0/rom_addr_row",
              "MUX_mem_out_0/rom_addr_row_ConV1"
            ]
          },
          "ConV1_0_rom_addr_rw": {
            "ports": [
              "ConV1_0/rom_addr_rw",
              "MUX_mem_out_0/rom_addr_rw_ConV1"
            ]
          },
          "ConV1_0_rom_en_ri": {
            "ports": [
              "ConV1_0/rom_en_ri",
              "MUX_mem_out_0/rom_en_ri_ConV1"
            ]
          },
          "ConV1_0_rom_en_row": {
            "ports": [
              "ConV1_0/rom_en_row",
              "MUX_mem_out_0/rom_en_row_ConV1"
            ]
          },
          "ConV1_0_rom_en_rw": {
            "ports": [
              "ConV1_0/rom_en_rw",
              "MUX_mem_out_0/rom_en_rw_ConV1"
            ]
          },
          "FC_2_0_NN_out_female": {
            "ports": [
              "FC_2_0/NN_out_female",
              "MUX_mem_out_0/NN_out_female_FC"
            ]
          },
          "FC_2_0_NN_out_male": {
            "ports": [
              "FC_2_0/NN_out_male",
              "MUX_mem_out_0/NN_out_male_FC"
            ]
          },
          "FC_2_0_end_FC": {
            "ports": [
              "FC_2_0/end_FC",
              "MUX_mem_out_0/end_FC"
            ]
          },
          "FC_2_0_rom_addr_ri": {
            "ports": [
              "FC_2_0/rom_addr_ri",
              "MUX_mem_out_0/ram_addr_r_FC"
            ]
          },
          "FC_2_0_rom_addr_row": {
            "ports": [
              "FC_2_0/rom_addr_row",
              "MUX_mem_out_0/rom_addr_row_FC"
            ]
          },
          "FC_2_0_rom_addr_rw": {
            "ports": [
              "FC_2_0/rom_addr_rw",
              "MUX_mem_out_0/rom_addr_rw_FC"
            ]
          },
          "FC_2_0_rom_en_ri": {
            "ports": [
              "FC_2_0/rom_en_ri",
              "MUX_mem_out_0/ram_en_r_FC"
            ]
          },
          "FC_2_0_rom_en_row": {
            "ports": [
              "FC_2_0/rom_en_row",
              "MUX_mem_out_0/rom_en_row_FC"
            ]
          },
          "FC_2_0_rom_en_rw": {
            "ports": [
              "FC_2_0/rom_en_rw",
              "MUX_mem_out_0/rom_en_rw_FC"
            ]
          },
          "MP1_0_end_MP1": {
            "ports": [
              "MP1_0/end_MP1",
              "MUX_mem_out_0/end_MP1"
            ]
          },
          "MP1_0_end_MP2": {
            "ports": [
              "MP1_0/end_MP2",
              "MUX_mem_out_0/end_MP2"
            ]
          },
          "MP1_0_ram_addr_r": {
            "ports": [
              "MP1_0/ram_addr_r",
              "MUX_mem_out_0/ram_addr_r_MP"
            ]
          },
          "MP1_0_ram_addr_w": {
            "ports": [
              "MP1_0/ram_addr_w",
              "MUX_mem_out_0/ram_addr_w_MP"
            ]
          },
          "MP1_0_ram_data_w": {
            "ports": [
              "MP1_0/ram_data_w",
              "MUX_mem_out_0/ram_data_w_MP"
            ]
          },
          "MP1_0_ram_en": {
            "ports": [
              "MP1_0/ram_en",
              "MUX_mem_out_0/ram_en_MP"
            ]
          },
          "MP1_0_ram_en_r": {
            "ports": [
              "MP1_0/ram_en_r",
              "MUX_mem_out_0/ram_en_r_MP"
            ]
          },
          "MP1_0_ram_wea": {
            "ports": [
              "MP1_0/ram_wea",
              "MUX_mem_out_0/ram_wea_MP"
            ]
          },
          "MUX_mem_out_0_NN_out_female": {
            "ports": [
              "MUX_mem_out_0/NN_out_female",
              "NN_out_female"
            ]
          },
          "MUX_mem_out_0_NN_out_male": {
            "ports": [
              "MUX_mem_out_0/NN_out_male",
              "NN_out_male"
            ]
          },
          "MUX_mem_out_0_end_flag": {
            "ports": [
              "MUX_mem_out_0/end_flag",
              "end_flag"
            ]
          },
          "MUX_mem_out_0_ifmap_c": {
            "ports": [
              "MUX_mem_out_0/ifmap_c",
              "ConV1_0/ifmap_c"
            ]
          },
          "MUX_mem_out_0_ifmap_h": {
            "ports": [
              "MUX_mem_out_0/ifmap_h",
              "ConV1_0/ifmap_h"
            ]
          },
          "MUX_mem_out_0_ifmap_w": {
            "ports": [
              "MUX_mem_out_0/ifmap_w",
              "ConV1_0/ifmap_w"
            ]
          },
          "MUX_mem_out_0_offset_ow": {
            "ports": [
              "MUX_mem_out_0/offset_ow",
              "ConV1_0/offset_ow"
            ]
          },
          "MUX_mem_out_0_offset_w": {
            "ports": [
              "MUX_mem_out_0/offset_w",
              "ConV1_0/offset_w"
            ]
          },
          "MUX_mem_out_0_outfmap_c": {
            "ports": [
              "MUX_mem_out_0/outfmap_c",
              "ConV1_0/outfmap_c"
            ]
          },
          "MUX_mem_out_0_ram_addr_r": {
            "ports": [
              "MUX_mem_out_0/ram_addr_r_temp",
              "blk_ram_temp/addrb"
            ]
          },
          "MUX_mem_out_0_ram_addr_w": {
            "ports": [
              "MUX_mem_out_0/ram_addr_w_temp",
              "blk_ram_temp/addra"
            ]
          },
          "MUX_mem_out_0_ram_data_w": {
            "ports": [
              "MUX_mem_out_0/ram_data_w_temp",
              "blk_ram_temp/dina"
            ]
          },
          "MUX_mem_out_0_ram_en": {
            "ports": [
              "MUX_mem_out_0/ram_en_w_temp",
              "blk_ram_temp/ena"
            ]
          },
          "MUX_mem_out_0_ram_en_r": {
            "ports": [
              "MUX_mem_out_0/ram_en_r_temp",
              "blk_ram_temp/enb"
            ]
          },
          "MUX_mem_out_0_ram_wea": {
            "ports": [
              "MUX_mem_out_0/ram_wea_w_temp",
              "blk_ram_temp/wea"
            ]
          },
          "MUX_mem_out_0_rom_addr_ri": {
            "ports": [
              "MUX_mem_out_0/rom_addr_ri",
              "blk_rom_inimg/addrb"
            ]
          },
          "MUX_mem_out_0_rom_addr_row": {
            "ports": [
              "MUX_mem_out_0/rom_addr_row",
              "blk_rom_other_weight/addra"
            ]
          },
          "MUX_mem_out_0_rom_addr_rw": {
            "ports": [
              "MUX_mem_out_0/rom_addr_rw",
              "blk_rom_weight/addra"
            ]
          },
          "MUX_mem_out_0_rom_addr_wi": {
            "ports": [
              "MUX_mem_out_0/rom_addr_wi",
              "blk_rom_inimg/addra"
            ]
          },
          "MUX_mem_out_0_rom_data_ri_ConV1": {
            "ports": [
              "MUX_mem_out_0/rom_data_ri_ConV1",
              "ConV1_0/rom_data_ri"
            ]
          },
          "MUX_mem_out_0_rom_data_wi": {
            "ports": [
              "MUX_mem_out_0/rom_data_wi",
              "blk_rom_inimg/dina"
            ]
          },
          "MUX_mem_out_0_rom_en_ri": {
            "ports": [
              "MUX_mem_out_0/rom_en_ri",
              "blk_rom_inimg/enb"
            ]
          },
          "MUX_mem_out_0_rom_en_row": {
            "ports": [
              "MUX_mem_out_0/rom_en_row",
              "blk_rom_other_weight/ena"
            ]
          },
          "MUX_mem_out_0_rom_en_rw": {
            "ports": [
              "MUX_mem_out_0/rom_en_rw",
              "blk_rom_weight/ena"
            ]
          },
          "MUX_mem_out_0_rom_en_wi": {
            "ports": [
              "MUX_mem_out_0/rom_en_wi",
              "blk_rom_inimg/ena"
            ]
          },
          "MUX_mem_out_0_rom_wea_wi": {
            "ports": [
              "MUX_mem_out_0/rom_wea_wi",
              "blk_rom_inimg/wea"
            ]
          },
          "MUX_mem_out_0_start_ConV1": {
            "ports": [
              "MUX_mem_out_0/start_ConV1",
              "ConV1_0/start_ConV1"
            ]
          },
          "MUX_mem_out_0_start_FC": {
            "ports": [
              "MUX_mem_out_0/start_FC",
              "FC_2_0/start_FC"
            ]
          },
          "MUX_mem_out_0_start_MP1": {
            "ports": [
              "MUX_mem_out_0/start_MP1",
              "MP1_0/start_MP1"
            ]
          },
          "MUX_mem_out_0_start_MP2": {
            "ports": [
              "MUX_mem_out_0/start_MP2",
              "MP1_0/start_MP2"
            ]
          },
          "blk_mem_gen_0_douta": {
            "ports": [
              "blk_rom_weight/douta",
              "ConV1_0/rom_data_rw",
              "FC_2_0/rom_data_rw"
            ]
          },
          "blk_ram_temp_value_doutb": {
            "ports": [
              "blk_ram_temp/doutb",
              "MP1_0/ram_data_r",
              "MUX_mem_out_0/ram_data_r_temp",
              "FC_2_0/rom_data_ri"
            ]
          },
          "blk_rom_inimg_doutb": {
            "ports": [
              "blk_rom_inimg/doutb",
              "MUX_mem_out_0/rom_data_ri"
            ]
          },
          "blk_rom_other_weight_douta": {
            "ports": [
              "blk_rom_other_weight/douta",
              "ConV1_0/rom_data_row",
              "FC_2_0/rom_data_row"
            ]
          },
          "ram_addr_wtb_1": {
            "ports": [
              "ram_addr_wtb",
              "MUX_mem_out_0/ram_addr_wtb"
            ]
          },
          "ram_data_wtb_1": {
            "ports": [
              "ram_data_wtb",
              "MUX_mem_out_0/ram_data_wtb"
            ]
          },
          "ram_en_wtb_1": {
            "ports": [
              "ram_en_wtb",
              "MUX_mem_out_0/ram_en_wtb"
            ]
          },
          "ram_wea_wtb_1": {
            "ports": [
              "ram_wea_wtb",
              "MUX_mem_out_0/ram_wea_wtb"
            ]
          },
          "rst_n_1": {
            "ports": [
              "rst_n",
              "MP1_0/rst_n",
              "MUX_mem_out_0/rst_n",
              "ConV1_0/rst_n",
              "FC_2_0/rst_n"
            ]
          },
          "start_flag_1": {
            "ports": [
              "start_flag",
              "MUX_mem_out_0/start_flag"
            ]
          },
          "sys_clk_1": {
            "ports": [
              "sys_clk",
              "blk_ram_temp/clkb",
              "blk_ram_temp/clka",
              "blk_rom_other_weight/clka",
              "blk_rom_inimg/clkb",
              "blk_rom_weight/clka",
              "blk_rom_inimg/clka",
              "MP1_0/clk",
              "MUX_mem_out_0/clk",
              "ConV1_0/clk",
              "FC_2_0/clk"
            ]
          }
        }
      }
    },
    "nets": {
      "MUX_mem_out_0_NN_out_female": {
        "ports": [
          "NN_1/NN_out_female",
          "NN_out_female"
        ]
      },
      "MUX_mem_out_0_NN_out_male": {
        "ports": [
          "NN_1/NN_out_male",
          "NN_out_male"
        ]
      },
      "MUX_mem_out_0_end_flag": {
        "ports": [
          "NN_1/end_flag",
          "end_flag"
        ]
      },
      "ram_addr_wtb_1": {
        "ports": [
          "ram_addr_wtb",
          "NN_1/ram_addr_wtb"
        ]
      },
      "ram_data_wtb_1": {
        "ports": [
          "ram_data_wtb",
          "NN_1/ram_data_wtb"
        ]
      },
      "ram_en_wtb_1": {
        "ports": [
          "ram_en_wtb",
          "NN_1/ram_en_wtb"
        ]
      },
      "ram_wea_wtb_1": {
        "ports": [
          "ram_wea_wtb",
          "NN_1/ram_wea_wtb"
        ]
      },
      "rst_n_1": {
        "ports": [
          "rst_n",
          "NN_1/rst_n"
        ]
      },
      "start_flag_1": {
        "ports": [
          "start_flag",
          "NN_1/start_flag"
        ]
      },
      "sys_clk_1": {
        "ports": [
          "sys_clk",
          "NN_1/sys_clk"
        ]
      }
    }
  }
}