testbench.vvp: ../../../verilog/sim/sb_rx_sim.sv \
	../../../verilog/sim/sb_tx_sim.sv \
	../verilog/testbench.sv
