
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.62

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency scan_reg[2]$_SDFF_PN0_/CK ^
  -0.06 target latency scan_reg[3]$_SDFF_PN0_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: scan_reg[6]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: scan_reg[7]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.58    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   11.71    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ scan_reg[6]$_SDFF_PN0_/CK (DFF_X1)
     3    3.45    0.01    0.09    0.16 ^ scan_reg[6]$_SDFF_PN0_/Q (DFF_X1)
                                         scan_reg[6] (net)
                  0.01    0.00    0.16 ^ _86_/B (MUX2_X1)
     1    1.02    0.01    0.03    0.19 ^ _86_/Z (MUX2_X1)
                                         _35_ (net)
                  0.01    0.00    0.19 ^ _87_/A2 (AND2_X1)
     1    1.27    0.01    0.03    0.22 ^ _87_/ZN (AND2_X1)
                                         _15_ (net)
                  0.01    0.00    0.22 ^ scan_reg[7]$_SDFF_PN0_/D (DFF_X1)
                                  0.22   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.58    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   11.71    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ scan_reg[7]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.01    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: scan_reg[7]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: scan_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.58    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   11.71    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ scan_reg[7]$_SDFF_PN0_/CK (DFF_X1)
     2    3.59    0.01    0.09    0.16 ^ scan_reg[7]$_SDFF_PN0_/Q (DFF_X1)
                                         net18 (net)
                  0.01    0.00    0.16 ^ output18/A (BUF_X1)
     1    0.21    0.00    0.02    0.18 ^ output18/Z (BUF_X1)
                                         scan_out (net)
                  0.00    0.00    0.18 ^ scan_out (out)
                                  0.18   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: scan_reg[7]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: scan_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.58    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   11.71    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ scan_reg[7]$_SDFF_PN0_/CK (DFF_X1)
     2    3.59    0.01    0.09    0.16 ^ scan_reg[7]$_SDFF_PN0_/Q (DFF_X1)
                                         net18 (net)
                  0.01    0.00    0.16 ^ output18/A (BUF_X1)
     1    0.21    0.00    0.02    0.18 ^ output18/Z (BUF_X1)
                                         scan_out (net)
                  0.00    0.00    0.18 ^ scan_out (out)
                                  0.18   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.17353373765945435

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8741

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
50.54603958129883

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
60.65370559692383

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8334

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: scan_reg[3]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ scan_reg[3]$_SDFF_PN0_/CK (DFF_X1)
   0.09    0.15 v scan_reg[3]$_SDFF_PN0_/Q (DFF_X1)
   0.06    0.21 v _64_/Z (MUX2_X1)
   0.03    0.24 v _65_/ZN (AND2_X1)
   0.00    0.24 v data_out[4]$_SDFF_PN0_/D (DFF_X1)
           0.24   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ data_out[4]$_SDFF_PN0_/CK (DFF_X1)
   0.00    1.06   clock reconvergence pessimism
  -0.03    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.24   data arrival time
---------------------------------------------------------
           0.79   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: scan_reg[6]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: scan_reg[7]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ scan_reg[6]$_SDFF_PN0_/CK (DFF_X1)
   0.09    0.16 ^ scan_reg[6]$_SDFF_PN0_/Q (DFF_X1)
   0.03    0.19 ^ _86_/Z (MUX2_X1)
   0.03    0.22 ^ _87_/ZN (AND2_X1)
   0.00    0.22 ^ scan_reg[7]$_SDFF_PN0_/D (DFF_X1)
           0.22   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ scan_reg[7]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.01    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0621

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0628

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.1761

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.6239

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
354.287337

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.01e-04   3.10e-06   1.25e-06   1.06e-04  53.0%
Combinational          1.88e-05   8.42e-06   1.63e-06   2.88e-05  14.4%
Clock                  3.22e-05   3.28e-05   1.06e-07   6.51e-05  32.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.52e-04   4.44e-05   2.98e-06   2.00e-04 100.0%
                          76.3%      22.2%       1.5%
