
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pstree_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401390 <.init>:
  401390:	stp	x29, x30, [sp, #-16]!
  401394:	mov	x29, sp
  401398:	bl	40201c <tigetstr@plt+0x8fc>
  40139c:	ldp	x29, x30, [sp], #16
  4013a0:	ret

Disassembly of section .plt:

00000000004013b0 <memcpy@plt-0x20>:
  4013b0:	stp	x16, x30, [sp, #-16]!
  4013b4:	adrp	x16, 415000 <tigetstr@plt+0x138e0>
  4013b8:	ldr	x17, [x16, #4088]
  4013bc:	add	x16, x16, #0xff8
  4013c0:	br	x17
  4013c4:	nop
  4013c8:	nop
  4013cc:	nop

00000000004013d0 <memcpy@plt>:
  4013d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16]
  4013d8:	add	x16, x16, #0x0
  4013dc:	br	x17

00000000004013e0 <strlen@plt>:
  4013e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #8]
  4013e8:	add	x16, x16, #0x8
  4013ec:	br	x17

00000000004013f0 <exit@plt>:
  4013f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #16]
  4013f8:	add	x16, x16, #0x10
  4013fc:	br	x17

0000000000401400 <setupterm@plt>:
  401400:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #24]
  401408:	add	x16, x16, #0x18
  40140c:	br	x17

0000000000401410 <perror@plt>:
  401410:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #32]
  401418:	add	x16, x16, #0x20
  40141c:	br	x17

0000000000401420 <tputs@plt>:
  401420:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #40]
  401428:	add	x16, x16, #0x28
  40142c:	br	x17

0000000000401430 <sprintf@plt>:
  401430:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #48]
  401438:	add	x16, x16, #0x30
  40143c:	br	x17

0000000000401440 <putc@plt>:
  401440:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401444:	ldr	x17, [x16, #56]
  401448:	add	x16, x16, #0x38
  40144c:	br	x17

0000000000401450 <opendir@plt>:
  401450:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401454:	ldr	x17, [x16, #64]
  401458:	add	x16, x16, #0x40
  40145c:	br	x17

0000000000401460 <snprintf@plt>:
  401460:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401464:	ldr	x17, [x16, #72]
  401468:	add	x16, x16, #0x48
  40146c:	br	x17

0000000000401470 <fclose@plt>:
  401470:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401474:	ldr	x17, [x16, #80]
  401478:	add	x16, x16, #0x50
  40147c:	br	x17

0000000000401480 <getpid@plt>:
  401480:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401484:	ldr	x17, [x16, #88]
  401488:	add	x16, x16, #0x58
  40148c:	br	x17

0000000000401490 <nl_langinfo@plt>:
  401490:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401494:	ldr	x17, [x16, #96]
  401498:	add	x16, x16, #0x60
  40149c:	br	x17

00000000004014a0 <fopen@plt>:
  4014a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014a4:	ldr	x17, [x16, #104]
  4014a8:	add	x16, x16, #0x68
  4014ac:	br	x17

00000000004014b0 <malloc@plt>:
  4014b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014b4:	ldr	x17, [x16, #112]
  4014b8:	add	x16, x16, #0x70
  4014bc:	br	x17

00000000004014c0 <open@plt>:
  4014c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014c4:	ldr	x17, [x16, #120]
  4014c8:	add	x16, x16, #0x78
  4014cc:	br	x17

00000000004014d0 <bindtextdomain@plt>:
  4014d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014d4:	ldr	x17, [x16, #128]
  4014d8:	add	x16, x16, #0x80
  4014dc:	br	x17

00000000004014e0 <__libc_start_main@plt>:
  4014e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014e4:	ldr	x17, [x16, #136]
  4014e8:	add	x16, x16, #0x88
  4014ec:	br	x17

00000000004014f0 <getpwnam@plt>:
  4014f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014f4:	ldr	x17, [x16, #144]
  4014f8:	add	x16, x16, #0x90
  4014fc:	br	x17

0000000000401500 <tgetent@plt>:
  401500:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401504:	ldr	x17, [x16, #152]
  401508:	add	x16, x16, #0x98
  40150c:	br	x17

0000000000401510 <readdir@plt>:
  401510:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401514:	ldr	x17, [x16, #160]
  401518:	add	x16, x16, #0xa0
  40151c:	br	x17

0000000000401520 <realloc@plt>:
  401520:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401524:	ldr	x17, [x16, #168]
  401528:	add	x16, x16, #0xa8
  40152c:	br	x17

0000000000401530 <getc@plt>:
  401530:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401534:	ldr	x17, [x16, #176]
  401538:	add	x16, x16, #0xb0
  40153c:	br	x17

0000000000401540 <closedir@plt>:
  401540:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401544:	ldr	x17, [x16, #184]
  401548:	add	x16, x16, #0xb8
  40154c:	br	x17

0000000000401550 <__stack_chk_fail@plt>:
  401550:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401554:	ldr	x17, [x16, #192]
  401558:	add	x16, x16, #0xc0
  40155c:	br	x17

0000000000401560 <close@plt>:
  401560:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401564:	ldr	x17, [x16, #200]
  401568:	add	x16, x16, #0xc8
  40156c:	br	x17

0000000000401570 <strrchr@plt>:
  401570:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401574:	ldr	x17, [x16, #208]
  401578:	add	x16, x16, #0xd0
  40157c:	br	x17

0000000000401580 <__gmon_start__@plt>:
  401580:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401584:	ldr	x17, [x16, #216]
  401588:	add	x16, x16, #0xd8
  40158c:	br	x17

0000000000401590 <abort@plt>:
  401590:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401594:	ldr	x17, [x16, #224]
  401598:	add	x16, x16, #0xe0
  40159c:	br	x17

00000000004015a0 <textdomain@plt>:
  4015a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015a4:	ldr	x17, [x16, #232]
  4015a8:	add	x16, x16, #0xe8
  4015ac:	br	x17

00000000004015b0 <getopt_long@plt>:
  4015b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015b4:	ldr	x17, [x16, #240]
  4015b8:	add	x16, x16, #0xf0
  4015bc:	br	x17

00000000004015c0 <strcmp@plt>:
  4015c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015c4:	ldr	x17, [x16, #248]
  4015c8:	add	x16, x16, #0xf8
  4015cc:	br	x17

00000000004015d0 <getpwuid@plt>:
  4015d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015d4:	ldr	x17, [x16, #256]
  4015d8:	add	x16, x16, #0x100
  4015dc:	br	x17

00000000004015e0 <__ctype_b_loc@plt>:
  4015e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015e4:	ldr	x17, [x16, #264]
  4015e8:	add	x16, x16, #0x108
  4015ec:	br	x17

00000000004015f0 <strtol@plt>:
  4015f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015f4:	ldr	x17, [x16, #272]
  4015f8:	add	x16, x16, #0x110
  4015fc:	br	x17

0000000000401600 <fread@plt>:
  401600:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401604:	ldr	x17, [x16, #280]
  401608:	add	x16, x16, #0x118
  40160c:	br	x17

0000000000401610 <free@plt>:
  401610:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401614:	ldr	x17, [x16, #288]
  401618:	add	x16, x16, #0x120
  40161c:	br	x17

0000000000401620 <strchr@plt>:
  401620:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401624:	ldr	x17, [x16, #296]
  401628:	add	x16, x16, #0x128
  40162c:	br	x17

0000000000401630 <read@plt>:
  401630:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401634:	ldr	x17, [x16, #304]
  401638:	add	x16, x16, #0x130
  40163c:	br	x17

0000000000401640 <isatty@plt>:
  401640:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401644:	ldr	x17, [x16, #312]
  401648:	add	x16, x16, #0x138
  40164c:	br	x17

0000000000401650 <tgetstr@plt>:
  401650:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401654:	ldr	x17, [x16, #320]
  401658:	add	x16, x16, #0x140
  40165c:	br	x17

0000000000401660 <dcgettext@plt>:
  401660:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401664:	ldr	x17, [x16, #328]
  401668:	add	x16, x16, #0x148
  40166c:	br	x17

0000000000401670 <__isoc99_sscanf@plt>:
  401670:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401674:	ldr	x17, [x16, #336]
  401678:	add	x16, x16, #0x150
  40167c:	br	x17

0000000000401680 <strncpy@plt>:
  401680:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401684:	ldr	x17, [x16, #344]
  401688:	add	x16, x16, #0x158
  40168c:	br	x17

0000000000401690 <__assert_fail@plt>:
  401690:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401694:	ldr	x17, [x16, #352]
  401698:	add	x16, x16, #0x160
  40169c:	br	x17

00000000004016a0 <getenv@plt>:
  4016a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016a4:	ldr	x17, [x16, #360]
  4016a8:	add	x16, x16, #0x168
  4016ac:	br	x17

00000000004016b0 <putchar@plt>:
  4016b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016b4:	ldr	x17, [x16, #368]
  4016b8:	add	x16, x16, #0x170
  4016bc:	br	x17

00000000004016c0 <__xstat@plt>:
  4016c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016c4:	ldr	x17, [x16, #376]
  4016c8:	add	x16, x16, #0x178
  4016cc:	br	x17

00000000004016d0 <fprintf@plt>:
  4016d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016d4:	ldr	x17, [x16, #384]
  4016d8:	add	x16, x16, #0x180
  4016dc:	br	x17

00000000004016e0 <fgets@plt>:
  4016e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016e4:	ldr	x17, [x16, #392]
  4016e8:	add	x16, x16, #0x188
  4016ec:	br	x17

00000000004016f0 <ioctl@plt>:
  4016f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016f4:	ldr	x17, [x16, #400]
  4016f8:	add	x16, x16, #0x190
  4016fc:	br	x17

0000000000401700 <setlocale@plt>:
  401700:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401704:	ldr	x17, [x16, #408]
  401708:	add	x16, x16, #0x198
  40170c:	br	x17

0000000000401710 <ferror@plt>:
  401710:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401714:	ldr	x17, [x16, #416]
  401718:	add	x16, x16, #0x1a0
  40171c:	br	x17

0000000000401720 <tigetstr@plt>:
  401720:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401724:	ldr	x17, [x16, #424]
  401728:	add	x16, x16, #0x1a8
  40172c:	br	x17

Disassembly of section .text:

0000000000401730 <.text>:
  401730:	sub	sp, sp, #0x7b0
  401734:	stp	x29, x30, [sp]
  401738:	mov	x29, sp
  40173c:	stp	x27, x28, [sp, #80]
  401740:	adrp	x28, 405000 <tigetstr@plt+0x38e0>
  401744:	add	x2, x28, #0x210
  401748:	adrp	x27, 415000 <tigetstr@plt+0x138e0>
  40174c:	add	x27, x27, #0xdd0
  401750:	stp	x19, x20, [sp, #16]
  401754:	mov	x20, x1
  401758:	add	x1, x2, #0x48
  40175c:	mov	w19, w0
  401760:	ldr	x0, [x27]
  401764:	str	x0, [sp, #1960]
  401768:	mov	x0, #0x0                   	// #0
  40176c:	str	x2, [sp, #104]
  401770:	mov	x2, #0x260                 	// #608
  401774:	add	x0, sp, #0x110
  401778:	stp	x21, x22, [sp, #32]
  40177c:	stp	x23, x24, [sp, #48]
  401780:	stp	x25, x26, [sp, #64]
  401784:	str	xzr, [sp, #120]
  401788:	bl	4013d0 <memcpy@plt>
  40178c:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  401790:	add	x0, x0, #0xf80
  401794:	bl	4016a0 <getenv@plt>
  401798:	cbz	x0, 4017a4 <tigetstr@plt+0x84>
  40179c:	ldrb	w1, [x0]
  4017a0:	cbnz	w1, 401d38 <tigetstr@plt+0x618>
  4017a4:	add	x2, sp, #0x88
  4017a8:	mov	x1, #0x5413                	// #21523
  4017ac:	mov	w0, #0x1                   	// #1
  4017b0:	bl	4016f0 <ioctl@plt>
  4017b4:	mov	w2, #0x84                  	// #132
  4017b8:	tbnz	w0, #31, 4017c8 <tigetstr@plt+0xa8>
  4017bc:	ldrh	w0, [sp, #138]
  4017c0:	cmp	w0, #0x0
  4017c4:	csel	w2, w0, w2, ne  // ne = any
  4017c8:	adrp	x23, 416000 <memcpy@GLIBC_2.17>
  4017cc:	add	x23, x23, #0x1c0
  4017d0:	adrp	x1, 405000 <tigetstr@plt+0x38e0>
  4017d4:	mov	w0, #0x6                   	// #6
  4017d8:	add	x1, x1, #0x8
  4017dc:	adrp	x21, 404000 <tigetstr@plt+0x28e0>
  4017e0:	str	w2, [x23, #8]
  4017e4:	bl	401700 <setlocale@plt>
  4017e8:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4017ec:	add	x1, x1, #0xf88
  4017f0:	add	x21, x21, #0xfa0
  4017f4:	mov	x0, x21
  4017f8:	bl	4014d0 <bindtextdomain@plt>
  4017fc:	mov	x0, x21
  401800:	bl	4015a0 <textdomain@plt>
  401804:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401808:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  40180c:	add	x1, x1, #0xfa8
  401810:	ldr	x0, [x0, #664]
  401814:	bl	4015c0 <strcmp@plt>
  401818:	cbnz	w0, 401828 <tigetstr@plt+0x108>
  40181c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401820:	mov	w1, #0x1                   	// #1
  401824:	str	w1, [x0, #752]
  401828:	mov	w0, #0x1                   	// #1
  40182c:	bl	401640 <isatty@plt>
  401830:	cbz	w0, 40184c <tigetstr@plt+0x12c>
  401834:	mov	w0, #0xe                   	// #14
  401838:	bl	401490 <nl_langinfo@plt>
  40183c:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  401840:	add	x1, x1, #0xfb8
  401844:	bl	4015c0 <strcmp@plt>
  401848:	cbz	w0, 401d2c <tigetstr@plt+0x60c>
  40184c:	mov	w0, #0x1                   	// #1
  401850:	bl	401640 <isatty@plt>
  401854:	cbnz	w0, 401d68 <tigetstr@plt+0x648>
  401858:	add	x0, x23, #0x50
  40185c:	str	x0, [x23, #16]
  401860:	adrp	x22, 405000 <tigetstr@plt+0x38e0>
  401864:	adrp	x21, 405000 <tigetstr@plt+0x38e0>
  401868:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  40186c:	add	x22, x22, #0x78
  401870:	add	x21, x21, #0x1a0
  401874:	add	x24, x24, #0x2a8
  401878:	mov	w25, #0x7                   	// #7
  40187c:	mov	w26, #0x0                   	// #0
  401880:	add	x3, sp, #0x110
  401884:	mov	x2, x22
  401888:	mov	x1, x20
  40188c:	mov	w0, w19
  401890:	mov	x4, #0x0                   	// #0
  401894:	bl	4015b0 <getopt_long@plt>
  401898:	cmn	w0, #0x1
  40189c:	b.eq	4018e4 <tigetstr@plt+0x1c4>  // b.none
  4018a0:	sub	w0, w0, #0x41
  4018a4:	cmp	w0, #0x34
  4018a8:	b.hi	401c40 <tigetstr@plt+0x520>  // b.pmore
  4018ac:	ldrh	w0, [x21, w0, uxtw #1]
  4018b0:	adr	x1, 4018bc <tigetstr@plt+0x19c>
  4018b4:	add	x0, x1, w0, sxth #2
  4018b8:	br	x0
  4018bc:	mov	w0, #0x1                   	// #1
  4018c0:	add	x3, sp, #0x110
  4018c4:	mov	x2, x22
  4018c8:	mov	x1, x20
  4018cc:	mov	x4, #0x0                   	// #0
  4018d0:	str	w0, [x24, #32]
  4018d4:	mov	w0, w19
  4018d8:	bl	4015b0 <getopt_long@plt>
  4018dc:	cmn	w0, #0x1
  4018e0:	b.ne	4018a0 <tigetstr@plt+0x180>  // b.any
  4018e4:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  4018e8:	sub	w22, w19, #0x1
  4018ec:	ldr	w0, [x21, #640]
  4018f0:	cmp	w22, w0
  4018f4:	b.eq	401db4 <tigetstr@plt+0x694>  // b.none
  4018f8:	mov	w24, #0x1                   	// #1
  4018fc:	mov	x22, #0x0                   	// #0
  401900:	ldr	w0, [x21, #640]
  401904:	cmp	w0, w19
  401908:	b.ne	401c40 <tigetstr@plt+0x520>  // b.any
  40190c:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  401910:	bl	402b20 <tigetstr@plt+0x1400>
  401914:	add	x20, x21, #0x2a8
  401918:	ldr	x23, [x21, #680]
  40191c:	cbz	x23, 401f88 <tigetstr@plt+0x868>
  401920:	mov	x0, x23
  401924:	b	401930 <tigetstr@plt+0x210>
  401928:	ldr	x0, [x0, #184]
  40192c:	cbz	x0, 401954 <tigetstr@plt+0x234>
  401930:	ldr	w1, [x0, #84]
  401934:	cmp	w26, w1
  401938:	b.ne	401928 <tigetstr@plt+0x208>  // b.any
  40193c:	nop
  401940:	ldrb	w1, [x0, #160]
  401944:	orr	w1, w1, #0x1
  401948:	strb	w1, [x0, #160]
  40194c:	ldr	x0, [x0, #176]
  401950:	cbnz	x0, 401940 <tigetstr@plt+0x220>
  401954:	ldr	w0, [x20, #76]
  401958:	cbz	w0, 4019b8 <tigetstr@plt+0x298>
  40195c:	mov	x26, x23
  401960:	b	40196c <tigetstr@plt+0x24c>
  401964:	ldr	x26, [x26, #184]
  401968:	cbz	x26, 4019b4 <tigetstr@plt+0x294>
  40196c:	ldr	w0, [x26, #84]
  401970:	cmp	w24, w0
  401974:	b.ne	401964 <tigetstr@plt+0x244>  // b.any
  401978:	ldr	x24, [x26, #176]
  40197c:	cbz	x24, 4019b4 <tigetstr@plt+0x294>
  401980:	ldr	x19, [x24, #168]
  401984:	cbz	x19, 401998 <tigetstr@plt+0x278>
  401988:	mov	x0, x19
  40198c:	ldr	x19, [x19, #8]
  401990:	bl	401610 <free@plt>
  401994:	cbnz	x19, 401988 <tigetstr@plt+0x268>
  401998:	str	xzr, [x24, #168]
  40199c:	mov	x1, x26
  4019a0:	mov	x0, x24
  4019a4:	mov	x26, x24
  4019a8:	bl	402550 <tigetstr@plt+0xe30>
  4019ac:	ldr	x24, [x24, #176]
  4019b0:	cbnz	x24, 401980 <tigetstr@plt+0x260>
  4019b4:	mov	w24, #0x1                   	// #1
  4019b8:	cmp	w25, #0x7
  4019bc:	b.eq	401e7c <tigetstr@plt+0x75c>  // b.none
  4019c0:	mov	w1, w25
  4019c4:	add	x2, sp, #0x78
  4019c8:	mov	x0, #0x0                   	// #0
  4019cc:	bl	402138 <tigetstr@plt+0xa18>
  4019d0:	ldr	x22, [sp, #120]
  4019d4:	cbz	x22, 401a34 <tigetstr@plt+0x314>
  4019d8:	adrp	x23, 405000 <tigetstr@plt+0x38e0>
  4019dc:	add	x23, x23, #0xa8
  4019e0:	ldr	x3, [x22]
  4019e4:	add	x0, sp, #0x370
  4019e8:	mov	x2, x23
  4019ec:	mov	x19, x0
  4019f0:	mov	x1, #0xe                   	// #14
  4019f4:	bl	401460 <snprintf@plt>
  4019f8:	ldrb	w0, [sp, #880]
  4019fc:	cbz	w0, 401a0c <tigetstr@plt+0x2ec>
  401a00:	bl	4022f0 <tigetstr@plt+0xbd0>
  401a04:	ldrb	w0, [x19, #1]!
  401a08:	cbnz	w0, 401a00 <tigetstr@plt+0x2e0>
  401a0c:	ldr	x19, [x22, #8]
  401a10:	cbz	x19, 401a2c <tigetstr@plt+0x30c>
  401a14:	nop
  401a18:	ldr	x0, [x19]
  401a1c:	mov	w1, #0x0                   	// #0
  401a20:	bl	403da0 <tigetstr@plt+0x2680>
  401a24:	ldr	x19, [x19, #8]
  401a28:	cbnz	x19, 401a18 <tigetstr@plt+0x2f8>
  401a2c:	ldr	x22, [x22, #16]
  401a30:	cbnz	x22, 4019e0 <tigetstr@plt+0x2c0>
  401a34:	ldr	x0, [x20, #16]
  401a38:	cbz	x0, 401a44 <tigetstr@plt+0x324>
  401a3c:	bl	401610 <free@plt>
  401a40:	str	xzr, [x20, #16]
  401a44:	ldr	x0, [x20, #24]
  401a48:	cbz	x0, 401a54 <tigetstr@plt+0x334>
  401a4c:	bl	401610 <free@plt>
  401a50:	str	xzr, [x20, #24]
  401a54:	ldr	x22, [x21, #680]
  401a58:	str	wzr, [x20, #12]
  401a5c:	cbz	x22, 401e28 <tigetstr@plt+0x708>
  401a60:	ldr	x19, [x22, #168]
  401a64:	ldr	x23, [x22, #184]
  401a68:	cbz	x19, 401a80 <tigetstr@plt+0x360>
  401a6c:	nop
  401a70:	mov	x0, x19
  401a74:	ldr	x19, [x19, #8]
  401a78:	bl	401610 <free@plt>
  401a7c:	cbnz	x19, 401a70 <tigetstr@plt+0x350>
  401a80:	ldr	x0, [x22, #72]
  401a84:	cbz	x0, 401e1c <tigetstr@plt+0x6fc>
  401a88:	ldr	x0, [x0]
  401a8c:	bl	401610 <free@plt>
  401a90:	ldr	x0, [x22, #72]
  401a94:	bl	401610 <free@plt>
  401a98:	mov	x0, x22
  401a9c:	bl	401610 <free@plt>
  401aa0:	cbz	x23, 401e28 <tigetstr@plt+0x708>
  401aa4:	mov	x22, x23
  401aa8:	b	401a60 <tigetstr@plt+0x340>
  401aac:	mov	w0, #0x1                   	// #1
  401ab0:	str	w0, [x24, #52]
  401ab4:	b	401880 <tigetstr@plt+0x160>
  401ab8:	mov	w0, #0x1                   	// #1
  401abc:	str	w0, [x24, #76]
  401ac0:	b	401880 <tigetstr@plt+0x160>
  401ac4:	mov	w0, #0x1                   	// #1
  401ac8:	str	wzr, [x23, #24]
  401acc:	str	w0, [x24, #64]
  401ad0:	b	401880 <tigetstr@plt+0x160>
  401ad4:	mov	w0, #0x1                   	// #1
  401ad8:	str	w0, [x24, #40]
  401adc:	b	401880 <tigetstr@plt+0x160>
  401ae0:	str	wzr, [x23, #4]
  401ae4:	b	401880 <tigetstr@plt+0x160>
  401ae8:	cbnz	w26, 401c40 <tigetstr@plt+0x520>
  401aec:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  401af0:	add	x28, x1, #0xfc0
  401af4:	mov	x0, x28
  401af8:	bl	4016a0 <getenv@plt>
  401afc:	cbz	x0, 401880 <tigetstr@plt+0x160>
  401b00:	mov	x0, x28
  401b04:	bl	4016a0 <getenv@plt>
  401b08:	mov	x1, x0
  401b0c:	add	x0, sp, #0x3a8
  401b10:	bl	401500 <tgetent@plt>
  401b14:	cmp	w0, #0x0
  401b18:	b.le	401880 <tigetstr@plt+0x160>
  401b1c:	bl	401480 <getpid@plt>
  401b20:	mov	w26, w0
  401b24:	b	401880 <tigetstr@plt+0x160>
  401b28:	mov	w0, #0x1                   	// #1
  401b2c:	str	wzr, [x23, #24]
  401b30:	str	w0, [x24, #60]
  401b34:	b	401880 <tigetstr@plt+0x160>
  401b38:	str	wzr, [x23, #24]
  401b3c:	b	401880 <tigetstr@plt+0x160>
  401b40:	mov	w0, #0x1                   	// #1
  401b44:	str	w0, [x24, #44]
  401b48:	b	401880 <tigetstr@plt+0x160>
  401b4c:	bl	4045b0 <tigetstr@plt+0x2e90>
  401b50:	mov	w0, #0x0                   	// #0
  401b54:	ldr	x2, [sp, #1960]
  401b58:	ldr	x1, [x27]
  401b5c:	eor	x1, x2, x1
  401b60:	cbnz	x1, 401fc8 <tigetstr@plt+0x8a8>
  401b64:	ldp	x29, x30, [sp]
  401b68:	ldp	x19, x20, [sp, #16]
  401b6c:	ldp	x21, x22, [sp, #32]
  401b70:	ldp	x23, x24, [sp, #48]
  401b74:	ldp	x25, x26, [sp, #64]
  401b78:	ldp	x27, x28, [sp, #80]
  401b7c:	add	sp, sp, #0x7b0
  401b80:	ret
  401b84:	add	x0, x23, #0x20
  401b88:	str	x0, [x23, #16]
  401b8c:	b	401880 <tigetstr@plt+0x160>
  401b90:	mov	w0, #0x1                   	// #1
  401b94:	str	w0, [x24, #48]
  401b98:	b	401880 <tigetstr@plt+0x160>
  401b9c:	mov	w0, #0x1                   	// #1
  401ba0:	str	w0, [x24, #36]
  401ba4:	b	401880 <tigetstr@plt+0x160>
  401ba8:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401bac:	adrp	x0, 405000 <tigetstr@plt+0x38e0>
  401bb0:	add	x0, x0, #0x10
  401bb4:	ldr	x25, [x1, #632]
  401bb8:	mov	x1, x25
  401bbc:	bl	4015c0 <strcmp@plt>
  401bc0:	mov	w28, w0
  401bc4:	cbz	w0, 401cb8 <tigetstr@plt+0x598>
  401bc8:	adrp	x0, 405000 <tigetstr@plt+0x38e0>
  401bcc:	mov	x1, x25
  401bd0:	add	x0, x0, #0x18
  401bd4:	bl	4015c0 <strcmp@plt>
  401bd8:	cbz	w0, 401f68 <tigetstr@plt+0x848>
  401bdc:	adrp	x0, 405000 <tigetstr@plt+0x38e0>
  401be0:	mov	x1, x25
  401be4:	add	x0, x0, #0x20
  401be8:	bl	4015c0 <strcmp@plt>
  401bec:	cbz	w0, 401f70 <tigetstr@plt+0x850>
  401bf0:	adrp	x0, 405000 <tigetstr@plt+0x38e0>
  401bf4:	mov	x1, x25
  401bf8:	add	x0, x0, #0x28
  401bfc:	bl	4015c0 <strcmp@plt>
  401c00:	cbz	w0, 401f78 <tigetstr@plt+0x858>
  401c04:	adrp	x0, 405000 <tigetstr@plt+0x38e0>
  401c08:	mov	x1, x25
  401c0c:	add	x0, x0, #0x30
  401c10:	bl	4015c0 <strcmp@plt>
  401c14:	cbz	w0, 401f80 <tigetstr@plt+0x860>
  401c18:	adrp	x0, 405000 <tigetstr@plt+0x38e0>
  401c1c:	mov	x1, x25
  401c20:	add	x0, x0, #0x38
  401c24:	bl	4015c0 <strcmp@plt>
  401c28:	cbz	w0, 401cb0 <tigetstr@plt+0x590>
  401c2c:	adrp	x0, 405000 <tigetstr@plt+0x38e0>
  401c30:	mov	x1, x25
  401c34:	add	x0, x0, #0x40
  401c38:	bl	4015c0 <strcmp@plt>
  401c3c:	cbz	w0, 401f50 <tigetstr@plt+0x830>
  401c40:	bl	4020d8 <tigetstr@plt+0x9b8>
  401c44:	cbnz	w26, 401c40 <tigetstr@plt+0x520>
  401c48:	adrp	x26, 404000 <tigetstr@plt+0x28e0>
  401c4c:	add	x26, x26, #0xfc0
  401c50:	mov	x0, x26
  401c54:	bl	4016a0 <getenv@plt>
  401c58:	cbz	x0, 401f94 <tigetstr@plt+0x874>
  401c5c:	mov	x0, x26
  401c60:	bl	4016a0 <getenv@plt>
  401c64:	mov	x1, x0
  401c68:	add	x0, sp, #0x3a8
  401c6c:	bl	401500 <tgetent@plt>
  401c70:	cmp	w0, #0x0
  401c74:	b.le	401fac <tigetstr@plt+0x88c>
  401c78:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401c7c:	mov	w2, #0xa                   	// #10
  401c80:	mov	x1, #0x0                   	// #0
  401c84:	ldr	x0, [x0, #632]
  401c88:	bl	4015f0 <strtol@plt>
  401c8c:	mov	w26, w0
  401c90:	cbnz	w0, 401880 <tigetstr@plt+0x160>
  401c94:	bl	4020d8 <tigetstr@plt+0x9b8>
  401c98:	add	x0, x23, #0x50
  401c9c:	str	x0, [x23, #16]
  401ca0:	b	401880 <tigetstr@plt+0x160>
  401ca4:	add	x0, x23, #0x80
  401ca8:	str	x0, [x23, #16]
  401cac:	b	401880 <tigetstr@plt+0x160>
  401cb0:	mov	w28, #0x5                   	// #5
  401cb4:	nop
  401cb8:	bl	401480 <getpid@plt>
  401cbc:	mov	w3, w0
  401cc0:	ldr	x1, [sp, #104]
  401cc4:	add	x0, sp, #0x370
  401cc8:	adrp	x2, 404000 <tigetstr@plt+0x28e0>
  401ccc:	add	x2, x2, #0xd20
  401cd0:	mov	w25, w28
  401cd4:	ldr	x4, [x1, w28, uxtw #3]
  401cd8:	mov	x1, #0x32                  	// #50
  401cdc:	bl	401460 <snprintf@plt>
  401ce0:	add	x2, sp, #0x90
  401ce4:	add	x1, sp, #0x370
  401ce8:	mov	w0, #0x0                   	// #0
  401cec:	bl	4016c0 <__xstat@plt>
  401cf0:	cbz	w0, 401880 <tigetstr@plt+0x160>
  401cf4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401cf8:	mov	w2, #0x5                   	// #5
  401cfc:	adrp	x1, 405000 <tigetstr@plt+0x38e0>
  401d00:	add	x1, x1, #0x48
  401d04:	ldr	x19, [x0, #624]
  401d08:	mov	x0, #0x0                   	// #0
  401d0c:	bl	401660 <dcgettext@plt>
  401d10:	mov	x1, x0
  401d14:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401d18:	ldr	x2, [x0, #632]
  401d1c:	mov	x0, x19
  401d20:	bl	4016d0 <fprintf@plt>
  401d24:	mov	w0, #0x1                   	// #1
  401d28:	b	401b54 <tigetstr@plt+0x434>
  401d2c:	add	x0, x23, #0x20
  401d30:	str	x0, [x23, #16]
  401d34:	b	401860 <tigetstr@plt+0x140>
  401d38:	add	x1, sp, #0x80
  401d3c:	mov	w2, #0x0                   	// #0
  401d40:	bl	4015f0 <strtol@plt>
  401d44:	ldr	x1, [sp, #128]
  401d48:	ldrb	w1, [x1]
  401d4c:	cbnz	w1, 4017a4 <tigetstr@plt+0x84>
  401d50:	sub	x2, x0, #0x1
  401d54:	mov	x1, #0x7ffffffe            	// #2147483646
  401d58:	cmp	x2, x1
  401d5c:	b.cs	4017a4 <tigetstr@plt+0x84>  // b.hs, b.nlast
  401d60:	mov	w2, w0
  401d64:	b	4017c8 <tigetstr@plt+0xa8>
  401d68:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  401d6c:	add	x0, x0, #0xfc0
  401d70:	bl	4016a0 <getenv@plt>
  401d74:	cbz	x0, 401858 <tigetstr@plt+0x138>
  401d78:	ldrb	w0, [x0]
  401d7c:	cbz	w0, 401858 <tigetstr@plt+0x138>
  401d80:	mov	x2, #0x0                   	// #0
  401d84:	mov	w1, #0x1                   	// #1
  401d88:	mov	x0, #0x0                   	// #0
  401d8c:	bl	401400 <setupterm@plt>
  401d90:	cbnz	w0, 401858 <tigetstr@plt+0x138>
  401d94:	adrp	x21, 404000 <tigetstr@plt+0x28e0>
  401d98:	add	x21, x21, #0xfc8
  401d9c:	mov	x0, x21
  401da0:	bl	401720 <tigetstr@plt>
  401da4:	cbz	x0, 401858 <tigetstr@plt+0x138>
  401da8:	mov	x0, x21
  401dac:	bl	401720 <tigetstr@plt>
  401db0:	b	401858 <tigetstr@plt+0x138>
  401db4:	bl	4015e0 <__ctype_b_loc@plt>
  401db8:	mov	x1, x0
  401dbc:	ldr	x0, [x20, w22, sxtw #3]
  401dc0:	ldr	x1, [x1]
  401dc4:	ldrb	w2, [x0]
  401dc8:	ldrh	w1, [x1, x2, lsl #1]
  401dcc:	str	w19, [x21, #640]
  401dd0:	tbnz	w1, #11, 401f30 <tigetstr@plt+0x810>
  401dd4:	bl	4014f0 <getpwnam@plt>
  401dd8:	mov	w24, #0x1                   	// #1
  401ddc:	mov	x22, x0
  401de0:	cbnz	x0, 401900 <tigetstr@plt+0x1e0>
  401de4:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  401de8:	mov	w2, #0x5                   	// #5
  401dec:	adrp	x1, 405000 <tigetstr@plt+0x38e0>
  401df0:	add	x1, x1, #0x90
  401df4:	ldr	x19, [x3, #624]
  401df8:	bl	401660 <dcgettext@plt>
  401dfc:	ldr	w2, [x21, #640]
  401e00:	mov	x1, x0
  401e04:	mov	x0, x19
  401e08:	add	x2, x20, w2, sxtw #3
  401e0c:	ldur	x2, [x2, #-8]
  401e10:	bl	4016d0 <fprintf@plt>
  401e14:	mov	w0, w24
  401e18:	b	401b54 <tigetstr@plt+0x434>
  401e1c:	mov	x0, x22
  401e20:	bl	401610 <free@plt>
  401e24:	cbnz	x23, 401aa4 <tigetstr@plt+0x384>
  401e28:	ldr	x22, [sp, #120]
  401e2c:	str	xzr, [x21, #680]
  401e30:	cbz	x22, 401e64 <tigetstr@plt+0x744>
  401e34:	nop
  401e38:	ldr	x19, [x22, #8]
  401e3c:	mov	x21, x22
  401e40:	ldr	x22, [x22, #16]
  401e44:	cbz	x19, 401e58 <tigetstr@plt+0x738>
  401e48:	mov	x0, x19
  401e4c:	ldr	x19, [x19, #8]
  401e50:	bl	401610 <free@plt>
  401e54:	cbnz	x19, 401e48 <tigetstr@plt+0x728>
  401e58:	mov	x0, x21
  401e5c:	bl	401610 <free@plt>
  401e60:	cbnz	x22, 401e38 <tigetstr@plt+0x718>
  401e64:	ldr	w0, [x20, #72]
  401e68:	str	xzr, [sp, #120]
  401e6c:	cmp	w0, #0x1
  401e70:	b.eq	401ef4 <tigetstr@plt+0x7d4>  // b.none
  401e74:	mov	w0, #0x0                   	// #0
  401e78:	b	401b54 <tigetstr@plt+0x434>
  401e7c:	cbz	x22, 401e98 <tigetstr@plt+0x778>
  401e80:	cbz	x23, 401eb0 <tigetstr@plt+0x790>
  401e84:	ldr	w0, [x23, #84]
  401e88:	cmp	w0, #0x1
  401e8c:	b.eq	401eb0 <tigetstr@plt+0x790>  // b.none
  401e90:	ldr	x23, [x23, #184]
  401e94:	b	401e80 <tigetstr@plt+0x760>
  401e98:	cbz	x23, 401f58 <tigetstr@plt+0x838>
  401e9c:	ldr	w0, [x23, #84]
  401ea0:	cmp	w24, w0
  401ea4:	b.eq	401f58 <tigetstr@plt+0x838>  // b.none
  401ea8:	ldr	x23, [x23, #184]
  401eac:	b	401e98 <tigetstr@plt+0x778>
  401eb0:	ldr	w1, [x22, #16]
  401eb4:	mov	x0, x23
  401eb8:	bl	4044f0 <tigetstr@plt+0x2dd0>
  401ebc:	ldr	w0, [x20, #68]
  401ec0:	cbnz	w0, 401a34 <tigetstr@plt+0x314>
  401ec4:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  401ec8:	adrp	x1, 405000 <tigetstr@plt+0x38e0>
  401ecc:	add	x1, x1, #0xb0
  401ed0:	mov	w2, #0x5                   	// #5
  401ed4:	ldr	x19, [x3, #624]
  401ed8:	mov	x0, #0x0                   	// #0
  401edc:	bl	401660 <dcgettext@plt>
  401ee0:	mov	x1, x0
  401ee4:	mov	x0, x19
  401ee8:	bl	4016d0 <fprintf@plt>
  401eec:	mov	w0, #0x1                   	// #1
  401ef0:	b	401b54 <tigetstr@plt+0x434>
  401ef4:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  401ef8:	mov	w2, #0x5                   	// #5
  401efc:	adrp	x1, 405000 <tigetstr@plt+0x38e0>
  401f00:	mov	x0, #0x0                   	// #0
  401f04:	ldr	x19, [x3, #624]
  401f08:	add	x1, x1, #0xc8
  401f0c:	bl	401660 <dcgettext@plt>
  401f10:	mov	x1, x0
  401f14:	mov	x0, x19
  401f18:	bl	4016d0 <fprintf@plt>
  401f1c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401f20:	ldr	x0, [x0, #656]
  401f24:	bl	401530 <getc@plt>
  401f28:	mov	w0, #0x0                   	// #0
  401f2c:	b	401b54 <tigetstr@plt+0x434>
  401f30:	add	x1, sp, #0x88
  401f34:	mov	w2, #0xa                   	// #10
  401f38:	bl	4015f0 <strtol@plt>
  401f3c:	mov	w24, w0
  401f40:	ldr	x1, [sp, #136]
  401f44:	ldrb	w0, [x1]
  401f48:	cbz	w0, 4018fc <tigetstr@plt+0x1dc>
  401f4c:	bl	4020d8 <tigetstr@plt+0x9b8>
  401f50:	mov	w28, #0x6                   	// #6
  401f54:	b	401cb8 <tigetstr@plt+0x598>
  401f58:	mov	x0, x23
  401f5c:	mov	w1, #0x0                   	// #0
  401f60:	bl	403da0 <tigetstr@plt+0x2680>
  401f64:	b	401a34 <tigetstr@plt+0x314>
  401f68:	mov	w28, #0x1                   	// #1
  401f6c:	b	401cb8 <tigetstr@plt+0x598>
  401f70:	mov	w28, #0x2                   	// #2
  401f74:	b	401cb8 <tigetstr@plt+0x598>
  401f78:	mov	w28, #0x3                   	// #3
  401f7c:	b	401cb8 <tigetstr@plt+0x598>
  401f80:	mov	w28, #0x4                   	// #4
  401f84:	b	401cb8 <tigetstr@plt+0x598>
  401f88:	ldr	w0, [x20, #76]
  401f8c:	cbz	w0, 4019b8 <tigetstr@plt+0x298>
  401f90:	b	4019b4 <tigetstr@plt+0x294>
  401f94:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  401f98:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  401f9c:	mov	w2, #0x5                   	// #5
  401fa0:	add	x1, x1, #0xfd0
  401fa4:	ldr	x19, [x3, #624]
  401fa8:	b	401edc <tigetstr@plt+0x7bc>
  401fac:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  401fb0:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  401fb4:	mov	w2, #0x5                   	// #5
  401fb8:	add	x1, x1, #0xfe8
  401fbc:	ldr	x19, [x3, #624]
  401fc0:	mov	x0, #0x0                   	// #0
  401fc4:	b	401edc <tigetstr@plt+0x7bc>
  401fc8:	bl	401550 <__stack_chk_fail@plt>
  401fcc:	mov	x29, #0x0                   	// #0
  401fd0:	mov	x30, #0x0                   	// #0
  401fd4:	mov	x5, x0
  401fd8:	ldr	x1, [sp]
  401fdc:	add	x2, sp, #0x8
  401fe0:	mov	x6, sp
  401fe4:	movz	x0, #0x0, lsl #48
  401fe8:	movk	x0, #0x0, lsl #32
  401fec:	movk	x0, #0x40, lsl #16
  401ff0:	movk	x0, #0x1730
  401ff4:	movz	x3, #0x0, lsl #48
  401ff8:	movk	x3, #0x0, lsl #32
  401ffc:	movk	x3, #0x40, lsl #16
  402000:	movk	x3, #0x4640
  402004:	movz	x4, #0x0, lsl #48
  402008:	movk	x4, #0x0, lsl #32
  40200c:	movk	x4, #0x40, lsl #16
  402010:	movk	x4, #0x46c0
  402014:	bl	4014e0 <__libc_start_main@plt>
  402018:	bl	401590 <abort@plt>
  40201c:	adrp	x0, 415000 <tigetstr@plt+0x138e0>
  402020:	ldr	x0, [x0, #4064]
  402024:	cbz	x0, 40202c <tigetstr@plt+0x90c>
  402028:	b	401580 <__gmon_start__@plt>
  40202c:	ret
  402030:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402034:	add	x0, x0, #0x270
  402038:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  40203c:	add	x1, x1, #0x270
  402040:	cmp	x1, x0
  402044:	b.eq	40205c <tigetstr@plt+0x93c>  // b.none
  402048:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  40204c:	ldr	x1, [x1, #1768]
  402050:	cbz	x1, 40205c <tigetstr@plt+0x93c>
  402054:	mov	x16, x1
  402058:	br	x16
  40205c:	ret
  402060:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402064:	add	x0, x0, #0x270
  402068:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  40206c:	add	x1, x1, #0x270
  402070:	sub	x1, x1, x0
  402074:	lsr	x2, x1, #63
  402078:	add	x1, x2, x1, asr #3
  40207c:	cmp	xzr, x1, asr #1
  402080:	asr	x1, x1, #1
  402084:	b.eq	40209c <tigetstr@plt+0x97c>  // b.none
  402088:	adrp	x2, 404000 <tigetstr@plt+0x28e0>
  40208c:	ldr	x2, [x2, #1776]
  402090:	cbz	x2, 40209c <tigetstr@plt+0x97c>
  402094:	mov	x16, x2
  402098:	br	x16
  40209c:	ret
  4020a0:	stp	x29, x30, [sp, #-32]!
  4020a4:	mov	x29, sp
  4020a8:	str	x19, [sp, #16]
  4020ac:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  4020b0:	ldrb	w0, [x19, #672]
  4020b4:	cbnz	w0, 4020c4 <tigetstr@plt+0x9a4>
  4020b8:	bl	402030 <tigetstr@plt+0x910>
  4020bc:	mov	w0, #0x1                   	// #1
  4020c0:	strb	w0, [x19, #672]
  4020c4:	ldr	x19, [sp, #16]
  4020c8:	ldp	x29, x30, [sp], #32
  4020cc:	ret
  4020d0:	b	402060 <tigetstr@plt+0x940>
  4020d4:	nop
  4020d8:	stp	x29, x30, [sp, #-32]!
  4020dc:	mov	w2, #0x5                   	// #5
  4020e0:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4020e4:	mov	x29, sp
  4020e8:	stp	x19, x20, [sp, #16]
  4020ec:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  4020f0:	add	x1, x1, #0x7e0
  4020f4:	ldr	x20, [x19, #624]
  4020f8:	mov	x0, #0x0                   	// #0
  4020fc:	bl	401660 <dcgettext@plt>
  402100:	mov	x1, x0
  402104:	mov	x0, x20
  402108:	bl	4016d0 <fprintf@plt>
  40210c:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402110:	add	x1, x1, #0xca0
  402114:	ldr	x19, [x19, #624]
  402118:	mov	w2, #0x5                   	// #5
  40211c:	mov	x0, #0x0                   	// #0
  402120:	bl	401660 <dcgettext@plt>
  402124:	mov	x1, x0
  402128:	mov	x0, x19
  40212c:	bl	4016d0 <fprintf@plt>
  402130:	mov	w0, #0x1                   	// #1
  402134:	bl	4013f0 <exit@plt>
  402138:	stp	x29, x30, [sp, #-64]!
  40213c:	mov	x29, sp
  402140:	stp	x19, x20, [sp, #16]
  402144:	mov	x19, x0
  402148:	stp	x21, x22, [sp, #32]
  40214c:	mov	w22, w1
  402150:	mov	x21, x2
  402154:	cbz	x0, 402254 <tigetstr@plt+0xb34>
  402158:	ldr	x1, [x19, #176]
  40215c:	cbz	x1, 402180 <tigetstr@plt+0xa60>
  402160:	ubfiz	x0, x22, #3, #32
  402164:	add	x0, x0, #0x60
  402168:	add	x1, x1, x0
  40216c:	add	x0, x19, x0
  402170:	ldr	x1, [x1, #8]
  402174:	ldr	x0, [x0, #8]
  402178:	cmp	x1, x0
  40217c:	b.eq	40221c <tigetstr@plt+0xafc>  // b.none
  402180:	ldr	x20, [x21]
  402184:	str	x23, [sp, #48]
  402188:	cbz	x20, 4022a8 <tigetstr@plt+0xb88>
  40218c:	add	x23, x19, w22, uxtw #3
  402190:	ldr	x1, [x23, #104]
  402194:	b	4021a4 <tigetstr@plt+0xa84>
  402198:	ldr	x0, [x20, #16]
  40219c:	cbz	x0, 402284 <tigetstr@plt+0xb64>
  4021a0:	mov	x20, x0
  4021a4:	ldr	x0, [x20]
  4021a8:	cmp	x0, x1
  4021ac:	b.ne	402198 <tigetstr@plt+0xa78>  // b.any
  4021b0:	ldr	x0, [x20, #8]
  4021b4:	cbz	x0, 4022d0 <tigetstr@plt+0xbb0>
  4021b8:	mov	x1, x0
  4021bc:	ldr	x0, [x0, #8]
  4021c0:	cbnz	x0, 4021b8 <tigetstr@plt+0xa98>
  4021c4:	add	x20, x1, #0x8
  4021c8:	mov	x0, #0x10                  	// #16
  4021cc:	bl	4014b0 <malloc@plt>
  4021d0:	str	x0, [x20]
  4021d4:	cbz	x0, 4022dc <tigetstr@plt+0xbbc>
  4021d8:	ldr	x23, [x19, #176]
  4021dc:	stp	x19, xzr, [x0]
  4021e0:	cbz	x23, 40224c <tigetstr@plt+0xb2c>
  4021e4:	ldr	x20, [x23, #168]
  4021e8:	add	x23, x23, #0xa8
  4021ec:	cbnz	x20, 4021fc <tigetstr@plt+0xadc>
  4021f0:	b	402214 <tigetstr@plt+0xaf4>
  4021f4:	add	x23, x0, #0x8
  4021f8:	cbz	x20, 402214 <tigetstr@plt+0xaf4>
  4021fc:	mov	x0, x20
  402200:	ldp	x3, x20, [x20]
  402204:	cmp	x19, x3
  402208:	b.ne	4021f4 <tigetstr@plt+0xad4>  // b.any
  40220c:	bl	401610 <free@plt>
  402210:	str	x20, [x23]
  402214:	ldr	x23, [sp, #48]
  402218:	str	xzr, [x19, #176]
  40221c:	ldr	x19, [x19, #168]
  402220:	cbz	x19, 40223c <tigetstr@plt+0xb1c>
  402224:	ldr	x0, [x19]
  402228:	mov	x2, x21
  40222c:	ldr	x19, [x19, #8]
  402230:	mov	w1, w22
  402234:	bl	402138 <tigetstr@plt+0xa18>
  402238:	cbnz	x19, 402224 <tigetstr@plt+0xb04>
  40223c:	ldp	x19, x20, [sp, #16]
  402240:	ldp	x21, x22, [sp, #32]
  402244:	ldp	x29, x30, [sp], #64
  402248:	ret
  40224c:	ldr	x23, [sp, #48]
  402250:	b	40221c <tigetstr@plt+0xafc>
  402254:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402258:	ldr	x19, [x0, #680]
  40225c:	cbz	x19, 40223c <tigetstr@plt+0xb1c>
  402260:	ldr	w0, [x19, #84]
  402264:	cmp	w0, #0x1
  402268:	b.eq	402158 <tigetstr@plt+0xa38>  // b.none
  40226c:	ldr	x19, [x19, #184]
  402270:	cbnz	x19, 402260 <tigetstr@plt+0xb40>
  402274:	ldp	x19, x20, [sp, #16]
  402278:	ldp	x21, x22, [sp, #32]
  40227c:	ldp	x29, x30, [sp], #64
  402280:	ret
  402284:	mov	x0, #0x18                  	// #24
  402288:	bl	4014b0 <malloc@plt>
  40228c:	cbz	x0, 4022dc <tigetstr@plt+0xbbc>
  402290:	stp	xzr, xzr, [x0, #8]
  402294:	ldr	x1, [x23, #104]
  402298:	str	x1, [x0]
  40229c:	str	x0, [x20, #16]
  4022a0:	add	x20, x0, #0x8
  4022a4:	b	4021c8 <tigetstr@plt+0xaa8>
  4022a8:	mov	x0, #0x18                  	// #24
  4022ac:	bl	4014b0 <malloc@plt>
  4022b0:	cbz	x0, 4022dc <tigetstr@plt+0xbbc>
  4022b4:	add	x1, x19, w22, uxtw #3
  4022b8:	stp	xzr, xzr, [x0, #8]
  4022bc:	add	x20, x0, #0x8
  4022c0:	ldr	x1, [x1, #104]
  4022c4:	str	x1, [x0]
  4022c8:	str	x0, [x21]
  4022cc:	b	4021c8 <tigetstr@plt+0xaa8>
  4022d0:	mov	x0, x20
  4022d4:	add	x20, x0, #0x8
  4022d8:	b	4021c8 <tigetstr@plt+0xaa8>
  4022dc:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  4022e0:	add	x0, x0, #0xd10
  4022e4:	bl	401410 <perror@plt>
  4022e8:	mov	w0, #0x1                   	// #1
  4022ec:	bl	4013f0 <exit@plt>
  4022f0:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4022f4:	add	x1, x1, #0x2a8
  4022f8:	and	w0, w0, #0xff
  4022fc:	ldr	w2, [x1, #8]
  402300:	cbz	w2, 402348 <tigetstr@plt+0xc28>
  402304:	sub	w2, w2, #0x1
  402308:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  40230c:	add	x4, x3, #0x1c0
  402310:	str	w2, [x1, #8]
  402314:	ldr	w1, [x4, #4]
  402318:	cbz	w1, 40233c <tigetstr@plt+0xc1c>
  40231c:	ldr	w2, [x3, #448]
  402320:	ldr	w1, [x4, #8]
  402324:	cmp	w2, w1
  402328:	b.le	40233c <tigetstr@plt+0xc1c>
  40232c:	add	w1, w1, #0x1
  402330:	cmp	w2, w1
  402334:	b.eq	402394 <tigetstr@plt+0xc74>  // b.none
  402338:	ret
  40233c:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  402340:	ldr	x1, [x1, #648]
  402344:	b	401440 <putc@plt>
  402348:	tbnz	w0, #7, 402360 <tigetstr@plt+0xc40>
  40234c:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  402350:	ldr	w4, [x3, #448]
  402354:	add	w4, w4, #0x1
  402358:	str	w4, [x3, #448]
  40235c:	b	40230c <tigetstr@plt+0xbec>
  402360:	and	w3, w0, #0xe0
  402364:	mov	w2, #0x1                   	// #1
  402368:	cmp	w3, #0xc0
  40236c:	b.eq	40234c <tigetstr@plt+0xc2c>  // b.none
  402370:	and	w3, w0, #0xf0
  402374:	mov	w2, #0x2                   	// #2
  402378:	cmp	w3, #0xe0
  40237c:	b.eq	40234c <tigetstr@plt+0xc2c>  // b.none
  402380:	and	w3, w0, #0xf8
  402384:	mov	w2, #0x3                   	// #3
  402388:	cmp	w3, #0xf0
  40238c:	csel	w2, wzr, w2, ne  // ne = any
  402390:	b	40234c <tigetstr@plt+0xc2c>
  402394:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  402398:	mov	w0, #0x2b                  	// #43
  40239c:	ldr	x1, [x1, #648]
  4023a0:	b	401440 <putc@plt>
  4023a4:	nop
  4023a8:	stp	x29, x30, [sp, #-32]!
  4023ac:	mov	x29, sp
  4023b0:	stp	x19, x20, [sp, #16]
  4023b4:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  4023b8:	add	x19, x19, #0x2a8
  4023bc:	ldr	w1, [x19, #12]
  4023c0:	cmp	w1, w0
  4023c4:	b.gt	402400 <tigetstr@plt+0xce0>
  4023c8:	cbz	w1, 40240c <tigetstr@plt+0xcec>
  4023cc:	lsl	w2, w1, #1
  4023d0:	sbfiz	x20, x2, #2, #32
  4023d4:	ldr	x0, [x19, #16]
  4023d8:	mov	x1, x20
  4023dc:	str	w2, [x19, #12]
  4023e0:	bl	401520 <realloc@plt>
  4023e4:	str	x0, [x19, #16]
  4023e8:	cbz	x0, 402418 <tigetstr@plt+0xcf8>
  4023ec:	ldr	x0, [x19, #24]
  4023f0:	mov	x1, x20
  4023f4:	bl	401520 <realloc@plt>
  4023f8:	str	x0, [x19, #24]
  4023fc:	cbz	x0, 402418 <tigetstr@plt+0xcf8>
  402400:	ldp	x19, x20, [sp, #16]
  402404:	ldp	x29, x30, [sp], #32
  402408:	ret
  40240c:	mov	x20, #0x190                 	// #400
  402410:	mov	w2, #0x64                  	// #100
  402414:	b	4023d4 <tigetstr@plt+0xcb4>
  402418:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  40241c:	add	x0, x0, #0xd18
  402420:	bl	401410 <perror@plt>
  402424:	mov	w0, #0x1                   	// #1
  402428:	bl	4013f0 <exit@plt>
  40242c:	nop
  402430:	stp	x29, x30, [sp, #-32]!
  402434:	mov	x29, sp
  402438:	stp	x19, x20, [sp, #16]
  40243c:	mov	x19, x0
  402440:	mov	x20, x1
  402444:	bl	4015c0 <strcmp@plt>
  402448:	cbnz	w0, 402540 <tigetstr@plt+0xe20>
  40244c:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  402450:	add	x1, x1, #0x2a8
  402454:	ldr	w2, [x1, #32]
  402458:	cbnz	w2, 402524 <tigetstr@plt+0xe04>
  40245c:	ldr	w1, [x1, #36]
  402460:	cbz	w1, 4024d4 <tigetstr@plt+0xdb4>
  402464:	ldr	x1, [x19, #104]
  402468:	ldr	x2, [x20, #104]
  40246c:	cmp	x2, x1
  402470:	b.ne	402518 <tigetstr@plt+0xdf8>  // b.any
  402474:	ldr	x2, [x19, #112]
  402478:	ldr	x1, [x20, #112]
  40247c:	cmp	x2, x1
  402480:	b.ne	402518 <tigetstr@plt+0xdf8>  // b.any
  402484:	ldr	x2, [x19, #120]
  402488:	ldr	x1, [x20, #120]
  40248c:	cmp	x2, x1
  402490:	b.ne	402518 <tigetstr@plt+0xdf8>  // b.any
  402494:	ldr	x2, [x19, #128]
  402498:	ldr	x1, [x20, #128]
  40249c:	cmp	x2, x1
  4024a0:	b.ne	402518 <tigetstr@plt+0xdf8>  // b.any
  4024a4:	ldr	x2, [x19, #136]
  4024a8:	ldr	x1, [x20, #136]
  4024ac:	cmp	x2, x1
  4024b0:	b.ne	402518 <tigetstr@plt+0xdf8>  // b.any
  4024b4:	ldr	x2, [x19, #144]
  4024b8:	ldr	x1, [x20, #144]
  4024bc:	cmp	x2, x1
  4024c0:	b.ne	402518 <tigetstr@plt+0xdf8>  // b.any
  4024c4:	ldr	x2, [x19, #152]
  4024c8:	ldr	x1, [x20, #152]
  4024cc:	cmp	x2, x1
  4024d0:	b.ne	402518 <tigetstr@plt+0xdf8>  // b.any
  4024d4:	ldr	x20, [x20, #168]
  4024d8:	ldr	x19, [x19, #168]
  4024dc:	cmp	x20, #0x0
  4024e0:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4024e4:	b.eq	40250c <tigetstr@plt+0xdec>  // b.none
  4024e8:	ldr	x0, [x19]
  4024ec:	ldr	x1, [x20]
  4024f0:	bl	402430 <tigetstr@plt+0xd10>
  4024f4:	cbz	w0, 402518 <tigetstr@plt+0xdf8>
  4024f8:	ldr	x19, [x19, #8]
  4024fc:	ldr	x20, [x20, #8]
  402500:	cmp	x19, #0x0
  402504:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  402508:	b.ne	4024e8 <tigetstr@plt+0xdc8>  // b.any
  40250c:	orr	x19, x19, x20
  402510:	cmp	x19, #0x0
  402514:	cset	w0, eq  // eq = none
  402518:	ldp	x19, x20, [sp, #16]
  40251c:	ldp	x29, x30, [sp], #32
  402520:	ret
  402524:	ldr	w3, [x19, #92]
  402528:	ldr	w2, [x20, #92]
  40252c:	cmp	w3, w2
  402530:	b.eq	40245c <tigetstr@plt+0xd3c>  // b.none
  402534:	ldp	x19, x20, [sp, #16]
  402538:	ldp	x29, x30, [sp], #32
  40253c:	ret
  402540:	mov	w0, #0x0                   	// #0
  402544:	ldp	x19, x20, [sp, #16]
  402548:	ldp	x29, x30, [sp], #32
  40254c:	ret
  402550:	stp	x29, x30, [sp, #-64]!
  402554:	mov	x29, sp
  402558:	stp	x19, x20, [sp, #16]
  40255c:	mov	x20, x0
  402560:	mov	x0, #0x10                  	// #16
  402564:	stp	x21, x22, [sp, #32]
  402568:	mov	x22, x1
  40256c:	str	x23, [sp, #48]
  402570:	bl	4014b0 <malloc@plt>
  402574:	cbz	x0, 40264c <tigetstr@plt+0xf2c>
  402578:	ldr	x19, [x20, #168]
  40257c:	str	x22, [x0]
  402580:	mov	x23, x0
  402584:	add	x20, x20, #0xa8
  402588:	cbz	x19, 4025bc <tigetstr@plt+0xe9c>
  40258c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402590:	ldr	w0, [x0, #720]
  402594:	cbz	w0, 4025f8 <tigetstr@plt+0xed8>
  402598:	ldr	w2, [x22, #84]
  40259c:	b	4025ac <tigetstr@plt+0xe8c>
  4025a0:	add	x20, x19, #0x8
  4025a4:	ldr	x19, [x19, #8]
  4025a8:	cbz	x19, 40262c <tigetstr@plt+0xf0c>
  4025ac:	ldr	x1, [x19]
  4025b0:	ldr	w1, [x1, #84]
  4025b4:	cmp	w1, w2
  4025b8:	b.le	4025a0 <tigetstr@plt+0xe80>
  4025bc:	ldp	x21, x22, [sp, #32]
  4025c0:	str	x19, [x23, #8]
  4025c4:	str	x23, [x20]
  4025c8:	ldp	x19, x20, [sp, #16]
  4025cc:	ldr	x23, [sp, #48]
  4025d0:	ldp	x29, x30, [sp], #64
  4025d4:	ret
  4025d8:	b.ne	4025ec <tigetstr@plt+0xecc>  // b.any
  4025dc:	ldr	w1, [x21, #92]
  4025e0:	ldr	w0, [x22, #92]
  4025e4:	cmp	w1, w0
  4025e8:	b.hi	4025bc <tigetstr@plt+0xe9c>  // b.pmore
  4025ec:	add	x20, x19, #0x8
  4025f0:	ldr	x19, [x19, #8]
  4025f4:	cbz	x19, 40262c <tigetstr@plt+0xf0c>
  4025f8:	ldr	x21, [x19]
  4025fc:	mov	x1, x22
  402600:	mov	x0, x21
  402604:	bl	4015c0 <strcmp@plt>
  402608:	cmp	w0, #0x0
  40260c:	b.le	4025d8 <tigetstr@plt+0xeb8>
  402610:	ldp	x21, x22, [sp, #32]
  402614:	str	x19, [x23, #8]
  402618:	str	x23, [x20]
  40261c:	ldp	x19, x20, [sp, #16]
  402620:	ldr	x23, [sp, #48]
  402624:	ldp	x29, x30, [sp], #64
  402628:	ret
  40262c:	mov	x19, #0x0                   	// #0
  402630:	ldp	x21, x22, [sp, #32]
  402634:	str	x19, [x23, #8]
  402638:	str	x23, [x20]
  40263c:	ldp	x19, x20, [sp, #16]
  402640:	ldr	x23, [sp, #48]
  402644:	ldp	x29, x30, [sp], #64
  402648:	ret
  40264c:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402650:	add	x0, x0, #0xd10
  402654:	bl	401410 <perror@plt>
  402658:	mov	w0, #0x1                   	// #1
  40265c:	bl	4013f0 <exit@plt>
  402660:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402664:	add	x0, x0, #0x2a8
  402668:	ldr	w1, [x0, #8]
  40266c:	cbz	w1, 4026b8 <tigetstr@plt+0xf98>
  402670:	sub	w1, w1, #0x1
  402674:	adrp	x2, 416000 <memcpy@GLIBC_2.17>
  402678:	add	x3, x2, #0x1c0
  40267c:	str	w1, [x0, #8]
  402680:	ldr	w0, [x3, #4]
  402684:	cbz	w0, 4026a8 <tigetstr@plt+0xf88>
  402688:	ldr	w1, [x2, #448]
  40268c:	ldr	w0, [x3, #8]
  402690:	cmp	w1, w0
  402694:	b.le	4026a8 <tigetstr@plt+0xf88>
  402698:	add	w0, w0, #0x1
  40269c:	cmp	w1, w0
  4026a0:	b.eq	4026cc <tigetstr@plt+0xfac>  // b.none
  4026a4:	ret
  4026a8:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4026ac:	mov	w0, #0x20                  	// #32
  4026b0:	ldr	x1, [x1, #648]
  4026b4:	b	401440 <putc@plt>
  4026b8:	adrp	x2, 416000 <memcpy@GLIBC_2.17>
  4026bc:	ldr	w3, [x2, #448]
  4026c0:	add	w3, w3, #0x1
  4026c4:	str	w3, [x2, #448]
  4026c8:	b	402678 <tigetstr@plt+0xf58>
  4026cc:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4026d0:	mov	w0, #0x2b                  	// #43
  4026d4:	ldr	x1, [x1, #648]
  4026d8:	b	401440 <putc@plt>
  4026dc:	nop
  4026e0:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4026e4:	add	x0, x0, #0x2a8
  4026e8:	ldr	w1, [x0, #8]
  4026ec:	cbz	w1, 402738 <tigetstr@plt+0x1018>
  4026f0:	sub	w1, w1, #0x1
  4026f4:	adrp	x2, 416000 <memcpy@GLIBC_2.17>
  4026f8:	add	x3, x2, #0x1c0
  4026fc:	str	w1, [x0, #8]
  402700:	ldr	w0, [x3, #4]
  402704:	cbz	w0, 402728 <tigetstr@plt+0x1008>
  402708:	ldr	w1, [x2, #448]
  40270c:	ldr	w0, [x3, #8]
  402710:	cmp	w1, w0
  402714:	b.le	402728 <tigetstr@plt+0x1008>
  402718:	add	w0, w0, #0x1
  40271c:	cmp	w1, w0
  402720:	b.eq	40274c <tigetstr@plt+0x102c>  // b.none
  402724:	ret
  402728:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  40272c:	mov	w0, #0x5d                  	// #93
  402730:	ldr	x1, [x1, #648]
  402734:	b	401440 <putc@plt>
  402738:	adrp	x2, 416000 <memcpy@GLIBC_2.17>
  40273c:	ldr	w3, [x2, #448]
  402740:	add	w3, w3, #0x1
  402744:	str	w3, [x2, #448]
  402748:	b	4026f8 <tigetstr@plt+0xfd8>
  40274c:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  402750:	mov	w0, #0x2b                  	// #43
  402754:	ldr	x1, [x1, #648]
  402758:	b	401440 <putc@plt>
  40275c:	nop
  402760:	stp	x29, x30, [sp, #-288]!
  402764:	mov	x29, sp
  402768:	stp	x21, x22, [sp, #32]
  40276c:	adrp	x21, 415000 <tigetstr@plt+0x138e0>
  402770:	add	x21, x21, #0xdd0
  402774:	stp	x19, x20, [sp, #16]
  402778:	mov	x20, x0
  40277c:	ldr	x0, [x21]
  402780:	str	x0, [sp, #280]
  402784:	mov	x0, #0x0                   	// #0
  402788:	mov	w22, w1
  40278c:	mov	x0, #0xc0                  	// #192
  402790:	stp	x23, x24, [sp, #48]
  402794:	mov	w23, w2
  402798:	stp	x25, x26, [sp, #64]
  40279c:	str	x27, [sp, #80]
  4027a0:	bl	4014b0 <malloc@plt>
  4027a4:	cbz	x0, 402880 <tigetstr@plt+0x1160>
  4027a8:	mov	x19, x0
  4027ac:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  4027b0:	mov	x1, x20
  4027b4:	mov	x2, #0x42                  	// #66
  4027b8:	bl	401680 <strncpy@plt>
  4027bc:	adrp	x25, 405000 <tigetstr@plt+0x38e0>
  4027c0:	ldr	x0, [x26, #680]
  4027c4:	adrp	x24, 404000 <tigetstr@plt+0x28e0>
  4027c8:	add	x25, x25, #0x210
  4027cc:	add	x24, x24, #0xd20
  4027d0:	add	x27, x19, #0x68
  4027d4:	mov	x20, #0x0                   	// #0
  4027d8:	strb	wzr, [x19, #65]
  4027dc:	str	xzr, [x19, #72]
  4027e0:	stp	wzr, w22, [x19, #80]
  4027e4:	str	w23, [x19, #92]
  4027e8:	str	xzr, [x19, #96]
  4027ec:	strb	wzr, [x19, #160]
  4027f0:	stp	xzr, xzr, [x19, #168]
  4027f4:	str	x0, [x19, #184]
  4027f8:	ldr	x4, [x25, x20]
  4027fc:	mov	w3, w22
  402800:	mov	x2, x24
  402804:	mov	x1, #0x32                  	// #50
  402808:	add	x0, sp, #0xe0
  40280c:	bl	401460 <snprintf@plt>
  402810:	add	x2, sp, #0x60
  402814:	add	x1, sp, #0xe0
  402818:	mov	w0, #0x0                   	// #0
  40281c:	bl	4016c0 <__xstat@plt>
  402820:	cbnz	w0, 40286c <tigetstr@plt+0x114c>
  402824:	ldr	x0, [sp, #104]
  402828:	str	x0, [x27, x20]
  40282c:	add	x20, x20, #0x8
  402830:	cmp	x20, #0x38
  402834:	b.ne	4027f8 <tigetstr@plt+0x10d8>  // b.any
  402838:	str	x19, [x26, #680]
  40283c:	ldr	x1, [sp, #280]
  402840:	ldr	x0, [x21]
  402844:	eor	x0, x1, x0
  402848:	cbnz	x0, 402894 <tigetstr@plt+0x1174>
  40284c:	mov	x0, x19
  402850:	ldp	x19, x20, [sp, #16]
  402854:	ldp	x21, x22, [sp, #32]
  402858:	ldp	x23, x24, [sp, #48]
  40285c:	ldp	x25, x26, [sp, #64]
  402860:	ldr	x27, [sp, #80]
  402864:	ldp	x29, x30, [sp], #288
  402868:	ret
  40286c:	str	xzr, [x27, x20]
  402870:	add	x20, x20, #0x8
  402874:	cmp	x20, #0x38
  402878:	b.ne	4027f8 <tigetstr@plt+0x10d8>  // b.any
  40287c:	b	402838 <tigetstr@plt+0x1118>
  402880:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402884:	add	x0, x0, #0xd10
  402888:	bl	401410 <perror@plt>
  40288c:	mov	w0, #0x1                   	// #1
  402890:	bl	4013f0 <exit@plt>
  402894:	bl	401550 <__stack_chk_fail@plt>
  402898:	stp	x29, x30, [sp, #-112]!
  40289c:	mov	x29, sp
  4028a0:	stp	x25, x26, [sp, #64]
  4028a4:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  4028a8:	stp	x19, x20, [sp, #16]
  4028ac:	mov	w20, w6
  4028b0:	ldr	x19, [x25, #680]
  4028b4:	stp	x21, x22, [sp, #32]
  4028b8:	mov	w22, w1
  4028bc:	and	w1, w7, #0xff
  4028c0:	stp	x23, x24, [sp, #48]
  4028c4:	mov	w21, w2
  4028c8:	stp	x27, x28, [sp, #80]
  4028cc:	mov	x23, x5
  4028d0:	mov	w27, w4
  4028d4:	stp	w3, w1, [sp, #104]
  4028d8:	cbnz	x19, 4028e8 <tigetstr@plt+0x11c8>
  4028dc:	b	402ab4 <tigetstr@plt+0x1394>
  4028e0:	ldr	x19, [x19, #184]
  4028e4:	cbz	x19, 402ab4 <tigetstr@plt+0x1394>
  4028e8:	ldr	w7, [x19, #84]
  4028ec:	cmp	w7, w22
  4028f0:	b.ne	4028e0 <tigetstr@plt+0x11c0>  // b.any
  4028f4:	mov	x1, x0
  4028f8:	mov	x2, #0x42                  	// #66
  4028fc:	mov	x0, x19
  402900:	bl	401680 <strncpy@plt>
  402904:	add	x0, x25, #0x2a8
  402908:	strb	wzr, [x19, #65]
  40290c:	str	w27, [x19, #92]
  402910:	ldr	w0, [x0, #40]
  402914:	cbnz	w0, 40295c <tigetstr@plt+0x123c>
  402918:	ldr	x0, [x19, #176]
  40291c:	cbz	x0, 40295c <tigetstr@plt+0x123c>
  402920:	ldr	x27, [x0, #168]
  402924:	cbz	x27, 40295c <tigetstr@plt+0x123c>
  402928:	ldr	x28, [x27, #8]
  40292c:	cbz	x28, 402954 <tigetstr@plt+0x1234>
  402930:	ldr	x24, [x27]
  402934:	ldr	x26, [x28]
  402938:	mov	x0, x24
  40293c:	mov	x1, x26
  402940:	bl	4015c0 <strcmp@plt>
  402944:	cmp	w0, #0x0
  402948:	b.le	402954 <tigetstr@plt+0x1234>
  40294c:	str	x26, [x27]
  402950:	str	x24, [x28]
  402954:	ldr	x27, [x27, #8]
  402958:	cbnz	x27, 402928 <tigetstr@plt+0x1208>
  40295c:	cbz	x23, 402a20 <tigetstr@plt+0x1300>
  402960:	cbz	w20, 402ac8 <tigetstr@plt+0x13a8>
  402964:	str	wzr, [x19, #80]
  402968:	cmp	w20, #0x1
  40296c:	b.le	402a20 <tigetstr@plt+0x1300>
  402970:	add	x0, x23, #0x1
  402974:	sub	w2, w20, #0x2
  402978:	add	x2, x2, x0
  40297c:	mov	x0, x23
  402980:	mov	w27, #0x0                   	// #0
  402984:	nop
  402988:	ldrb	w1, [x0]
  40298c:	cbnz	w1, 402998 <tigetstr@plt+0x1278>
  402990:	add	w27, w27, #0x1
  402994:	str	w27, [x19, #80]
  402998:	add	x0, x0, #0x1
  40299c:	cmp	x0, x2
  4029a0:	b.ne	402988 <tigetstr@plt+0x1268>  // b.any
  4029a4:	cbz	w27, 402a20 <tigetstr@plt+0x1300>
  4029a8:	sbfiz	x0, x27, #3, #32
  4029ac:	bl	4014b0 <malloc@plt>
  4029b0:	str	x0, [x19, #72]
  4029b4:	mov	x28, x0
  4029b8:	cbz	x0, 402b08 <tigetstr@plt+0x13e8>
  4029bc:	mov	x0, x23
  4029c0:	bl	4013e0 <strlen@plt>
  4029c4:	add	x0, x0, #0x1
  4029c8:	sub	w20, w20, w0
  4029cc:	add	x23, x23, x0
  4029d0:	sxtw	x20, w20
  4029d4:	mov	x0, x20
  4029d8:	bl	4014b0 <malloc@plt>
  4029dc:	str	x0, [x28]
  4029e0:	cbz	x0, 402b08 <tigetstr@plt+0x13e8>
  4029e4:	mov	x2, x20
  4029e8:	mov	x1, x23
  4029ec:	bl	4013d0 <memcpy@plt>
  4029f0:	mov	x20, x0
  4029f4:	cmp	w27, #0x1
  4029f8:	b.eq	402a20 <tigetstr@plt+0x1300>  // b.none
  4029fc:	mov	x23, #0x1                   	// #1
  402a00:	mov	x0, x20
  402a04:	bl	4013e0 <strlen@plt>
  402a08:	add	x0, x0, #0x1
  402a0c:	add	x20, x20, x0
  402a10:	str	x20, [x28, x23, lsl #3]
  402a14:	add	x23, x23, #0x1
  402a18:	cmp	w27, w23
  402a1c:	b.gt	402a00 <tigetstr@plt+0x12e0>
  402a20:	ldr	w0, [sp, #104]
  402a24:	cmp	w22, w21
  402a28:	str	w0, [x19, #88]
  402a2c:	csel	w21, w21, wzr, ne  // ne = any
  402a30:	ldr	w0, [sp, #108]
  402a34:	cbnz	w0, 402a78 <tigetstr@plt+0x1358>
  402a38:	ldr	x20, [x25, #680]
  402a3c:	cbnz	x20, 402a4c <tigetstr@plt+0x132c>
  402a40:	b	402aec <tigetstr@plt+0x13cc>
  402a44:	ldr	x20, [x20, #184]
  402a48:	cbz	x20, 402aec <tigetstr@plt+0x13cc>
  402a4c:	ldr	w0, [x20, #84]
  402a50:	cmp	w0, w21
  402a54:	b.ne	402a44 <tigetstr@plt+0x1324>  // b.any
  402a58:	cbnz	w22, 402a88 <tigetstr@plt+0x1368>
  402a5c:	ldp	x19, x20, [sp, #16]
  402a60:	ldp	x21, x22, [sp, #32]
  402a64:	ldp	x23, x24, [sp, #48]
  402a68:	ldp	x25, x26, [sp, #64]
  402a6c:	ldp	x27, x28, [sp, #80]
  402a70:	ldp	x29, x30, [sp], #112
  402a74:	ret
  402a78:	ldrb	w0, [x19, #160]
  402a7c:	orr	w0, w0, #0x2
  402a80:	strb	w0, [x19, #160]
  402a84:	b	402a38 <tigetstr@plt+0x1318>
  402a88:	mov	x1, x19
  402a8c:	mov	x0, x20
  402a90:	bl	402550 <tigetstr@plt+0xe30>
  402a94:	str	x20, [x19, #176]
  402a98:	ldp	x19, x20, [sp, #16]
  402a9c:	ldp	x21, x22, [sp, #32]
  402aa0:	ldp	x23, x24, [sp, #48]
  402aa4:	ldp	x25, x26, [sp, #64]
  402aa8:	ldp	x27, x28, [sp, #80]
  402aac:	ldp	x29, x30, [sp], #112
  402ab0:	ret
  402ab4:	mov	w2, w27
  402ab8:	mov	w1, w22
  402abc:	bl	402760 <tigetstr@plt+0x1040>
  402ac0:	mov	x19, x0
  402ac4:	b	40295c <tigetstr@plt+0x123c>
  402ac8:	mov	w0, #0xffffffff            	// #-1
  402acc:	str	w0, [x19, #80]
  402ad0:	ldr	w0, [sp, #104]
  402ad4:	cmp	w22, w21
  402ad8:	str	w0, [x19, #88]
  402adc:	csel	w21, w21, wzr, ne  // ne = any
  402ae0:	ldr	w0, [sp, #108]
  402ae4:	cbz	w0, 402a38 <tigetstr@plt+0x1318>
  402ae8:	b	402a78 <tigetstr@plt+0x1358>
  402aec:	mov	w1, w21
  402af0:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402af4:	mov	w2, #0x0                   	// #0
  402af8:	add	x0, x0, #0xd30
  402afc:	bl	402760 <tigetstr@plt+0x1040>
  402b00:	mov	x20, x0
  402b04:	b	402a58 <tigetstr@plt+0x1338>
  402b08:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402b0c:	add	x0, x0, #0xd10
  402b10:	bl	401410 <perror@plt>
  402b14:	mov	w0, #0x1                   	// #1
  402b18:	bl	4013f0 <exit@plt>
  402b1c:	nop
  402b20:	mov	x12, #0x4170                	// #16752
  402b24:	sub	sp, sp, x12
  402b28:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402b2c:	add	x0, x0, #0x1c0
  402b30:	adrp	x1, 415000 <tigetstr@plt+0x138e0>
  402b34:	add	x1, x1, #0xdd0
  402b38:	stp	x29, x30, [sp]
  402b3c:	mov	x29, sp
  402b40:	ldr	x2, [x1]
  402b44:	str	x2, [sp, #16744]
  402b48:	mov	x2, #0x0                   	// #0
  402b4c:	str	x1, [sp, #104]
  402b50:	mov	x1, #0x2001                	// #8193
  402b54:	str	x1, [sp, #96]
  402b58:	ldr	w1, [x0, #4]
  402b5c:	stp	x19, x20, [sp, #16]
  402b60:	stp	x21, x22, [sp, #32]
  402b64:	stp	x23, x24, [sp, #48]
  402b68:	stp	x25, x26, [sp, #64]
  402b6c:	stp	x27, x28, [sp, #80]
  402b70:	cbz	w1, 402b84 <tigetstr@plt+0x1464>
  402b74:	ldr	w0, [x0, #8]
  402b78:	add	w0, w0, #0x1
  402b7c:	sxtw	x0, w0
  402b80:	str	x0, [sp, #96]
  402b84:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402b88:	add	x28, x0, #0x2a8
  402b8c:	ldr	w0, [x28, #44]
  402b90:	cbz	w0, 402de4 <tigetstr@plt+0x16c4>
  402b94:	ldr	x0, [sp, #96]
  402b98:	bl	4014b0 <malloc@plt>
  402b9c:	str	x0, [sp, #112]
  402ba0:	cbz	x0, 40319c <tigetstr@plt+0x1a7c>
  402ba4:	adrp	x26, 404000 <tigetstr@plt+0x28e0>
  402ba8:	add	x26, x26, #0xd38
  402bac:	mov	x0, x26
  402bb0:	mov	w24, #0x1                   	// #1
  402bb4:	bl	401450 <opendir@plt>
  402bb8:	mov	x22, x0
  402bbc:	cbz	x0, 403158 <tigetstr@plt+0x1a38>
  402bc0:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402bc4:	add	x0, x0, #0xd80
  402bc8:	str	x0, [sp, #120]
  402bcc:	nop
  402bd0:	mov	x0, x22
  402bd4:	bl	401510 <readdir@plt>
  402bd8:	cbz	x0, 402d10 <tigetstr@plt+0x15f0>
  402bdc:	add	x20, x0, #0x13
  402be0:	add	x1, sp, #0xd0
  402be4:	mov	x0, x20
  402be8:	mov	w2, #0xa                   	// #10
  402bec:	bl	4015f0 <strtol@plt>
  402bf0:	mov	x19, x0
  402bf4:	ldr	x1, [sp, #208]
  402bf8:	cmp	x20, x1
  402bfc:	b.eq	402bd0 <tigetstr@plt+0x14b0>  // b.none
  402c00:	ldrb	w0, [x1]
  402c04:	cbnz	w0, 402bd0 <tigetstr@plt+0x14b0>
  402c08:	mov	x0, x20
  402c0c:	bl	4013e0 <strlen@plt>
  402c10:	add	x0, x0, #0xf
  402c14:	bl	4014b0 <malloc@plt>
  402c18:	mov	x20, x0
  402c1c:	cbz	x0, 403140 <tigetstr@plt+0x1a20>
  402c20:	mov	w3, w19
  402c24:	mov	x2, x26
  402c28:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402c2c:	adrp	x23, 404000 <tigetstr@plt+0x28e0>
  402c30:	add	x1, x1, #0xd40
  402c34:	add	x23, x23, #0xd50
  402c38:	bl	401430 <sprintf@plt>
  402c3c:	mov	w25, w19
  402c40:	mov	x0, x20
  402c44:	mov	x1, x23
  402c48:	bl	4014a0 <fopen@plt>
  402c4c:	mov	x21, x0
  402c50:	cbz	x0, 402cfc <tigetstr@plt+0x15dc>
  402c54:	mov	w3, w19
  402c58:	mov	x2, x26
  402c5c:	mov	x0, x20
  402c60:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402c64:	add	x1, x1, #0xd58
  402c68:	bl	401430 <sprintf@plt>
  402c6c:	add	x2, sp, #0xd8
  402c70:	mov	x1, x20
  402c74:	mov	w0, #0x0                   	// #0
  402c78:	bl	4016c0 <__xstat@plt>
  402c7c:	tbnz	w0, #31, 403148 <tigetstr@plt+0x1a28>
  402c80:	mov	x3, x21
  402c84:	mov	x2, #0x2000                	// #8192
  402c88:	mov	x1, #0x1                   	// #1
  402c8c:	add	x0, sp, #0x158
  402c90:	bl	401600 <fread@plt>
  402c94:	mov	x27, x0
  402c98:	mov	x0, x21
  402c9c:	bl	401710 <ferror@plt>
  402ca0:	mov	w24, w0
  402ca4:	cbnz	w0, 402cf0 <tigetstr@plt+0x15d0>
  402ca8:	add	x0, sp, #0x158
  402cac:	mov	w1, #0x28                  	// #40
  402cb0:	strb	wzr, [x0, w27, sxtw]
  402cb4:	bl	401620 <strchr@plt>
  402cb8:	mov	x27, x0
  402cbc:	cbz	x0, 402cf0 <tigetstr@plt+0x15d0>
  402cc0:	mov	w1, #0x29                  	// #41
  402cc4:	bl	401570 <strrchr@plt>
  402cc8:	cbz	x0, 402cf0 <tigetstr@plt+0x15d0>
  402ccc:	strb	wzr, [x0], #2
  402cd0:	add	x3, sp, #0xcc
  402cd4:	add	x2, sp, #0xc8
  402cd8:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402cdc:	add	x1, x1, #0xd60
  402ce0:	bl	401670 <__isoc99_sscanf@plt>
  402ce4:	cmp	w0, #0x2
  402ce8:	b.eq	402dec <tigetstr@plt+0x16cc>  // b.none
  402cec:	nop
  402cf0:	mov	w24, #0x0                   	// #0
  402cf4:	mov	x0, x21
  402cf8:	bl	401470 <fclose@plt>
  402cfc:	mov	x0, x20
  402d00:	bl	401610 <free@plt>
  402d04:	mov	x0, x22
  402d08:	bl	401510 <readdir@plt>
  402d0c:	cbnz	x0, 402bdc <tigetstr@plt+0x14bc>
  402d10:	mov	x0, x22
  402d14:	bl	401540 <closedir@plt>
  402d18:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402d1c:	ldr	x19, [x0, #680]
  402d20:	cbz	x19, 402dbc <tigetstr@plt+0x169c>
  402d24:	mov	x20, x19
  402d28:	b	402d34 <tigetstr@plt+0x1614>
  402d2c:	ldr	x20, [x20, #184]
  402d30:	cbz	x20, 402dbc <tigetstr@plt+0x169c>
  402d34:	ldr	w0, [x20, #84]
  402d38:	cmp	w0, #0x1
  402d3c:	b.ne	402d2c <tigetstr@plt+0x160c>  // b.any
  402d40:	b	402d5c <tigetstr@plt+0x163c>
  402d44:	mov	x1, x19
  402d48:	mov	x0, x20
  402d4c:	bl	402550 <tigetstr@plt+0xe30>
  402d50:	str	x20, [x19, #176]
  402d54:	ldr	x19, [x19, #184]
  402d58:	cbz	x19, 402d78 <tigetstr@plt+0x1658>
  402d5c:	ldr	w1, [x19, #84]
  402d60:	cmp	w1, #0x1
  402d64:	b.ls	402d54 <tigetstr@plt+0x1634>  // b.plast
  402d68:	ldr	x1, [x19, #176]
  402d6c:	cbz	x1, 402d44 <tigetstr@plt+0x1624>
  402d70:	ldr	x19, [x19, #184]
  402d74:	cbnz	x19, 402d5c <tigetstr@plt+0x163c>
  402d78:	ldr	w0, [x28, #44]
  402d7c:	cbnz	w0, 402e28 <tigetstr@plt+0x1708>
  402d80:	cbnz	w24, 403168 <tigetstr@plt+0x1a48>
  402d84:	ldr	x0, [sp, #104]
  402d88:	ldr	x1, [sp, #16744]
  402d8c:	ldr	x0, [x0]
  402d90:	eor	x0, x1, x0
  402d94:	cbnz	x0, 4031b0 <tigetstr@plt+0x1a90>
  402d98:	mov	x12, #0x4170                	// #16752
  402d9c:	ldp	x29, x30, [sp]
  402da0:	ldp	x19, x20, [sp, #16]
  402da4:	ldp	x21, x22, [sp, #32]
  402da8:	ldp	x23, x24, [sp, #48]
  402dac:	ldp	x25, x26, [sp, #64]
  402db0:	ldp	x27, x28, [sp, #80]
  402db4:	add	sp, sp, x12
  402db8:	ret
  402dbc:	mov	w1, #0x1                   	// #1
  402dc0:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402dc4:	mov	w2, #0x0                   	// #0
  402dc8:	add	x0, x0, #0xd30
  402dcc:	bl	402760 <tigetstr@plt+0x1040>
  402dd0:	mov	x20, x0
  402dd4:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  402dd8:	ldr	x19, [x1, #680]
  402ddc:	cbnz	x19, 402d5c <tigetstr@plt+0x163c>
  402de0:	b	402d78 <tigetstr@plt+0x1658>
  402de4:	str	xzr, [sp, #112]
  402de8:	b	402ba4 <tigetstr@plt+0x1484>
  402dec:	ldr	w0, [x28, #48]
  402df0:	add	x1, x27, #0x1
  402df4:	str	x1, [sp, #128]
  402df8:	cbz	w0, 402ec4 <tigetstr@plt+0x17a4>
  402dfc:	ldr	w0, [x28, #44]
  402e00:	cbnz	w0, 402e34 <tigetstr@plt+0x1714>
  402e04:	ldp	w2, w3, [sp, #200]
  402e08:	mov	w1, w19
  402e0c:	ldr	w4, [sp, #240]
  402e10:	mov	w7, #0x0                   	// #0
  402e14:	ldr	x0, [sp, #128]
  402e18:	mov	w6, #0x0                   	// #0
  402e1c:	mov	x5, #0x0                   	// #0
  402e20:	bl	402898 <tigetstr@plt+0x1178>
  402e24:	b	402cf0 <tigetstr@plt+0x15d0>
  402e28:	ldr	x0, [sp, #112]
  402e2c:	bl	401610 <free@plt>
  402e30:	b	402d80 <tigetstr@plt+0x1660>
  402e34:	mov	w3, w19
  402e38:	mov	x2, x26
  402e3c:	mov	x0, x20
  402e40:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402e44:	add	x1, x1, #0xdb8
  402e48:	bl	401430 <sprintf@plt>
  402e4c:	mov	x0, x20
  402e50:	mov	w1, #0x0                   	// #0
  402e54:	bl	4014c0 <open@plt>
  402e58:	mov	w25, w0
  402e5c:	tbnz	w0, #31, 402cf4 <tigetstr@plt+0x15d4>
  402e60:	ldr	x2, [sp, #96]
  402e64:	ldr	x1, [sp, #112]
  402e68:	bl	401630 <read@plt>
  402e6c:	mov	x23, x0
  402e70:	mov	w27, w0
  402e74:	mov	w0, w25
  402e78:	tbnz	w23, #31, 403128 <tigetstr@plt+0x1a08>
  402e7c:	bl	401560 <close@plt>
  402e80:	ldr	w0, [sp, #96]
  402e84:	cmp	w23, w0
  402e88:	b.lt	402e90 <tigetstr@plt+0x1770>  // b.tstop
  402e8c:	sub	w27, w23, #0x1
  402e90:	cbz	w27, 402ea0 <tigetstr@plt+0x1780>
  402e94:	ldr	x0, [sp, #112]
  402e98:	strb	wzr, [x0, w27, sxtw]
  402e9c:	add	w27, w27, #0x1
  402ea0:	ldp	w2, w3, [sp, #200]
  402ea4:	mov	w6, w27
  402ea8:	ldr	w4, [sp, #240]
  402eac:	mov	w1, w19
  402eb0:	ldr	x5, [sp, #112]
  402eb4:	mov	w7, #0x0                   	// #0
  402eb8:	ldr	x0, [sp, #128]
  402ebc:	bl	402898 <tigetstr@plt+0x1178>
  402ec0:	b	402cf0 <tigetstr@plt+0x15d0>
  402ec4:	mov	x0, x20
  402ec8:	bl	4013e0 <strlen@plt>
  402ecc:	add	x0, x0, #0xa
  402ed0:	bl	4014b0 <malloc@plt>
  402ed4:	str	x0, [sp, #136]
  402ed8:	mov	x27, x0
  402edc:	cbz	x0, 403140 <tigetstr@plt+0x1a20>
  402ee0:	mov	x2, x20
  402ee4:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402ee8:	add	x1, x1, #0xd70
  402eec:	bl	401430 <sprintf@plt>
  402ef0:	mov	x0, x27
  402ef4:	bl	401450 <opendir@plt>
  402ef8:	mov	x27, x0
  402efc:	cbnz	x0, 402f0c <tigetstr@plt+0x17ec>
  402f00:	ldr	x0, [sp, #136]
  402f04:	bl	401610 <free@plt>
  402f08:	b	402dfc <tigetstr@plt+0x16dc>
  402f0c:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402f10:	add	x0, x0, #0xd78
  402f14:	stp	x0, x19, [sp, #152]
  402f18:	str	x20, [sp, #168]
  402f1c:	nop
  402f20:	mov	x0, x27
  402f24:	bl	401510 <readdir@plt>
  402f28:	cbz	x0, 4030e4 <tigetstr@plt+0x19c4>
  402f2c:	add	x0, x0, #0x13
  402f30:	mov	w2, #0xa                   	// #10
  402f34:	mov	x1, #0x0                   	// #0
  402f38:	bl	4015f0 <strtol@plt>
  402f3c:	cmp	w0, #0x0
  402f40:	mov	x6, x0
  402f44:	mov	w20, w0
  402f48:	ccmp	w25, w0, #0x4, ne  // ne = any
  402f4c:	b.eq	402f20 <tigetstr@plt+0x1800>  // b.none
  402f50:	mov	x0, #0x43                  	// #67
  402f54:	str	x6, [sp, #144]
  402f58:	bl	4014b0 <malloc@plt>
  402f5c:	mov	x19, x0
  402f60:	cbz	x0, 403140 <tigetstr@plt+0x1a20>
  402f64:	ldr	w1, [x28, #52]
  402f68:	ldr	x6, [sp, #144]
  402f6c:	cbz	w1, 403114 <tigetstr@plt+0x19f4>
  402f70:	ldr	x2, [sp, #120]
  402f74:	mov	x1, #0x0                   	// #0
  402f78:	mov	w5, w6
  402f7c:	mov	w4, w25
  402f80:	mov	x3, x26
  402f84:	mov	x0, #0x0                   	// #0
  402f88:	str	x6, [sp, #184]
  402f8c:	bl	401460 <snprintf@plt>
  402f90:	sxtw	x1, w0
  402f94:	add	x1, x1, #0x1
  402f98:	str	x1, [sp, #176]
  402f9c:	mov	x0, x1
  402fa0:	bl	4014b0 <malloc@plt>
  402fa4:	str	x0, [sp, #144]
  402fa8:	cbz	x0, 403140 <tigetstr@plt+0x1a20>
  402fac:	ldp	x1, x6, [sp, #176]
  402fb0:	mov	w4, w25
  402fb4:	ldr	x2, [sp, #120]
  402fb8:	mov	x3, x26
  402fbc:	mov	w5, w6
  402fc0:	bl	401460 <snprintf@plt>
  402fc4:	ldr	x1, [sp, #176]
  402fc8:	cmp	x1, w0, sxtw
  402fcc:	b.ls	403060 <tigetstr@plt+0x1940>  // b.plast
  402fd0:	ldr	x0, [sp, #144]
  402fd4:	mov	x1, x23
  402fd8:	bl	4014a0 <fopen@plt>
  402fdc:	mov	x4, x0
  402fe0:	cbz	x0, 403078 <tigetstr@plt+0x1958>
  402fe4:	mov	x3, #0x2160                	// #8544
  402fe8:	mov	x2, x0
  402fec:	mov	w1, #0x2000                	// #8192
  402ff0:	add	x0, sp, x3
  402ff4:	str	x4, [sp, #176]
  402ff8:	bl	4016e0 <fgets@plt>
  402ffc:	ldr	x4, [sp, #176]
  403000:	cbz	x0, 403070 <tigetstr@plt+0x1950>
  403004:	mov	w1, #0x28                  	// #40
  403008:	mov	x0, #0x2160                	// #8544
  40300c:	add	x0, sp, x0
  403010:	bl	401620 <strchr@plt>
  403014:	str	x0, [sp, #184]
  403018:	ldr	x4, [sp, #176]
  40301c:	cbz	x0, 403070 <tigetstr@plt+0x1950>
  403020:	mov	w1, #0x29                  	// #41
  403024:	bl	401570 <strrchr@plt>
  403028:	ldp	x4, x3, [sp, #176]
  40302c:	cbz	x0, 403070 <tigetstr@plt+0x1950>
  403030:	ldr	x1, [sp, #152]
  403034:	strb	wzr, [x0]
  403038:	add	x3, x3, #0x1
  40303c:	mov	w2, #0x40                  	// #64
  403040:	mov	x0, x19
  403044:	bl	401430 <sprintf@plt>
  403048:	ldr	x4, [sp, #176]
  40304c:	mov	x0, x4
  403050:	bl	401470 <fclose@plt>
  403054:	ldr	x0, [sp, #144]
  403058:	bl	401610 <free@plt>
  40305c:	b	403094 <tigetstr@plt+0x1974>
  403060:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  403064:	add	x0, x0, #0xd98
  403068:	bl	401410 <perror@plt>
  40306c:	b	402fd0 <tigetstr@plt+0x18b0>
  403070:	mov	x0, x4
  403074:	bl	401470 <fclose@plt>
  403078:	ldr	x0, [sp, #144]
  40307c:	bl	401610 <free@plt>
  403080:	ldr	x3, [sp, #128]
  403084:	mov	x0, x19
  403088:	ldr	x1, [sp, #152]
  40308c:	mov	w2, #0x40                  	// #64
  403090:	bl	401430 <sprintf@plt>
  403094:	ldr	w0, [x28, #44]
  403098:	ldr	w3, [sp, #204]
  40309c:	ldr	w4, [sp, #240]
  4030a0:	cbz	w0, 4030f4 <tigetstr@plt+0x19d4>
  4030a4:	mov	x0, x19
  4030a8:	str	w4, [sp, #144]
  4030ac:	str	w3, [sp, #176]
  4030b0:	bl	4013e0 <strlen@plt>
  4030b4:	ldr	w4, [sp, #144]
  4030b8:	add	w6, w0, #0x1
  4030bc:	ldr	w3, [sp, #176]
  4030c0:	mov	w1, w20
  4030c4:	mov	x5, x19
  4030c8:	mov	w2, w25
  4030cc:	mov	x0, x19
  4030d0:	mov	w7, #0x1                   	// #1
  4030d4:	bl	402898 <tigetstr@plt+0x1178>
  4030d8:	mov	x0, x19
  4030dc:	bl	401610 <free@plt>
  4030e0:	b	402f20 <tigetstr@plt+0x1800>
  4030e4:	mov	x0, x27
  4030e8:	ldp	x19, x20, [sp, #160]
  4030ec:	bl	401540 <closedir@plt>
  4030f0:	b	402f00 <tigetstr@plt+0x17e0>
  4030f4:	mov	w1, w20
  4030f8:	mov	w2, w25
  4030fc:	mov	x0, x19
  403100:	mov	w7, #0x1                   	// #1
  403104:	mov	w6, #0x0                   	// #0
  403108:	mov	x5, #0x0                   	// #0
  40310c:	bl	402898 <tigetstr@plt+0x1178>
  403110:	b	4030d8 <tigetstr@plt+0x19b8>
  403114:	ldr	x3, [sp, #128]
  403118:	mov	w2, #0x40                  	// #64
  40311c:	ldr	x1, [sp, #152]
  403120:	bl	401430 <sprintf@plt>
  403124:	b	403094 <tigetstr@plt+0x1974>
  403128:	bl	401560 <close@plt>
  40312c:	mov	x0, x21
  403130:	bl	401470 <fclose@plt>
  403134:	mov	x0, x20
  403138:	bl	401610 <free@plt>
  40313c:	b	402bd0 <tigetstr@plt+0x14b0>
  403140:	mov	w0, #0x2                   	// #2
  403144:	bl	4013f0 <exit@plt>
  403148:	mov	x0, x20
  40314c:	bl	401410 <perror@plt>
  403150:	mov	w0, #0x1                   	// #1
  403154:	bl	4013f0 <exit@plt>
  403158:	mov	x0, x26
  40315c:	bl	401410 <perror@plt>
  403160:	mov	w0, w24
  403164:	bl	4013f0 <exit@plt>
  403168:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40316c:	mov	w2, #0x5                   	// #5
  403170:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403174:	add	x1, x1, #0xdc8
  403178:	ldr	x19, [x0, #624]
  40317c:	mov	x0, #0x0                   	// #0
  403180:	bl	401660 <dcgettext@plt>
  403184:	mov	x1, x0
  403188:	mov	x2, x26
  40318c:	mov	x0, x19
  403190:	bl	4016d0 <fprintf@plt>
  403194:	mov	w0, #0x1                   	// #1
  403198:	bl	4013f0 <exit@plt>
  40319c:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  4031a0:	add	x0, x0, #0xd10
  4031a4:	bl	401410 <perror@plt>
  4031a8:	mov	w0, #0x1                   	// #1
  4031ac:	bl	4013f0 <exit@plt>
  4031b0:	bl	401550 <__stack_chk_fail@plt>
  4031b4:	nop
  4031b8:	stp	x29, x30, [sp, #-112]!
  4031bc:	mov	x29, sp
  4031c0:	stp	x21, x22, [sp, #32]
  4031c4:	mov	x21, x0
  4031c8:	stp	x23, x24, [sp, #48]
  4031cc:	adrp	x23, 415000 <tigetstr@plt+0x138e0>
  4031d0:	add	x23, x23, #0xdd0
  4031d4:	ldr	x0, [x23]
  4031d8:	str	x0, [sp, #104]
  4031dc:	mov	x0, #0x0                   	// #0
  4031e0:	ldrb	w0, [x21]
  4031e4:	cbz	w0, 40336c <tigetstr@plt+0x1c4c>
  4031e8:	adrp	x24, 404000 <tigetstr@plt+0x28e0>
  4031ec:	mov	w22, #0x0                   	// #0
  4031f0:	add	x24, x24, #0xdf0
  4031f4:	stp	x19, x20, [sp, #16]
  4031f8:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  4031fc:	add	x20, x20, #0x2a8
  403200:	stp	x25, x26, [sp, #64]
  403204:	str	x27, [sp, #80]
  403208:	b	40321c <tigetstr@plt+0x1afc>
  40320c:	add	w22, w22, #0x1
  403210:	bl	4022f0 <tigetstr@plt+0xbd0>
  403214:	ldrb	w0, [x21, #1]!
  403218:	cbz	w0, 4032dc <tigetstr@plt+0x1bbc>
  40321c:	cmp	w0, #0x5c
  403220:	b.eq	40333c <tigetstr@plt+0x1c1c>  // b.none
  403224:	sub	w1, w0, #0x20
  403228:	and	w1, w1, #0xff
  40322c:	cmp	w1, #0x5e
  403230:	b.ls	40320c <tigetstr@plt+0x1aec>  // b.plast
  403234:	mov	w2, w0
  403238:	mov	x1, x24
  40323c:	add	x0, sp, #0x60
  403240:	bl	401430 <sprintf@plt>
  403244:	ldrb	w0, [sp, #96]
  403248:	cbz	w0, 4032d0 <tigetstr@plt+0x1bb0>
  40324c:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  403250:	add	x27, sp, #0x60
  403254:	add	x19, x19, #0x1c0
  403258:	mov	w26, #0x3                   	// #3
  40325c:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  403260:	b	403298 <tigetstr@plt+0x1b78>
  403264:	ldr	w2, [x19, #4]
  403268:	sub	w1, w1, #0x1
  40326c:	str	w1, [x20, #8]
  403270:	cbz	w2, 4032c0 <tigetstr@plt+0x1ba0>
  403274:	ldr	w2, [x19]
  403278:	ldr	w1, [x19, #8]
  40327c:	cmp	w2, w1
  403280:	b.le	4032c0 <tigetstr@plt+0x1ba0>
  403284:	add	w1, w1, #0x1
  403288:	cmp	w2, w1
  40328c:	b.eq	40335c <tigetstr@plt+0x1c3c>  // b.none
  403290:	ldrb	w0, [x27]
  403294:	cbz	w0, 4032d0 <tigetstr@plt+0x1bb0>
  403298:	ldr	w1, [x20, #8]
  40329c:	add	x27, x27, #0x1
  4032a0:	cbnz	w1, 403264 <tigetstr@plt+0x1b44>
  4032a4:	tbnz	w0, #7, 40330c <tigetstr@plt+0x1bec>
  4032a8:	ldr	w2, [x19]
  4032ac:	str	w1, [x20, #8]
  4032b0:	add	w2, w2, #0x1
  4032b4:	str	w2, [x19]
  4032b8:	ldr	w2, [x19, #4]
  4032bc:	cbnz	w2, 403274 <tigetstr@plt+0x1b54>
  4032c0:	ldr	x1, [x25, #648]
  4032c4:	bl	401440 <putc@plt>
  4032c8:	ldrb	w0, [x27]
  4032cc:	cbnz	w0, 403298 <tigetstr@plt+0x1b78>
  4032d0:	ldrb	w0, [x21, #1]!
  4032d4:	add	w22, w22, #0x4
  4032d8:	cbnz	w0, 40321c <tigetstr@plt+0x1afc>
  4032dc:	ldp	x19, x20, [sp, #16]
  4032e0:	ldp	x25, x26, [sp, #64]
  4032e4:	ldr	x27, [sp, #80]
  4032e8:	ldr	x1, [sp, #104]
  4032ec:	ldr	x0, [x23]
  4032f0:	eor	x0, x1, x0
  4032f4:	cbnz	x0, 403374 <tigetstr@plt+0x1c54>
  4032f8:	mov	w0, w22
  4032fc:	ldp	x21, x22, [sp, #32]
  403300:	ldp	x23, x24, [sp, #48]
  403304:	ldp	x29, x30, [sp], #112
  403308:	ret
  40330c:	and	w2, w0, #0xe0
  403310:	mov	w1, #0x1                   	// #1
  403314:	cmp	w2, #0xc0
  403318:	b.eq	4032a8 <tigetstr@plt+0x1b88>  // b.none
  40331c:	and	w2, w0, #0xf0
  403320:	mov	w1, #0x2                   	// #2
  403324:	cmp	w2, #0xe0
  403328:	b.eq	4032a8 <tigetstr@plt+0x1b88>  // b.none
  40332c:	and	w1, w0, #0xf8
  403330:	cmp	w1, #0xf0
  403334:	csel	w1, wzr, w26, ne  // ne = any
  403338:	b	4032a8 <tigetstr@plt+0x1b88>
  40333c:	adrp	x19, 404000 <tigetstr@plt+0x28e0>
  403340:	add	x19, x19, #0xde8
  403344:	nop
  403348:	bl	4022f0 <tigetstr@plt+0xbd0>
  40334c:	ldrb	w0, [x19, #1]!
  403350:	cbnz	w0, 403348 <tigetstr@plt+0x1c28>
  403354:	add	w22, w22, #0x2
  403358:	b	403214 <tigetstr@plt+0x1af4>
  40335c:	ldr	x1, [x25, #648]
  403360:	mov	w0, #0x2b                  	// #43
  403364:	bl	401440 <putc@plt>
  403368:	b	403290 <tigetstr@plt+0x1b70>
  40336c:	mov	w22, #0x0                   	// #0
  403370:	b	4032e8 <tigetstr@plt+0x1bc8>
  403374:	stp	x19, x20, [sp, #16]
  403378:	stp	x25, x26, [sp, #64]
  40337c:	str	x27, [sp, #80]
  403380:	bl	401550 <__stack_chk_fail@plt>
  403384:	nop
  403388:	stp	x29, x30, [sp, #-80]!
  40338c:	mov	x29, sp
  403390:	stp	x25, x26, [sp, #64]
  403394:	cbz	w0, 4034a8 <tigetstr@plt+0x1d88>
  403398:	mov	w26, w0
  40339c:	mov	w1, #0x1                   	// #1
  4033a0:	mov	w25, #0x0                   	// #0
  4033a4:	stp	x19, x20, [sp, #16]
  4033a8:	stp	x21, x22, [sp, #32]
  4033ac:	stp	x23, x24, [sp, #48]
  4033b0:	mov	w19, w1
  4033b4:	add	w1, w1, w1, lsl #2
  4033b8:	add	w25, w25, #0x1
  4033bc:	lsl	w1, w1, #1
  4033c0:	sdiv	w0, w26, w1
  4033c4:	cbnz	w0, 4033b0 <tigetstr@plt+0x1c90>
  4033c8:	mov	w22, #0x6667                	// #26215
  4033cc:	mov	w20, #0xcccd                	// #52429
  4033d0:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  4033d4:	adrp	x23, 416000 <memcpy@GLIBC_2.17>
  4033d8:	add	x24, x24, #0x2a8
  4033dc:	add	x23, x23, #0x1c0
  4033e0:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  4033e4:	movk	w22, #0x6666, lsl #16
  4033e8:	movk	w20, #0xcccc, lsl #16
  4033ec:	b	403428 <tigetstr@plt+0x1d08>
  4033f0:	ldr	w0, [x23, #4]
  4033f4:	sub	w1, w1, #0x1
  4033f8:	str	w1, [x24, #8]
  4033fc:	cbz	w0, 403448 <tigetstr@plt+0x1d28>
  403400:	ldr	w1, [x23, #8]
  403404:	ldr	w0, [x23]
  403408:	add	w2, w1, #0x1
  40340c:	cmp	w0, w1
  403410:	b.le	403448 <tigetstr@plt+0x1d28>
  403414:	cmp	w0, w2
  403418:	b.eq	403498 <tigetstr@plt+0x1d78>  // b.none
  40341c:	umull	x19, w19, w20
  403420:	lsr	x19, x19, #35
  403424:	cbz	w19, 40347c <tigetstr@plt+0x1d5c>
  403428:	ldr	w1, [x24, #8]
  40342c:	cbnz	w1, 4033f0 <tigetstr@plt+0x1cd0>
  403430:	ldr	w0, [x23]
  403434:	str	w1, [x24, #8]
  403438:	add	w0, w0, #0x1
  40343c:	str	w0, [x23]
  403440:	ldr	w0, [x23, #4]
  403444:	cbnz	w0, 403400 <tigetstr@plt+0x1ce0>
  403448:	sdiv	w0, w26, w19
  40344c:	umull	x19, w19, w20
  403450:	ldr	x1, [x21, #648]
  403454:	lsr	x19, x19, #35
  403458:	smull	x2, w0, w22
  40345c:	asr	x2, x2, #34
  403460:	sub	w2, w2, w0, asr #31
  403464:	add	w2, w2, w2, lsl #2
  403468:	sub	w0, w0, w2, lsl #1
  40346c:	add	w0, w0, #0x30
  403470:	and	w0, w0, #0xff
  403474:	bl	401440 <putc@plt>
  403478:	cbnz	w19, 403428 <tigetstr@plt+0x1d08>
  40347c:	mov	w0, w25
  403480:	ldp	x19, x20, [sp, #16]
  403484:	ldp	x21, x22, [sp, #32]
  403488:	ldp	x23, x24, [sp, #48]
  40348c:	ldp	x25, x26, [sp, #64]
  403490:	ldp	x29, x30, [sp], #80
  403494:	ret
  403498:	ldr	x1, [x21, #648]
  40349c:	mov	w0, #0x2b                  	// #43
  4034a0:	bl	401440 <putc@plt>
  4034a4:	b	40341c <tigetstr@plt+0x1cfc>
  4034a8:	mov	w25, #0x1                   	// #1
  4034ac:	mov	w0, w25
  4034b0:	ldp	x25, x26, [sp, #64]
  4034b4:	ldp	x29, x30, [sp], #80
  4034b8:	ret
  4034bc:	nop
  4034c0:	stp	x29, x30, [sp, #-144]!
  4034c4:	mov	x29, sp
  4034c8:	stp	x21, x22, [sp, #32]
  4034cc:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  4034d0:	mov	w22, w3
  4034d4:	add	x21, x21, #0x2a8
  4034d8:	stp	x23, x24, [sp, #48]
  4034dc:	mov	w23, w1
  4034e0:	stp	x25, x26, [sp, #64]
  4034e4:	mov	w25, w4
  4034e8:	mov	w26, w6
  4034ec:	stp	x19, x20, [sp, #16]
  4034f0:	mov	x19, x0
  4034f4:	adrp	x0, 405000 <tigetstr@plt+0x38e0>
  4034f8:	add	x0, x0, #0x210
  4034fc:	str	w2, [sp, #108]
  403500:	str	w5, [sp, #116]
  403504:	str	x0, [sp, #120]
  403508:	cmn	w26, #0x1
  40350c:	b.eq	403d74 <tigetstr@plt+0x2654>  // b.none
  403510:	cbz	x19, 403880 <tigetstr@plt+0x2160>
  403514:	stp	x27, x28, [sp, #80]
  403518:	cbz	w22, 403898 <tigetstr@plt+0x2178>
  40351c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403520:	add	x20, x0, #0x1c0
  403524:	str	wzr, [sp, #112]
  403528:	str	x0, [sp, #128]
  40352c:	ldr	w0, [sp, #108]
  403530:	cmp	w0, #0x1
  403534:	b.gt	403934 <tigetstr@plt+0x2214>
  403538:	ldrb	w0, [x19, #160]
  40353c:	tbnz	w0, #0, 403964 <tigetstr@plt+0x2244>
  403540:	ldr	w24, [x21, #44]
  403544:	cbz	w24, 403990 <tigetstr@plt+0x2270>
  403548:	ldr	w0, [x19, #80]
  40354c:	tbnz	w0, #31, 403cc0 <tigetstr@plt+0x25a0>
  403550:	mov	x0, x19
  403554:	bl	4031b8 <tigetstr@plt+0x1a98>
  403558:	ldr	w1, [x21, #64]
  40355c:	str	w0, [sp, #108]
  403560:	ldr	w0, [x20]
  403564:	str	w0, [sp, #136]
  403568:	cbz	w1, 403c44 <tigetstr@plt+0x2524>
  40356c:	mov	w0, #0x2c                  	// #44
  403570:	bl	4022f0 <tigetstr@plt+0xbd0>
  403574:	ldr	w0, [x19, #84]
  403578:	add	w3, w24, #0x1
  40357c:	str	w3, [sp, #140]
  403580:	bl	403388 <tigetstr@plt+0x1c68>
  403584:	ldr	w0, [x21, #60]
  403588:	ldr	w3, [sp, #140]
  40358c:	cbnz	w0, 403c84 <tigetstr@plt+0x2564>
  403590:	ldr	w0, [x21, #32]
  403594:	cbz	w0, 4035e8 <tigetstr@plt+0x1ec8>
  403598:	ldr	w0, [x19, #92]
  40359c:	ldr	w1, [sp, #116]
  4035a0:	cmp	w0, w1
  4035a4:	b.eq	4035e8 <tigetstr@plt+0x1ec8>  // b.none
  4035a8:	cmp	w3, #0x0
  4035ac:	mov	w1, #0x2c                  	// #44
  4035b0:	add	w27, w3, #0x1
  4035b4:	mov	w0, #0x28                  	// #40
  4035b8:	csel	w0, w1, w0, ne  // ne = any
  4035bc:	bl	4022f0 <tigetstr@plt+0xbd0>
  4035c0:	ldr	w0, [x19, #92]
  4035c4:	bl	4015d0 <getpwuid@plt>
  4035c8:	cbz	x0, 403d18 <tigetstr@plt+0x25f8>
  4035cc:	ldr	x28, [x0]
  4035d0:	ldrb	w0, [x28]
  4035d4:	cbz	w0, 4035e4 <tigetstr@plt+0x1ec4>
  4035d8:	bl	4022f0 <tigetstr@plt+0xbd0>
  4035dc:	ldrb	w0, [x28, #1]!
  4035e0:	cbnz	w0, 4035d8 <tigetstr@plt+0x1eb8>
  4035e4:	mov	w3, w27
  4035e8:	ldr	w0, [x21, #36]
  4035ec:	cbz	w0, 403680 <tigetstr@plt+0x1f60>
  4035f0:	ldr	x0, [x19, #176]
  4035f4:	cbz	x0, 403680 <tigetstr@plt+0x1f60>
  4035f8:	add	x27, x19, #0x68
  4035fc:	mov	x28, #0x0                   	// #0
  403600:	b	403610 <tigetstr@plt+0x1ef0>
  403604:	add	x28, x28, #0x1
  403608:	cmp	x28, #0x7
  40360c:	b.eq	403680 <tigetstr@plt+0x1f60>  // b.none
  403610:	ldr	x2, [x27, x28, lsl #3]
  403614:	cbz	x2, 403604 <tigetstr@plt+0x1ee4>
  403618:	ldr	x0, [x19, #176]
  40361c:	add	x0, x0, w28, sxtw #3
  403620:	ldr	x0, [x0, #104]
  403624:	cmp	x0, #0x0
  403628:	ccmp	x2, x0, #0x4, ne  // ne = any
  40362c:	b.eq	403604 <tigetstr@plt+0x1ee4>  // b.none
  403630:	cmp	w3, #0x0
  403634:	mov	w1, #0x28                  	// #40
  403638:	add	w0, w3, #0x1
  40363c:	str	w0, [sp, #116]
  403640:	mov	w0, #0x2c                  	// #44
  403644:	csel	w0, w0, w1, ne  // ne = any
  403648:	bl	4022f0 <tigetstr@plt+0xbd0>
  40364c:	ldr	x0, [sp, #120]
  403650:	ldr	x22, [x0, x28, lsl #3]
  403654:	ldrb	w0, [x22]
  403658:	cbz	w0, 40366c <tigetstr@plt+0x1f4c>
  40365c:	nop
  403660:	bl	4022f0 <tigetstr@plt+0xbd0>
  403664:	ldrb	w0, [x22, #1]!
  403668:	cbnz	w0, 403660 <tigetstr@plt+0x1f40>
  40366c:	add	x28, x28, #0x1
  403670:	ldr	w3, [sp, #116]
  403674:	cmp	x28, #0x7
  403678:	b.ne	403610 <tigetstr@plt+0x1ef0>  // b.any
  40367c:	nop
  403680:	cbz	w24, 4037b4 <tigetstr@plt+0x2094>
  403684:	ldr	w0, [x21, #44]
  403688:	cbz	w0, 4037c0 <tigetstr@plt+0x20a0>
  40368c:	ldr	w0, [x19, #80]
  403690:	tbnz	w0, #31, 4037b8 <tigetstr@plt+0x2098>
  403694:	ldrb	w1, [x19, #160]
  403698:	tbz	w1, #0, 4036cc <tigetstr@plt+0x1fac>
  40369c:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  4036a0:	mov	x1, #0x0                   	// #0
  4036a4:	add	x0, x0, #0xe30
  4036a8:	bl	401650 <tgetstr@plt>
  4036ac:	cbz	x0, 4037c8 <tigetstr@plt+0x20a8>
  4036b0:	adrp	x2, 401000 <memcpy@plt-0x3d0>
  4036b4:	mov	w1, #0x1                   	// #1
  4036b8:	add	x2, x2, #0x6b0
  4036bc:	bl	401420 <tputs@plt>
  4036c0:	ldr	w0, [x21, #44]
  4036c4:	cbz	w0, 4037d0 <tigetstr@plt+0x20b0>
  4036c8:	ldr	w0, [x19, #80]
  4036cc:	cmp	w0, #0x0
  4036d0:	mov	x27, #0x0                   	// #0
  4036d4:	b.le	403760 <tigetstr@plt+0x2040>
  4036d8:	sub	w4, w0, #0x1
  4036dc:	mov	w28, w27
  4036e0:	cmp	w4, w27
  4036e4:	b.gt	403b80 <tigetstr@plt+0x2460>
  4036e8:	ldr	x0, [x19, #72]
  4036ec:	ldr	x0, [x0, x27, lsl #3]
  4036f0:	ldrb	w1, [x0]
  4036f4:	cbz	w1, 403b9c <tigetstr@plt+0x247c>
  4036f8:	mov	x3, x0
  4036fc:	mov	w2, #0x0                   	// #0
  403700:	sub	w1, w1, #0x20
  403704:	and	w1, w1, #0xff
  403708:	cmp	w1, #0x5e
  40370c:	ldrb	w1, [x3, #1]!
  403710:	b.hi	403b74 <tigetstr@plt+0x2454>  // b.pmore
  403714:	add	w2, w2, #0x1
  403718:	cbnz	w1, 403700 <tigetstr@plt+0x1fe0>
  40371c:	ldr	w1, [x20, #8]
  403720:	cmp	w4, w28
  403724:	ldr	w3, [x20]
  403728:	sub	w4, w1, #0x4
  40372c:	csel	w1, w4, w1, ne  // ne = any
  403730:	add	w2, w2, w3
  403734:	cmp	w2, w1
  403738:	b.le	403744 <tigetstr@plt+0x2024>
  40373c:	ldr	w1, [x20, #4]
  403740:	cbnz	w1, 403c98 <tigetstr@plt+0x2578>
  403744:	bl	4031b8 <tigetstr@plt+0x1a98>
  403748:	add	x27, x27, #0x1
  40374c:	ldr	w0, [x19, #80]
  403750:	cmp	w0, w27
  403754:	b.gt	4036d8 <tigetstr@plt+0x1fb8>
  403758:	ldr	w0, [x21, #44]
  40375c:	cbz	w0, 4037d0 <tigetstr@plt+0x20b0>
  403760:	sub	w27, w26, #0x1
  403764:	cbz	w26, 403778 <tigetstr@plt+0x2058>
  403768:	sub	w27, w27, #0x1
  40376c:	bl	4026e0 <tigetstr@plt+0xfc0>
  403770:	cmn	w27, #0x1
  403774:	b.ne	403768 <tigetstr@plt+0x2048>  // b.any
  403778:	ldrb	w0, [x21, #56]
  40377c:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  403780:	ldr	x1, [x26, #648]
  403784:	cbz	w0, 403798 <tigetstr@plt+0x2078>
  403788:	ldr	w3, [x20]
  40378c:	ldr	w2, [x20, #8]
  403790:	cmp	w3, w2
  403794:	b.eq	403ce4 <tigetstr@plt+0x25c4>  // b.none
  403798:	mov	w0, #0xa                   	// #10
  40379c:	strb	wzr, [x21, #56]
  4037a0:	bl	401440 <putc@plt>
  4037a4:	mov	w26, #0xffffffff            	// #-1
  4037a8:	mov	w0, #0x1                   	// #1
  4037ac:	str	w0, [x20]
  4037b0:	b	4037d8 <tigetstr@plt+0x20b8>
  4037b4:	cbz	w3, 4037c0 <tigetstr@plt+0x20a0>
  4037b8:	mov	w0, #0x29                  	// #41
  4037bc:	bl	4022f0 <tigetstr@plt+0xbd0>
  4037c0:	ldrb	w0, [x19, #160]
  4037c4:	tbnz	w0, #0, 40369c <tigetstr@plt+0x1f7c>
  4037c8:	ldr	w0, [x21, #44]
  4037cc:	cbnz	w0, 4036c8 <tigetstr@plt+0x1fa8>
  4037d0:	ldr	x0, [x19, #168]
  4037d4:	cbz	x0, 403760 <tigetstr@plt+0x2040>
  4037d8:	mov	w0, w23
  4037dc:	bl	4023a8 <tigetstr@plt+0xc88>
  4037e0:	ldr	x2, [x21, #24]
  4037e4:	sxtw	x1, w23
  4037e8:	ldr	w0, [x21, #44]
  4037ec:	eor	w25, w25, #0x1
  4037f0:	sbfiz	x3, x23, #2, #32
  4037f4:	str	w25, [x2, x1, lsl #2]
  4037f8:	cbnz	w0, 403aec <tigetstr@plt+0x23cc>
  4037fc:	ldp	w0, w5, [sp, #108]
  403800:	ldr	w2, [x20]
  403804:	ldr	x4, [x21, #16]
  403808:	add	w0, w2, w0
  40380c:	ldr	w3, [sp, #136]
  403810:	sub	w0, w0, w3
  403814:	ldr	w3, [x20, #8]
  403818:	add	w28, w0, w5
  40381c:	str	w28, [x4, x1, lsl #2]
  403820:	cmp	w2, w3
  403824:	b.lt	4039d4 <tigetstr@plt+0x22b4>  // b.tstop
  403828:	ldr	w0, [x20, #4]
  40382c:	cbz	w0, 4039d4 <tigetstr@plt+0x22b4>
  403830:	ldr	x0, [x20, #16]
  403834:	ldr	x19, [x0, #40]
  403838:	ldrb	w0, [x19]
  40383c:	cbz	w0, 40384c <tigetstr@plt+0x212c>
  403840:	bl	4022f0 <tigetstr@plt+0xbd0>
  403844:	ldrb	w0, [x19, #1]!
  403848:	cbnz	w0, 403840 <tigetstr@plt+0x2120>
  40384c:	mov	w0, #0x2b                  	// #43
  403850:	bl	4022f0 <tigetstr@plt+0xbd0>
  403854:	ldrb	w0, [x21, #56]
  403858:	cbnz	w0, 403cf0 <tigetstr@plt+0x25d0>
  40385c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403860:	ldr	x1, [x0, #648]
  403864:	mov	w0, #0xa                   	// #10
  403868:	strb	wzr, [x21, #56]
  40386c:	bl	401440 <putc@plt>
  403870:	ldp	x27, x28, [sp, #80]
  403874:	mov	w0, #0x1                   	// #1
  403878:	ldr	x1, [sp, #128]
  40387c:	str	w0, [x1, #448]
  403880:	ldp	x19, x20, [sp, #16]
  403884:	ldp	x21, x22, [sp, #32]
  403888:	ldp	x23, x24, [sp, #48]
  40388c:	ldp	x25, x26, [sp, #64]
  403890:	ldp	x29, x30, [sp], #144
  403894:	ret
  403898:	cmp	w23, #0x0
  40389c:	b.le	40351c <tigetstr@plt+0x1dfc>
  4038a0:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4038a4:	sub	w28, w23, #0x1
  4038a8:	add	x20, x0, #0x1c0
  4038ac:	mov	x24, #0x0                   	// #0
  4038b0:	str	x0, [sp, #128]
  4038b4:	nop
  4038b8:	ldr	x0, [x21, #16]
  4038bc:	ldr	w0, [x0, x24]
  4038c0:	adds	w27, w0, #0x1
  4038c4:	b.eq	4038d4 <tigetstr@plt+0x21b4>  // b.none
  4038c8:	bl	402660 <tigetstr@plt+0xf40>
  4038cc:	subs	w27, w27, #0x1
  4038d0:	b.ne	4038c8 <tigetstr@plt+0x21a8>  // b.any
  4038d4:	cmp	w22, w28
  4038d8:	ldr	x2, [x20, #16]
  4038dc:	b.eq	403ae0 <tigetstr@plt+0x23c0>  // b.none
  4038e0:	ldr	x1, [x21, #24]
  4038e4:	add	x0, x2, #0x10
  4038e8:	add	x1, x1, x24
  4038ec:	ldr	w1, [x1, #4]
  4038f0:	cmp	w1, #0x0
  4038f4:	csel	x0, x0, x2, ne  // ne = any
  4038f8:	ldr	x27, [x0]
  4038fc:	ldrb	w0, [x27]
  403900:	cbz	w0, 403914 <tigetstr@plt+0x21f4>
  403904:	nop
  403908:	bl	4022f0 <tigetstr@plt+0xbd0>
  40390c:	ldrb	w0, [x27, #1]!
  403910:	cbnz	w0, 403908 <tigetstr@plt+0x21e8>
  403914:	add	w22, w22, #0x1
  403918:	add	x24, x24, #0x4
  40391c:	cmp	w23, w22
  403920:	b.ne	4038b8 <tigetstr@plt+0x2198>  // b.any
  403924:	ldr	w0, [sp, #108]
  403928:	str	wzr, [sp, #112]
  40392c:	cmp	w0, #0x1
  403930:	b.le	403538 <tigetstr@plt+0x1e18>
  403934:	ldr	w0, [sp, #108]
  403938:	adrp	x22, 404000 <tigetstr@plt+0x28e0>
  40393c:	add	x22, x22, #0xdf8
  403940:	bl	403388 <tigetstr@plt+0x1c68>
  403944:	add	w0, w0, #0x2
  403948:	str	w0, [sp, #112]
  40394c:	mov	w0, #0x2a                  	// #42
  403950:	bl	4022f0 <tigetstr@plt+0xbd0>
  403954:	ldrb	w0, [x22, #1]!
  403958:	cbnz	w0, 403950 <tigetstr@plt+0x2230>
  40395c:	ldrb	w0, [x19, #160]
  403960:	tbz	w0, #0, 403540 <tigetstr@plt+0x1e20>
  403964:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  403968:	mov	x1, #0x0                   	// #0
  40396c:	add	x0, x0, #0xe28
  403970:	bl	401650 <tgetstr@plt>
  403974:	cbz	x0, 403540 <tigetstr@plt+0x1e20>
  403978:	adrp	x2, 401000 <memcpy@plt-0x3d0>
  40397c:	mov	w1, #0x1                   	// #1
  403980:	add	x2, x2, #0x6b0
  403984:	bl	401420 <tputs@plt>
  403988:	ldr	w24, [x21, #44]
  40398c:	cbnz	w24, 403548 <tigetstr@plt+0x1e28>
  403990:	mov	x0, x19
  403994:	bl	4031b8 <tigetstr@plt+0x1a98>
  403998:	ldr	w1, [x21, #64]
  40399c:	str	w0, [sp, #108]
  4039a0:	ldr	w0, [x20]
  4039a4:	str	w0, [sp, #136]
  4039a8:	cbz	w1, 403c5c <tigetstr@plt+0x253c>
  4039ac:	mov	w0, #0x28                  	// #40
  4039b0:	bl	4022f0 <tigetstr@plt+0xbd0>
  4039b4:	ldr	w0, [x19, #84]
  4039b8:	bl	403388 <tigetstr@plt+0x1c68>
  4039bc:	ldr	w0, [x21, #60]
  4039c0:	mov	w3, #0x1                   	// #1
  4039c4:	cbz	w0, 403590 <tigetstr@plt+0x1e70>
  4039c8:	mov	w3, #0x2                   	// #2
  4039cc:	mov	w0, #0x2c                  	// #44
  4039d0:	b	403c6c <tigetstr@plt+0x254c>
  4039d4:	ldr	x24, [x19, #168]
  4039d8:	cbz	x24, 403b50 <tigetstr@plt+0x2430>
  4039dc:	mov	w0, #0x1                   	// #1
  4039e0:	str	w0, [sp, #108]
  4039e4:	ldr	w0, [x20, #24]
  4039e8:	add	w23, w23, #0x1
  4039ec:	mov	w27, w26
  4039f0:	mov	w22, #0x1                   	// #1
  4039f4:	ldr	x28, [x24, #8]
  4039f8:	cbnz	w0, 403a50 <tigetstr@plt+0x2330>
  4039fc:	ldr	w0, [sp, #108]
  403a00:	cbnz	w0, 403a98 <tigetstr@plt+0x2378>
  403a04:	ldr	x1, [x19, #168]
  403a08:	cmp	x28, #0x0
  403a0c:	ldr	w5, [x19, #92]
  403a10:	cset	w4, eq  // eq = none
  403a14:	ldr	x0, [x24]
  403a18:	cmp	x1, x24
  403a1c:	mov	w6, w27
  403a20:	mov	w2, w22
  403a24:	cset	w3, eq  // eq = none
  403a28:	mov	w1, w23
  403a2c:	bl	4034c0 <tigetstr@plt+0x1da0>
  403a30:	cbz	x28, 403b50 <tigetstr@plt+0x2430>
  403a34:	ldr	w0, [x20, #24]
  403a38:	mov	x24, x28
  403a3c:	str	wzr, [sp, #108]
  403a40:	mov	w27, w26
  403a44:	mov	w22, #0x1                   	// #1
  403a48:	ldr	x28, [x24, #8]
  403a4c:	cbz	w0, 4039fc <tigetstr@plt+0x22dc>
  403a50:	add	x25, x24, #0x8
  403a54:	cbz	x28, 403d44 <tigetstr@plt+0x2624>
  403a58:	mov	x27, x28
  403a5c:	mov	w22, #0x0                   	// #0
  403a60:	ldr	x1, [x28]
  403a64:	ldr	x0, [x24]
  403a68:	bl	402430 <tigetstr@plt+0xd10>
  403a6c:	mov	x1, x28
  403a70:	ldr	x28, [x28, #8]
  403a74:	cbnz	w0, 403ac0 <tigetstr@plt+0x23a0>
  403a78:	add	x25, x1, #0x8
  403a7c:	cbnz	x28, 403a60 <tigetstr@plt+0x2340>
  403a80:	ldr	w0, [sp, #108]
  403a84:	cmp	w22, #0x0
  403a88:	mov	x28, x27
  403a8c:	add	w22, w22, #0x1
  403a90:	cinc	w27, w26, ne  // ne = any
  403a94:	cbz	w0, 403a04 <tigetstr@plt+0x22e4>
  403a98:	ldr	x0, [x20, #16]
  403a9c:	cbz	x28, 403cd8 <tigetstr@plt+0x25b8>
  403aa0:	ldr	x25, [x0, #40]
  403aa4:	ldrb	w0, [x25]
  403aa8:	cbz	w0, 403a04 <tigetstr@plt+0x22e4>
  403aac:	nop
  403ab0:	bl	4022f0 <tigetstr@plt+0xbd0>
  403ab4:	ldrb	w0, [x25, #1]!
  403ab8:	cbnz	w0, 403ab0 <tigetstr@plt+0x2390>
  403abc:	b	403a04 <tigetstr@plt+0x22e4>
  403ac0:	cmp	x27, x1
  403ac4:	mov	x0, x1
  403ac8:	csel	x27, x27, x28, ne  // ne = any
  403acc:	add	w22, w22, #0x1
  403ad0:	bl	401610 <free@plt>
  403ad4:	str	x28, [x25]
  403ad8:	cbnz	x28, 403a60 <tigetstr@plt+0x2340>
  403adc:	b	403a80 <tigetstr@plt+0x2360>
  403ae0:	cbz	w25, 403b6c <tigetstr@plt+0x244c>
  403ae4:	ldr	x27, [x2, #24]
  403ae8:	b	4038fc <tigetstr@plt+0x21dc>
  403aec:	ldr	w1, [sp, #108]
  403af0:	ldr	x0, [x21, #16]
  403af4:	cmp	w1, #0x1
  403af8:	ldr	x22, [x19, #168]
  403afc:	cset	w1, le
  403b00:	sub	w24, w24, w1
  403b04:	str	w24, [x0, x3]
  403b08:	cbz	x22, 403b50 <tigetstr@plt+0x2430>
  403b0c:	add	w23, w23, #0x1
  403b10:	ldr	w0, [x20, #24]
  403b14:	ldp	x28, x21, [x22]
  403b18:	cbz	w0, 403b24 <tigetstr@plt+0x2404>
  403b1c:	ldrb	w0, [x28, #160]
  403b20:	tbnz	w0, #1, 403ba4 <tigetstr@plt+0x2484>
  403b24:	ldr	w5, [x19, #92]
  403b28:	cmp	x21, #0x0
  403b2c:	mov	x22, x21
  403b30:	mov	x0, x28
  403b34:	cset	w4, eq  // eq = none
  403b38:	mov	w1, w23
  403b3c:	mov	w6, #0x0                   	// #0
  403b40:	mov	w3, #0x0                   	// #0
  403b44:	mov	w2, #0x1                   	// #1
  403b48:	bl	4034c0 <tigetstr@plt+0x1da0>
  403b4c:	cbnz	x22, 403b10 <tigetstr@plt+0x23f0>
  403b50:	ldp	x19, x20, [sp, #16]
  403b54:	ldp	x21, x22, [sp, #32]
  403b58:	ldp	x23, x24, [sp, #48]
  403b5c:	ldp	x25, x26, [sp, #64]
  403b60:	ldp	x27, x28, [sp, #80]
  403b64:	ldp	x29, x30, [sp], #144
  403b68:	ret
  403b6c:	ldr	x27, [x2, #8]
  403b70:	b	4038fc <tigetstr@plt+0x21dc>
  403b74:	add	w2, w2, #0x4
  403b78:	cbnz	w1, 403700 <tigetstr@plt+0x1fe0>
  403b7c:	b	40371c <tigetstr@plt+0x1ffc>
  403b80:	bl	402660 <tigetstr@plt+0xf40>
  403b84:	ldr	w0, [x19, #80]
  403b88:	sub	w4, w0, #0x1
  403b8c:	ldr	x0, [x19, #72]
  403b90:	ldr	x0, [x0, x27, lsl #3]
  403b94:	ldrb	w1, [x0]
  403b98:	cbnz	w1, 4036f8 <tigetstr@plt+0x1fd8>
  403b9c:	mov	w2, #0x0                   	// #0
  403ba0:	b	40371c <tigetstr@plt+0x1ffc>
  403ba4:	add	x27, x22, #0x8
  403ba8:	cbz	x21, 403d2c <tigetstr@plt+0x260c>
  403bac:	mov	x25, x21
  403bb0:	mov	w24, #0x1                   	// #1
  403bb4:	str	wzr, [sp, #108]
  403bb8:	b	403bc8 <tigetstr@plt+0x24a8>
  403bbc:	add	x27, x1, #0x8
  403bc0:	mov	w2, w24
  403bc4:	cbz	x21, 403c08 <tigetstr@plt+0x24e8>
  403bc8:	ldr	x1, [x21]
  403bcc:	mov	x0, x28
  403bd0:	bl	402430 <tigetstr@plt+0xd10>
  403bd4:	mov	x1, x21
  403bd8:	ldr	x21, [x21, #8]
  403bdc:	cbz	w0, 403bbc <tigetstr@plt+0x249c>
  403be0:	cmp	x25, x1
  403be4:	mov	x0, x1
  403be8:	csel	x25, x25, x21, ne  // ne = any
  403bec:	str	w24, [sp, #108]
  403bf0:	add	w24, w24, #0x1
  403bf4:	bl	401610 <free@plt>
  403bf8:	ldr	x28, [x22]
  403bfc:	str	x21, [x27]
  403c00:	mov	w2, w24
  403c04:	cbnz	x21, 403bc8 <tigetstr@plt+0x24a8>
  403c08:	ldr	w0, [sp, #108]
  403c0c:	cmp	x25, #0x0
  403c10:	cset	w4, eq  // eq = none
  403c14:	ldr	w5, [x19, #92]
  403c18:	cmp	w0, #0x0
  403c1c:	cset	w6, ne  // ne = any
  403c20:	add	w6, w6, #0x1
  403c24:	mov	x22, x25
  403c28:	add	w6, w26, w6
  403c2c:	mov	x0, x28
  403c30:	mov	w1, w23
  403c34:	mov	w3, #0x0                   	// #0
  403c38:	bl	4034c0 <tigetstr@plt+0x1da0>
  403c3c:	cbnz	x22, 403b10 <tigetstr@plt+0x23f0>
  403c40:	b	403b50 <tigetstr@plt+0x2430>
  403c44:	ldr	w0, [x21, #60]
  403c48:	mov	w3, w24
  403c4c:	cbz	w0, 403590 <tigetstr@plt+0x1e70>
  403c50:	add	w3, w24, #0x1
  403c54:	mov	w0, #0x2c                  	// #44
  403c58:	b	403c6c <tigetstr@plt+0x254c>
  403c5c:	ldr	w3, [x21, #60]
  403c60:	cbz	w3, 403590 <tigetstr@plt+0x1e70>
  403c64:	mov	w3, #0x1                   	// #1
  403c68:	mov	w0, #0x28                  	// #40
  403c6c:	str	w3, [sp, #140]
  403c70:	bl	4022f0 <tigetstr@plt+0xbd0>
  403c74:	ldr	w0, [x19, #88]
  403c78:	bl	403388 <tigetstr@plt+0x1c68>
  403c7c:	ldr	w3, [sp, #140]
  403c80:	b	403590 <tigetstr@plt+0x1e70>
  403c84:	add	w0, w24, #0x2
  403c88:	cbz	w3, 403c64 <tigetstr@plt+0x2544>
  403c8c:	mov	w3, w0
  403c90:	mov	w0, #0x2c                  	// #44
  403c94:	b	403c6c <tigetstr@plt+0x254c>
  403c98:	adrp	x27, 404000 <tigetstr@plt+0x28e0>
  403c9c:	add	x27, x27, #0xe00
  403ca0:	mov	w0, #0x2e                  	// #46
  403ca4:	nop
  403ca8:	bl	4022f0 <tigetstr@plt+0xbd0>
  403cac:	ldrb	w0, [x27, #1]!
  403cb0:	cbnz	w0, 403ca8 <tigetstr@plt+0x2588>
  403cb4:	ldr	w0, [x21, #44]
  403cb8:	cbnz	w0, 403760 <tigetstr@plt+0x2040>
  403cbc:	b	4037d0 <tigetstr@plt+0x20b0>
  403cc0:	mov	w0, #0x28                  	// #40
  403cc4:	bl	4022f0 <tigetstr@plt+0xbd0>
  403cc8:	b	403550 <tigetstr@plt+0x1e30>
  403ccc:	ldr	w22, [sp, #108]
  403cd0:	mov	w27, w26
  403cd4:	ldr	x0, [x20, #16]
  403cd8:	mov	x28, #0x0                   	// #0
  403cdc:	ldr	x25, [x0, #32]
  403ce0:	b	403aa4 <tigetstr@plt+0x2384>
  403ce4:	bl	401440 <putc@plt>
  403ce8:	ldr	x1, [x26, #648]
  403cec:	b	403798 <tigetstr@plt+0x2078>
  403cf0:	ldr	x1, [sp, #128]
  403cf4:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  403cf8:	ldr	w2, [x20, #8]
  403cfc:	ldr	w3, [x1, #448]
  403d00:	ldr	x1, [x19, #648]
  403d04:	cmp	w3, w2
  403d08:	b.ne	403864 <tigetstr@plt+0x2144>  // b.any
  403d0c:	bl	401440 <putc@plt>
  403d10:	ldr	x1, [x19, #648]
  403d14:	b	403864 <tigetstr@plt+0x2144>
  403d18:	ldr	w0, [x19, #92]
  403d1c:	str	w27, [sp, #116]
  403d20:	bl	403388 <tigetstr@plt+0x1c68>
  403d24:	ldr	w3, [sp, #116]
  403d28:	b	4035e8 <tigetstr@plt+0x1ec8>
  403d2c:	mov	w4, #0x1                   	// #1
  403d30:	ldr	w5, [x19, #92]
  403d34:	mov	w2, w4
  403d38:	mov	w6, w4
  403d3c:	mov	x25, #0x0                   	// #0
  403d40:	b	403c24 <tigetstr@plt+0x2504>
  403d44:	ldr	w0, [sp, #108]
  403d48:	cbnz	w0, 403ccc <tigetstr@plt+0x25ac>
  403d4c:	ldr	x0, [x19, #168]
  403d50:	mov	w25, w22
  403d54:	ldr	w1, [x19, #92]
  403d58:	cmp	x0, x24
  403d5c:	str	w25, [sp, #108]
  403d60:	cset	w22, eq  // eq = none
  403d64:	str	w1, [sp, #116]
  403d68:	ldr	x19, [x24]
  403d6c:	ldp	x27, x28, [sp, #80]
  403d70:	b	403508 <tigetstr@plt+0x1de8>
  403d74:	adrp	x3, 405000 <tigetstr@plt+0x38e0>
  403d78:	add	x3, x3, #0x210
  403d7c:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403d80:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  403d84:	add	x3, x3, #0x38
  403d88:	add	x1, x1, #0xe08
  403d8c:	add	x0, x0, #0xe18
  403d90:	mov	w2, #0x292                 	// #658
  403d94:	stp	x27, x28, [sp, #80]
  403d98:	bl	401690 <__assert_fail@plt>
  403d9c:	nop
  403da0:	cbz	x0, 404424 <tigetstr@plt+0x2d04>
  403da4:	stp	x29, x30, [sp, #-112]!
  403da8:	mov	x29, sp
  403dac:	stp	x19, x20, [sp, #16]
  403db0:	mov	x19, x0
  403db4:	stp	x21, x22, [sp, #32]
  403db8:	stp	x23, x24, [sp, #48]
  403dbc:	stp	x25, x26, [sp, #64]
  403dc0:	mov	w25, w1
  403dc4:	stp	x27, x28, [sp, #80]
  403dc8:	ldrb	w0, [x0, #160]
  403dcc:	tbnz	w0, #0, 404398 <tigetstr@plt+0x2c78>
  403dd0:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  403dd4:	add	x20, x20, #0x2a8
  403dd8:	ldr	w24, [x20, #44]
  403ddc:	cbz	w24, 4040d4 <tigetstr@plt+0x29b4>
  403de0:	ldr	w0, [x19, #80]
  403de4:	tbnz	w0, #31, 404450 <tigetstr@plt+0x2d30>
  403de8:	mov	x0, x19
  403dec:	bl	4031b8 <tigetstr@plt+0x1a98>
  403df0:	ldr	w1, [x20, #64]
  403df4:	adrp	x23, 416000 <memcpy@GLIBC_2.17>
  403df8:	mov	w22, w0
  403dfc:	ldr	w27, [x23, #448]
  403e00:	cbz	w1, 4043e0 <tigetstr@plt+0x2cc0>
  403e04:	mov	w0, #0x2c                  	// #44
  403e08:	bl	4022f0 <tigetstr@plt+0xbd0>
  403e0c:	ldr	w0, [x19, #84]
  403e10:	add	w21, w24, #0x1
  403e14:	bl	403388 <tigetstr@plt+0x1c68>
  403e18:	ldr	w0, [x20, #60]
  403e1c:	cbnz	w0, 4043f8 <tigetstr@plt+0x2cd8>
  403e20:	ldr	w0, [x20, #32]
  403e24:	cbz	w0, 403e74 <tigetstr@plt+0x2754>
  403e28:	ldr	w0, [x19, #92]
  403e2c:	cmp	w0, w25
  403e30:	b.eq	403e74 <tigetstr@plt+0x2754>  // b.none
  403e34:	cmp	w21, #0x0
  403e38:	mov	w1, #0x2c                  	// #44
  403e3c:	mov	w0, #0x28                  	// #40
  403e40:	csel	w0, w1, w0, ne  // ne = any
  403e44:	add	w21, w21, #0x1
  403e48:	bl	4022f0 <tigetstr@plt+0xbd0>
  403e4c:	ldr	w0, [x19, #92]
  403e50:	bl	4015d0 <getpwuid@plt>
  403e54:	cbz	x0, 404488 <tigetstr@plt+0x2d68>
  403e58:	ldr	x25, [x0]
  403e5c:	ldrb	w0, [x25]
  403e60:	cbz	w0, 403e74 <tigetstr@plt+0x2754>
  403e64:	nop
  403e68:	bl	4022f0 <tigetstr@plt+0xbd0>
  403e6c:	ldrb	w0, [x25, #1]!
  403e70:	cbnz	w0, 403e68 <tigetstr@plt+0x2748>
  403e74:	ldr	w0, [x20, #36]
  403e78:	cbz	w0, 403f08 <tigetstr@plt+0x27e8>
  403e7c:	ldr	x0, [x19, #176]
  403e80:	cbz	x0, 403f08 <tigetstr@plt+0x27e8>
  403e84:	adrp	x26, 405000 <tigetstr@plt+0x38e0>
  403e88:	add	x25, x19, #0x68
  403e8c:	add	x0, x26, #0x210
  403e90:	mov	x28, #0x0                   	// #0
  403e94:	str	x0, [sp, #104]
  403e98:	b	403ea8 <tigetstr@plt+0x2788>
  403e9c:	add	x28, x28, #0x1
  403ea0:	cmp	x28, #0x7
  403ea4:	b.eq	403f08 <tigetstr@plt+0x27e8>  // b.none
  403ea8:	ldr	x0, [x25, x28, lsl #3]
  403eac:	cbz	x0, 403e9c <tigetstr@plt+0x277c>
  403eb0:	ldr	x2, [x19, #176]
  403eb4:	add	x2, x2, w28, sxtw #3
  403eb8:	ldr	x2, [x2, #104]
  403ebc:	cmp	x2, #0x0
  403ec0:	ccmp	x0, x2, #0x4, ne  // ne = any
  403ec4:	b.eq	403e9c <tigetstr@plt+0x277c>  // b.none
  403ec8:	cmp	w21, #0x0
  403ecc:	mov	w1, #0x28                  	// #40
  403ed0:	mov	w0, #0x2c                  	// #44
  403ed4:	csel	w0, w0, w1, ne  // ne = any
  403ed8:	add	w21, w21, #0x1
  403edc:	bl	4022f0 <tigetstr@plt+0xbd0>
  403ee0:	ldr	x0, [sp, #104]
  403ee4:	ldr	x26, [x0, x28, lsl #3]
  403ee8:	ldrb	w0, [x26]
  403eec:	cbz	w0, 403e9c <tigetstr@plt+0x277c>
  403ef0:	bl	4022f0 <tigetstr@plt+0xbd0>
  403ef4:	ldrb	w0, [x26, #1]!
  403ef8:	cbnz	w0, 403ef0 <tigetstr@plt+0x27d0>
  403efc:	add	x28, x28, #0x1
  403f00:	cmp	x28, #0x7
  403f04:	b.ne	403ea8 <tigetstr@plt+0x2788>  // b.any
  403f08:	cbz	w24, 404118 <tigetstr@plt+0x29f8>
  403f0c:	ldr	w0, [x20, #44]
  403f10:	cbz	w0, 404124 <tigetstr@plt+0x2a04>
  403f14:	ldr	w0, [x19, #80]
  403f18:	tbnz	w0, #31, 40411c <tigetstr@plt+0x29fc>
  403f1c:	ldrb	w1, [x19, #160]
  403f20:	tbz	w1, #0, 403f54 <tigetstr@plt+0x2834>
  403f24:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  403f28:	mov	x1, #0x0                   	// #0
  403f2c:	add	x0, x0, #0xe30
  403f30:	bl	401650 <tgetstr@plt>
  403f34:	cbz	x0, 40412c <tigetstr@plt+0x2a0c>
  403f38:	adrp	x2, 401000 <memcpy@plt-0x3d0>
  403f3c:	mov	w1, #0x1                   	// #1
  403f40:	add	x2, x2, #0x6b0
  403f44:	bl	401420 <tputs@plt>
  403f48:	ldr	w0, [x20, #44]
  403f4c:	cbz	w0, 404134 <tigetstr@plt+0x2a14>
  403f50:	ldr	w0, [x19, #80]
  403f54:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  403f58:	cmp	w0, #0x0
  403f5c:	add	x21, x21, #0x1c0
  403f60:	mov	x25, #0x0                   	// #0
  403f64:	b.le	403ff0 <tigetstr@plt+0x28d0>
  403f68:	sub	w4, w0, #0x1
  403f6c:	mov	w26, w25
  403f70:	cmp	w4, w25
  403f74:	b.gt	4042dc <tigetstr@plt+0x2bbc>
  403f78:	ldr	x0, [x19, #72]
  403f7c:	ldr	x0, [x0, x25, lsl #3]
  403f80:	ldrb	w1, [x0]
  403f84:	cbz	w1, 4042f8 <tigetstr@plt+0x2bd8>
  403f88:	mov	x3, x0
  403f8c:	mov	w2, #0x0                   	// #0
  403f90:	sub	w1, w1, #0x20
  403f94:	and	w1, w1, #0xff
  403f98:	cmp	w1, #0x5e
  403f9c:	ldrb	w1, [x3, #1]!
  403fa0:	b.hi	4042d0 <tigetstr@plt+0x2bb0>  // b.pmore
  403fa4:	add	w2, w2, #0x1
  403fa8:	cbnz	w1, 403f90 <tigetstr@plt+0x2870>
  403fac:	ldr	w1, [x21, #8]
  403fb0:	cmp	w4, w26
  403fb4:	ldr	w3, [x21]
  403fb8:	sub	w4, w1, #0x4
  403fbc:	csel	w1, w4, w1, ne  // ne = any
  403fc0:	add	w2, w2, w3
  403fc4:	cmp	w2, w1
  403fc8:	b.le	403fd4 <tigetstr@plt+0x28b4>
  403fcc:	ldr	w1, [x21, #4]
  403fd0:	cbnz	w1, 404428 <tigetstr@plt+0x2d08>
  403fd4:	bl	4031b8 <tigetstr@plt+0x1a98>
  403fd8:	add	x25, x25, #0x1
  403fdc:	ldr	w0, [x19, #80]
  403fe0:	cmp	w0, w25
  403fe4:	b.gt	403f68 <tigetstr@plt+0x2848>
  403fe8:	ldr	w0, [x20, #44]
  403fec:	cbz	w0, 404134 <tigetstr@plt+0x2a14>
  403ff0:	ldrb	w0, [x20, #56]
  403ff4:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  403ff8:	ldr	x1, [x25, #648]
  403ffc:	cbz	w0, 404018 <tigetstr@plt+0x28f8>
  404000:	add	x21, x23, #0x1c0
  404004:	ldr	w3, [x23, #448]
  404008:	ldr	w2, [x21, #8]
  40400c:	cmp	w3, w2
  404010:	b.eq	40445c <tigetstr@plt+0x2d3c>  // b.none
  404014:	nop
  404018:	mov	w0, #0xa                   	// #10
  40401c:	strb	wzr, [x20, #56]
  404020:	bl	401440 <putc@plt>
  404024:	mov	w26, #0x0                   	// #0
  404028:	mov	w0, #0x1                   	// #1
  40402c:	str	w0, [x23, #448]
  404030:	mov	w0, #0x0                   	// #0
  404034:	bl	4023a8 <tigetstr@plt+0xc88>
  404038:	ldr	x1, [x20, #24]
  40403c:	mov	w25, #0xffffffff            	// #-1
  404040:	ldr	w0, [x20, #44]
  404044:	str	wzr, [x1]
  404048:	cbz	w0, 40415c <tigetstr@plt+0x2a3c>
  40404c:	ldr	x1, [x20, #16]
  404050:	cmp	w22, #0x1
  404054:	ldr	x22, [x19, #168]
  404058:	cset	w0, le
  40405c:	sub	w24, w24, w0
  404060:	str	w24, [x1]
  404064:	cbz	x22, 4040b8 <tigetstr@plt+0x2998>
  404068:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  40406c:	add	x21, x21, #0x1c0
  404070:	add	w0, w25, #0x2
  404074:	str	w0, [sp, #104]
  404078:	ldr	w0, [x21, #24]
  40407c:	ldp	x25, x20, [x22]
  404080:	cbz	w0, 40408c <tigetstr@plt+0x296c>
  404084:	ldrb	w0, [x25, #160]
  404088:	tbnz	w0, #1, 404300 <tigetstr@plt+0x2be0>
  40408c:	ldr	w5, [x19, #92]
  404090:	cmp	x20, #0x0
  404094:	mov	x22, x20
  404098:	mov	w2, #0x1                   	// #1
  40409c:	mov	x0, x25
  4040a0:	cset	w4, eq  // eq = none
  4040a4:	mov	w1, w2
  4040a8:	mov	w6, #0x0                   	// #0
  4040ac:	mov	w3, #0x0                   	// #0
  4040b0:	bl	4034c0 <tigetstr@plt+0x1da0>
  4040b4:	cbnz	x22, 404078 <tigetstr@plt+0x2958>
  4040b8:	ldp	x19, x20, [sp, #16]
  4040bc:	ldp	x21, x22, [sp, #32]
  4040c0:	ldp	x23, x24, [sp, #48]
  4040c4:	ldp	x25, x26, [sp, #64]
  4040c8:	ldp	x27, x28, [sp, #80]
  4040cc:	ldp	x29, x30, [sp], #112
  4040d0:	ret
  4040d4:	mov	x0, x19
  4040d8:	bl	4031b8 <tigetstr@plt+0x1a98>
  4040dc:	ldr	w1, [x20, #64]
  4040e0:	adrp	x23, 416000 <memcpy@GLIBC_2.17>
  4040e4:	mov	w22, w0
  4040e8:	ldr	w27, [x23, #448]
  4040ec:	cbz	w1, 4043c0 <tigetstr@plt+0x2ca0>
  4040f0:	mov	w0, #0x28                  	// #40
  4040f4:	bl	4022f0 <tigetstr@plt+0xbd0>
  4040f8:	ldr	w0, [x19, #84]
  4040fc:	mov	w21, #0x1                   	// #1
  404100:	bl	403388 <tigetstr@plt+0x1c68>
  404104:	ldr	w0, [x20, #60]
  404108:	cbz	w0, 403e20 <tigetstr@plt+0x2700>
  40410c:	mov	w21, #0x2                   	// #2
  404110:	mov	w0, #0x2c                  	// #44
  404114:	b	4043d0 <tigetstr@plt+0x2cb0>
  404118:	cbz	w21, 404124 <tigetstr@plt+0x2a04>
  40411c:	mov	w0, #0x29                  	// #41
  404120:	bl	4022f0 <tigetstr@plt+0xbd0>
  404124:	ldrb	w0, [x19, #160]
  404128:	tbnz	w0, #0, 403f24 <tigetstr@plt+0x2804>
  40412c:	ldr	w0, [x20, #44]
  404130:	cbnz	w0, 403f50 <tigetstr@plt+0x2830>
  404134:	ldr	x0, [x19, #168]
  404138:	cbz	x0, 403ff0 <tigetstr@plt+0x28d0>
  40413c:	mov	w0, #0x0                   	// #0
  404140:	bl	4023a8 <tigetstr@plt+0xc88>
  404144:	ldr	x1, [x20, #24]
  404148:	mov	w26, #0x1                   	// #1
  40414c:	ldr	w0, [x20, #44]
  404150:	mov	w25, #0x0                   	// #0
  404154:	str	wzr, [x1]
  404158:	cbnz	w0, 40404c <tigetstr@plt+0x292c>
  40415c:	ldr	x2, [x20, #16]
  404160:	add	x21, x23, #0x1c0
  404164:	ldr	w0, [x23, #448]
  404168:	add	w22, w22, w0
  40416c:	ldr	w1, [x21, #8]
  404170:	sub	w27, w22, w27
  404174:	str	w27, [x2]
  404178:	cmp	w0, w1
  40417c:	b.lt	4041d8 <tigetstr@plt+0x2ab8>  // b.tstop
  404180:	ldr	w0, [x21, #4]
  404184:	cbz	w0, 4041d8 <tigetstr@plt+0x2ab8>
  404188:	ldr	x0, [x21, #16]
  40418c:	ldr	x19, [x0, #40]
  404190:	ldrb	w0, [x19]
  404194:	cbz	w0, 4041a4 <tigetstr@plt+0x2a84>
  404198:	bl	4022f0 <tigetstr@plt+0xbd0>
  40419c:	ldrb	w0, [x19, #1]!
  4041a0:	cbnz	w0, 404198 <tigetstr@plt+0x2a78>
  4041a4:	mov	w0, #0x2b                  	// #43
  4041a8:	bl	4022f0 <tigetstr@plt+0xbd0>
  4041ac:	ldrb	w0, [x20, #56]
  4041b0:	cbz	w0, 404468 <tigetstr@plt+0x2d48>
  4041b4:	ldr	w3, [x23, #448]
  4041b8:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  4041bc:	ldr	w2, [x21, #8]
  4041c0:	ldr	x1, [x19, #648]
  4041c4:	cmp	w3, w2
  4041c8:	b.ne	404470 <tigetstr@plt+0x2d50>  // b.any
  4041cc:	bl	401440 <putc@plt>
  4041d0:	ldr	x1, [x19, #648]
  4041d4:	b	404470 <tigetstr@plt+0x2d50>
  4041d8:	ldr	x22, [x19, #168]
  4041dc:	mov	w27, #0x1                   	// #1
  4041e0:	cbz	x22, 4040b8 <tigetstr@plt+0x2998>
  4041e4:	ldr	w0, [x21, #24]
  4041e8:	mov	w26, w25
  4041ec:	mov	w23, #0x1                   	// #1
  4041f0:	ldr	x20, [x22, #8]
  4041f4:	cbnz	w0, 404248 <tigetstr@plt+0x2b28>
  4041f8:	cbnz	w27, 404294 <tigetstr@plt+0x2b74>
  4041fc:	ldr	x1, [x19, #168]
  404200:	cmp	x20, #0x0
  404204:	ldr	w5, [x19, #92]
  404208:	cset	w4, eq  // eq = none
  40420c:	ldr	x0, [x22]
  404210:	cmp	x1, x22
  404214:	mov	w6, w26
  404218:	mov	w2, w23
  40421c:	cset	w3, eq  // eq = none
  404220:	mov	w1, #0x1                   	// #1
  404224:	bl	4034c0 <tigetstr@plt+0x1da0>
  404228:	cbz	x20, 4040b8 <tigetstr@plt+0x2998>
  40422c:	ldr	w0, [x21, #24]
  404230:	mov	x22, x20
  404234:	mov	w26, w25
  404238:	mov	w27, #0x0                   	// #0
  40423c:	mov	w23, #0x1                   	// #1
  404240:	ldr	x20, [x22, #8]
  404244:	cbz	w0, 4041f8 <tigetstr@plt+0x2ad8>
  404248:	add	x26, x22, #0x8
  40424c:	cbz	x20, 4044ac <tigetstr@plt+0x2d8c>
  404250:	mov	x24, x20
  404254:	mov	w23, #0x0                   	// #0
  404258:	ldr	x1, [x20]
  40425c:	ldr	x0, [x22]
  404260:	bl	402430 <tigetstr@plt+0xd10>
  404264:	mov	w1, w0
  404268:	cmp	x24, x20
  40426c:	mov	x0, x20
  404270:	ldr	x20, [x20, #8]
  404274:	cbnz	w1, 4042b8 <tigetstr@plt+0x2b98>
  404278:	add	x26, x0, #0x8
  40427c:	cbnz	x20, 404258 <tigetstr@plt+0x2b38>
  404280:	cmp	w23, #0x0
  404284:	mov	x20, x24
  404288:	add	w23, w23, #0x1
  40428c:	cinc	w26, w25, ne  // ne = any
  404290:	cbz	w27, 4041fc <tigetstr@plt+0x2adc>
  404294:	ldr	x0, [x21, #16]
  404298:	cbz	x20, 404418 <tigetstr@plt+0x2cf8>
  40429c:	ldr	x24, [x0, #40]
  4042a0:	ldrb	w0, [x24]
  4042a4:	cbz	w0, 4041fc <tigetstr@plt+0x2adc>
  4042a8:	bl	4022f0 <tigetstr@plt+0xbd0>
  4042ac:	ldrb	w0, [x24, #1]!
  4042b0:	cbnz	w0, 4042a8 <tigetstr@plt+0x2b88>
  4042b4:	b	4041fc <tigetstr@plt+0x2adc>
  4042b8:	csel	x24, x24, x20, ne  // ne = any
  4042bc:	bl	401610 <free@plt>
  4042c0:	str	x20, [x26]
  4042c4:	add	w23, w23, #0x1
  4042c8:	cbnz	x20, 404258 <tigetstr@plt+0x2b38>
  4042cc:	b	404280 <tigetstr@plt+0x2b60>
  4042d0:	add	w2, w2, #0x4
  4042d4:	cbnz	w1, 403f90 <tigetstr@plt+0x2870>
  4042d8:	b	403fac <tigetstr@plt+0x288c>
  4042dc:	bl	402660 <tigetstr@plt+0xf40>
  4042e0:	ldr	w0, [x19, #80]
  4042e4:	sub	w4, w0, #0x1
  4042e8:	ldr	x0, [x19, #72]
  4042ec:	ldr	x0, [x0, x25, lsl #3]
  4042f0:	ldrb	w1, [x0]
  4042f4:	cbnz	w1, 403f88 <tigetstr@plt+0x2868>
  4042f8:	mov	w2, #0x0                   	// #0
  4042fc:	b	403fac <tigetstr@plt+0x288c>
  404300:	add	x27, x22, #0x8
  404304:	cbz	x20, 404494 <tigetstr@plt+0x2d74>
  404308:	mov	x24, x20
  40430c:	mov	w28, #0x0                   	// #0
  404310:	mov	w23, #0x1                   	// #1
  404314:	b	404324 <tigetstr@plt+0x2c04>
  404318:	add	x27, x0, #0x8
  40431c:	mov	w2, w23
  404320:	cbz	x20, 404364 <tigetstr@plt+0x2c44>
  404324:	ldr	x1, [x20]
  404328:	mov	x0, x25
  40432c:	bl	402430 <tigetstr@plt+0xd10>
  404330:	mov	w1, w0
  404334:	cmp	x24, x20
  404338:	mov	x0, x20
  40433c:	ldr	x20, [x20, #8]
  404340:	cbz	w1, 404318 <tigetstr@plt+0x2bf8>
  404344:	csel	x24, x24, x20, ne  // ne = any
  404348:	bl	401610 <free@plt>
  40434c:	ldr	x25, [x22]
  404350:	str	x20, [x27]
  404354:	mov	w28, w23
  404358:	add	w23, w23, #0x1
  40435c:	mov	w2, w23
  404360:	cbnz	x20, 404324 <tigetstr@plt+0x2c04>
  404364:	cmp	x24, #0x0
  404368:	ldr	w0, [sp, #104]
  40436c:	cset	w4, eq  // eq = none
  404370:	ldr	w5, [x19, #92]
  404374:	cmp	w28, #0x0
  404378:	csel	w6, w0, w26, ne  // ne = any
  40437c:	mov	x22, x24
  404380:	mov	x0, x25
  404384:	mov	w3, #0x0                   	// #0
  404388:	mov	w1, #0x1                   	// #1
  40438c:	bl	4034c0 <tigetstr@plt+0x1da0>
  404390:	cbnz	x22, 404078 <tigetstr@plt+0x2958>
  404394:	b	4040b8 <tigetstr@plt+0x2998>
  404398:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  40439c:	mov	x1, #0x0                   	// #0
  4043a0:	add	x0, x0, #0xe28
  4043a4:	bl	401650 <tgetstr@plt>
  4043a8:	cbz	x0, 403dd0 <tigetstr@plt+0x26b0>
  4043ac:	adrp	x2, 401000 <memcpy@plt-0x3d0>
  4043b0:	mov	w1, #0x1                   	// #1
  4043b4:	add	x2, x2, #0x6b0
  4043b8:	bl	401420 <tputs@plt>
  4043bc:	b	403dd0 <tigetstr@plt+0x26b0>
  4043c0:	ldr	w21, [x20, #60]
  4043c4:	cbz	w21, 403e20 <tigetstr@plt+0x2700>
  4043c8:	mov	w21, #0x1                   	// #1
  4043cc:	mov	w0, #0x28                  	// #40
  4043d0:	bl	4022f0 <tigetstr@plt+0xbd0>
  4043d4:	ldr	w0, [x19, #88]
  4043d8:	bl	403388 <tigetstr@plt+0x1c68>
  4043dc:	b	403e20 <tigetstr@plt+0x2700>
  4043e0:	ldr	w0, [x20, #60]
  4043e4:	mov	w21, w24
  4043e8:	cbz	w0, 403e20 <tigetstr@plt+0x2700>
  4043ec:	add	w21, w24, #0x1
  4043f0:	mov	w0, #0x2c                  	// #44
  4043f4:	b	4043d0 <tigetstr@plt+0x2cb0>
  4043f8:	add	w0, w24, #0x2
  4043fc:	cbz	w21, 4043c8 <tigetstr@plt+0x2ca8>
  404400:	mov	w21, w0
  404404:	mov	w0, #0x2c                  	// #44
  404408:	b	4043d0 <tigetstr@plt+0x2cb0>
  40440c:	ldr	x0, [x21, #16]
  404410:	mov	w23, w27
  404414:	mov	w26, w25
  404418:	mov	x20, #0x0                   	// #0
  40441c:	ldr	x24, [x0, #32]
  404420:	b	4042a0 <tigetstr@plt+0x2b80>
  404424:	ret
  404428:	adrp	x21, 404000 <tigetstr@plt+0x28e0>
  40442c:	add	x21, x21, #0xe00
  404430:	mov	w0, #0x2e                  	// #46
  404434:	nop
  404438:	bl	4022f0 <tigetstr@plt+0xbd0>
  40443c:	ldrb	w0, [x21, #1]!
  404440:	cbnz	w0, 404438 <tigetstr@plt+0x2d18>
  404444:	ldr	w0, [x20, #44]
  404448:	cbnz	w0, 403ff0 <tigetstr@plt+0x28d0>
  40444c:	b	404134 <tigetstr@plt+0x2a14>
  404450:	mov	w0, #0x28                  	// #40
  404454:	bl	4022f0 <tigetstr@plt+0xbd0>
  404458:	b	403de8 <tigetstr@plt+0x26c8>
  40445c:	bl	401440 <putc@plt>
  404460:	ldr	x1, [x25, #648]
  404464:	b	404018 <tigetstr@plt+0x28f8>
  404468:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40446c:	ldr	x1, [x0, #648]
  404470:	mov	w0, #0xa                   	// #10
  404474:	strb	wzr, [x20, #56]
  404478:	bl	401440 <putc@plt>
  40447c:	mov	w0, #0x1                   	// #1
  404480:	str	w0, [x23, #448]
  404484:	b	4040b8 <tigetstr@plt+0x2998>
  404488:	ldr	w0, [x19, #92]
  40448c:	bl	403388 <tigetstr@plt+0x1c68>
  404490:	b	403e74 <tigetstr@plt+0x2754>
  404494:	mov	w4, #0x1                   	// #1
  404498:	ldr	w5, [x19, #92]
  40449c:	mov	w6, w26
  4044a0:	mov	w2, w4
  4044a4:	mov	x24, #0x0                   	// #0
  4044a8:	b	40437c <tigetstr@plt+0x2c5c>
  4044ac:	cbnz	w27, 40440c <tigetstr@plt+0x2cec>
  4044b0:	ldr	x3, [x19, #168]
  4044b4:	mov	w6, w25
  4044b8:	ldr	w5, [x19, #92]
  4044bc:	mov	w4, w23
  4044c0:	cmp	x3, x22
  4044c4:	mov	w2, w23
  4044c8:	mov	w1, w23
  4044cc:	cset	w3, eq  // eq = none
  4044d0:	ldr	x0, [x22]
  4044d4:	ldp	x19, x20, [sp, #16]
  4044d8:	ldp	x21, x22, [sp, #32]
  4044dc:	ldp	x23, x24, [sp, #48]
  4044e0:	ldp	x25, x26, [sp, #64]
  4044e4:	ldp	x27, x28, [sp, #80]
  4044e8:	ldp	x29, x30, [sp], #112
  4044ec:	b	4034c0 <tigetstr@plt+0x1da0>
  4044f0:	cbz	x0, 40453c <tigetstr@plt+0x2e1c>
  4044f4:	stp	x29, x30, [sp, #-48]!
  4044f8:	mov	x29, sp
  4044fc:	stp	x19, x20, [sp, #16]
  404500:	mov	x19, x0
  404504:	ldr	w0, [x0, #92]
  404508:	mov	w20, w1
  40450c:	cmp	w0, w1
  404510:	b.eq	404540 <tigetstr@plt+0x2e20>  // b.none
  404514:	ldr	x19, [x19, #168]
  404518:	cbz	x19, 404530 <tigetstr@plt+0x2e10>
  40451c:	ldr	x0, [x19]
  404520:	mov	w1, w20
  404524:	bl	4044f0 <tigetstr@plt+0x2dd0>
  404528:	ldr	x19, [x19, #8]
  40452c:	cbnz	x19, 40451c <tigetstr@plt+0x2dfc>
  404530:	ldp	x19, x20, [sp, #16]
  404534:	ldp	x29, x30, [sp], #48
  404538:	ret
  40453c:	ret
  404540:	str	x21, [sp, #32]
  404544:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  404548:	add	x21, x21, #0x2a8
  40454c:	ldr	w0, [x21, #68]
  404550:	cbnz	w0, 404578 <tigetstr@plt+0x2e58>
  404554:	mov	w1, w20
  404558:	mov	x0, x19
  40455c:	bl	403da0 <tigetstr@plt+0x2680>
  404560:	mov	w0, #0x1                   	// #1
  404564:	str	w0, [x21, #68]
  404568:	ldp	x19, x20, [sp, #16]
  40456c:	ldr	x21, [sp, #32]
  404570:	ldp	x29, x30, [sp], #48
  404574:	ret
  404578:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  40457c:	mov	w0, #0xa                   	// #10
  404580:	ldr	x1, [x1, #648]
  404584:	bl	401440 <putc@plt>
  404588:	b	404554 <tigetstr@plt+0x2e34>
  40458c:	nop
  404590:	cmp	w0, #0x6
  404594:	b.hi	4045a8 <tigetstr@plt+0x2e88>  // b.pmore
  404598:	adrp	x1, 405000 <tigetstr@plt+0x38e0>
  40459c:	add	x1, x1, #0x210
  4045a0:	ldr	x0, [x1, w0, uxtw #3]
  4045a4:	ret
  4045a8:	mov	x0, #0x0                   	// #0
  4045ac:	ret
  4045b0:	stp	x29, x30, [sp, #-32]!
  4045b4:	mov	w2, #0x5                   	// #5
  4045b8:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4045bc:	mov	x29, sp
  4045c0:	stp	x19, x20, [sp, #16]
  4045c4:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  4045c8:	add	x1, x1, #0xe38
  4045cc:	ldr	x20, [x19, #624]
  4045d0:	mov	x0, #0x0                   	// #0
  4045d4:	bl	401660 <dcgettext@plt>
  4045d8:	mov	x1, x0
  4045dc:	adrp	x2, 404000 <tigetstr@plt+0x28e0>
  4045e0:	mov	x0, x20
  4045e4:	add	x2, x2, #0xe50
  4045e8:	bl	4016d0 <fprintf@plt>
  4045ec:	ldr	x20, [x19, #624]
  4045f0:	mov	w2, #0x5                   	// #5
  4045f4:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4045f8:	mov	x0, #0x0                   	// #0
  4045fc:	add	x1, x1, #0xe58
  404600:	bl	401660 <dcgettext@plt>
  404604:	mov	x1, x0
  404608:	mov	x0, x20
  40460c:	bl	4016d0 <fprintf@plt>
  404610:	ldr	x19, [x19, #624]
  404614:	mov	w2, #0x5                   	// #5
  404618:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  40461c:	mov	x0, #0x0                   	// #0
  404620:	add	x1, x1, #0xe98
  404624:	bl	401660 <dcgettext@plt>
  404628:	mov	x1, x0
  40462c:	mov	x0, x19
  404630:	ldp	x19, x20, [sp, #16]
  404634:	ldp	x29, x30, [sp], #32
  404638:	b	4016d0 <fprintf@plt>
  40463c:	nop
  404640:	stp	x29, x30, [sp, #-64]!
  404644:	mov	x29, sp
  404648:	stp	x19, x20, [sp, #16]
  40464c:	adrp	x20, 415000 <tigetstr@plt+0x138e0>
  404650:	add	x20, x20, #0xdc8
  404654:	stp	x21, x22, [sp, #32]
  404658:	adrp	x21, 415000 <tigetstr@plt+0x138e0>
  40465c:	add	x21, x21, #0xdc0
  404660:	sub	x20, x20, x21
  404664:	mov	w22, w0
  404668:	stp	x23, x24, [sp, #48]
  40466c:	mov	x23, x1
  404670:	mov	x24, x2
  404674:	bl	401390 <memcpy@plt-0x40>
  404678:	cmp	xzr, x20, asr #3
  40467c:	b.eq	4046a8 <tigetstr@plt+0x2f88>  // b.none
  404680:	asr	x20, x20, #3
  404684:	mov	x19, #0x0                   	// #0
  404688:	ldr	x3, [x21, x19, lsl #3]
  40468c:	mov	x2, x24
  404690:	add	x19, x19, #0x1
  404694:	mov	x1, x23
  404698:	mov	w0, w22
  40469c:	blr	x3
  4046a0:	cmp	x20, x19
  4046a4:	b.ne	404688 <tigetstr@plt+0x2f68>  // b.any
  4046a8:	ldp	x19, x20, [sp, #16]
  4046ac:	ldp	x21, x22, [sp, #32]
  4046b0:	ldp	x23, x24, [sp, #48]
  4046b4:	ldp	x29, x30, [sp], #64
  4046b8:	ret
  4046bc:	nop
  4046c0:	ret

Disassembly of section .fini:

00000000004046c4 <.fini>:
  4046c4:	stp	x29, x30, [sp, #-16]!
  4046c8:	mov	x29, sp
  4046cc:	ldp	x29, x30, [sp], #16
  4046d0:	ret
