// Seed: 73653544
module module_0;
  reg  id_2;
  wire id_3;
  always
    if (1'b0)
      if (-1'h0) #1 id_1 <= -1;
      else;
    else if (id_2) id_2 <= 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  parameter id_4 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  supply0 id_5, id_6;
  if (id_4) wand id_7 = 1;
  else if (id_4) wire id_8, id_9;
  assign id_7 = id_6;
endmodule
