{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 17 22:43:56 2009 " "Info: Processing started: Sun May 17 22:43:56 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verlichting -c verlichting " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off verlichting -c verlichting" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../klok/klok.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../klok/klok.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 klok-gedrag " "Info: Found design unit 1: klok-gedrag" {  } { { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 klok " "Info: Found entity 1: klok" {  } { { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../decoder/decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-gedrag " "Info: Found design unit 1: decoder-gedrag" {  } { { "../decoder/decoder.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/decoder/decoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "../decoder/decoder.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/decoder/decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../tienteller/tienteller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../tienteller/tienteller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tienteller-gedrag " "Info: Found design unit 1: tienteller-gedrag" {  } { { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/tienteller/tienteller.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 tienteller " "Info: Found entity 1: tienteller" {  } { { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/tienteller/tienteller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Knipperen/knipperen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Knipperen/knipperen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 knipperen-gedrag " "Info: Found design unit 1: knipperen-gedrag" {  } { { "../Knipperen/knipperen.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/Knipperen/knipperen.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 knipperen " "Info: Found entity 1: knipperen" {  } { { "../Knipperen/knipperen.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/Knipperen/knipperen.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../branden/branden.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../branden/branden.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branden-gedrag " "Info: Found design unit 1: branden-gedrag" {  } { { "../branden/branden.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/branden/branden.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 branden " "Info: Found entity 1: branden" {  } { { "../branden/branden.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/branden/branden.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verlichting.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file verlichting.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verlichting-gedrag " "Info: Found design unit 1: verlichting-gedrag" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 verlichting " "Info: Found entity 1: verlichting" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "verlichting " "Info: Elaborating entity \"verlichting\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "klok klok:cl " "Info: Elaborating entity \"klok\" for hierarchy \"klok:cl\"" {  } { { "verlichting.vhd" "cl" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:ASCII " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:ASCII\"" {  } { { "verlichting.vhd" "ASCII" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branden branden:Knop1 " "Info: Elaborating entity \"branden\" for hierarchy \"branden:Knop1\"" {  } { { "verlichting.vhd" "Knop1" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tienteller branden:Knop1\|tienteller:teller " "Info: Elaborating entity \"tienteller\" for hierarchy \"branden:Knop1\|tienteller:teller\"" {  } { { "../branden/branden.vhd" "teller" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/branden/branden.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "knipperen knipperen:Knop8 " "Info: Elaborating entity \"knipperen\" for hierarchy \"knipperen:Knop8\"" {  } { { "verlichting.vhd" "Knop8" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/tienteller/tienteller.vhd" 8 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "598 " "Info: Implemented 598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Info: Implemented 59 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "531 " "Info: Implemented 531 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 17 22:44:07 2009 " "Info: Processing ended: Sun May 17 22:44:07 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 17 22:44:10 2009 " "Info: Processing started: Sun May 17 22:44:10 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off verlichting -c verlichting " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off verlichting -c verlichting" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "verlichting EPM2210F324C3 " "Info: Selected device EPM2210F324C3 for design \"verlichting\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 67 " "Warning: No exact pin location assignment(s) for 2 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stier_beta " "Info: Pin stier_beta not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { stier_beta } } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 39 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stier_beta } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clear " "Info: Pin clear not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { clear } } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 7 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock Global clock in PIN J6 " "Info: Automatically promoted signal \"clock\" to use Global clock in PIN J6" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "klok:cl\|s_klok Global clock " "Info: Automatically promoted some destinations of signal \"klok:cl\|s_klok\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "klok:cl\|s_klok " "Info: Destination \"klok:cl\|s_klok\" may be non-global or may not use global clock" {  } { { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 20 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cassiopeia~0 " "Info: Destination \"cassiopeia~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 9 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cepheus~0 " "Info: Destination \"cepheus~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 10 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "draak~0 " "Info: Destination \"draak~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 11 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "grote_beer~0 " "Info: Destination \"grote_beer~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "kleine_beer~0 " "Info: Destination \"kleine_beer~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 13 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "poolster~0 " "Info: Destination \"poolster~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 14 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "andromeda~0 " "Info: Destination \"andromeda~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 15 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "knipperen:Knop8\|knipperen " "Info: Destination \"knipperen:Knop8\|knipperen\" may be non-global or may not use global clock" {  } { { "../Knipperen/knipperen.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/Knipperen/knipperen.vhd" 8 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pegasus~0 " "Info: Destination \"pegasus~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 18 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 0}  } { { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clear Global clock in PIN K6 " "Info: Automatically promoted some destinations of signal \"clear\" to use Global clock in PIN K6" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "klok:cl\|s_klok " "Info: Destination \"klok:cl\|s_klok\" may be non-global or may not use global clock" {  } { { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 20 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cassiopeia~0 " "Info: Destination \"cassiopeia~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 9 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cepheus~0 " "Info: Destination \"cepheus~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 10 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "draak~0 " "Info: Destination \"draak~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 11 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "grote_beer~0 " "Info: Destination \"grote_beer~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "kleine_beer~0 " "Info: Destination \"kleine_beer~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 13 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "poolster~0 " "Info: Destination \"poolster~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 14 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "andromeda~0 " "Info: Destination \"andromeda~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 15 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "knipperen:Knop8\|knipperen " "Info: Destination \"knipperen:Knop8\|knipperen\" may be non-global or may not use global clock" {  } { { "../Knipperen/knipperen.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/Knipperen/knipperen.vhd" 8 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pegasus~0 " "Info: Destination \"pegasus~0\" may be non-global or may not use global clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 18 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 0}  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "decoder:ASCII\|Ram0~899 Global clock " "Info: Automatically promoted signal \"decoder:ASCII\|Ram0~899\" to use Global clock" {  } { { "../decoder/decoder.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/decoder/decoder.vhd" 16 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 24 44 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 42 24 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 42 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 66 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.019 ns register pin " "Info: Estimated most critical path is register to pin delay of 6.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns knipperen:Knop51\|tienteller:teller\|teller 1 REG LAB_X8_Y13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y13; Fanout = 8; REG Node = 'knipperen:Knop51\|tienteller:teller\|teller'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { knipperen:Knop51|tienteller:teller|teller } "NODE_NAME" } } { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/tienteller/tienteller.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.054 ns) + CELL(0.319 ns) 2.373 ns pegasus~0 2 COMB LAB_X10_Y8 1 " "Info: 2: + IC(2.054 ns) + CELL(0.319 ns) = 2.373 ns; Loc. = LAB_X10_Y8; Fanout = 1; COMB Node = 'pegasus~0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { knipperen:Knop51|tienteller:teller|teller pegasus~0 } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(1.454 ns) 6.019 ns pegasus 3 PIN PIN_E4 0 " "Info: 3: + IC(2.192 ns) + CELL(1.454 ns) = 6.019 ns; Loc. = PIN_E4; Fanout = 0; PIN Node = 'pegasus'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.646 ns" { pegasus~0 pegasus } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 29.46 % ) " "Info: Total cell delay = 1.773 ns ( 29.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.246 ns ( 70.54 % ) " "Info: Total interconnect delay = 4.246 ns ( 70.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.019 ns" { knipperen:Knop51|tienteller:teller|teller pegasus~0 pegasus } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X10_Y14 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X10_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 17 22:44:15 2009 " "Info: Processing ended: Sun May 17 22:44:15 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 17 22:44:19 2009 " "Info: Processing started: Sun May 17 22:44:19 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off verlichting -c verlichting " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off verlichting -c verlichting" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 17 22:44:21 2009 " "Info: Processing ended: Sun May 17 22:44:21 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 17 22:44:23 2009 " "Info: Processing started: Sun May 17 22:44:23 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off verlichting -c verlichting " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off verlichting -c verlichting" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 7 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "klok:cl\|s_klok " "Info: Detected ripple clock \"klok:cl\|s_klok\" as buffer" {  } { { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 20 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "klok:cl\|s_klok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register klok:cl\|\\deler:cnt\[1\] register klok:cl\|\\deler:cnt\[6\] 167.53 MHz 5.969 ns Internal " "Info: Clock \"clock\" has Internal fmax of 167.53 MHz between source register \"klok:cl\|\\deler:cnt\[1\]\" and destination register \"klok:cl\|\\deler:cnt\[6\]\" (period= 5.969 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.526 ns + Longest register register " "Info: + Longest register to register delay is 5.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns klok:cl\|\\deler:cnt\[1\] 1 REG LC_X12_Y4_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y4_N2; Fanout = 4; REG Node = 'klok:cl\|\\deler:cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { klok:cl|\deler:cnt[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.571 ns) 1.363 ns klok:cl\|Equal0~360 2 COMB LC_X12_Y4_N3 1 " "Info: 2: + IC(0.792 ns) + CELL(0.571 ns) = 1.363 ns; Loc. = LC_X12_Y4_N3; Fanout = 1; COMB Node = 'klok:cl\|Equal0~360'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { klok:cl|\deler:cnt[1] klok:cl|Equal0~360 } "NODE_NAME" } } { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.319 ns) 3.195 ns klok:cl\|Equal0~361 3 COMB LC_X14_Y3_N0 14 " "Info: 3: + IC(1.513 ns) + CELL(0.319 ns) = 3.195 ns; Loc. = LC_X14_Y3_N0; Fanout = 14; COMB Node = 'klok:cl\|Equal0~361'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { klok:cl|Equal0~360 klok:cl|Equal0~361 } "NODE_NAME" } } { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.369 ns) 5.526 ns klok:cl\|\\deler:cnt\[6\] 4 REG LC_X11_Y4_N2 4 " "Info: 4: + IC(1.962 ns) + CELL(0.369 ns) = 5.526 ns; Loc. = LC_X11_Y4_N2; Fanout = 4; REG Node = 'klok:cl\|\\deler:cnt\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { klok:cl|Equal0~361 klok:cl|\deler:cnt[6] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 22.78 % ) " "Info: Total cell delay = 1.259 ns ( 22.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.267 ns ( 77.22 % ) " "Info: Total interconnect delay = 4.267 ns ( 77.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.526 ns" { klok:cl|\deler:cnt[1] klok:cl|Equal0~360 klok:cl|Equal0~361 klok:cl|\deler:cnt[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.526 ns" { klok:cl|\deler:cnt[1] {} klok:cl|Equal0~360 {} klok:cl|Equal0~361 {} klok:cl|\deler:cnt[6] {} } { 0.000ns 0.792ns 1.513ns 1.962ns } { 0.000ns 0.571ns 0.319ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clock 1 CLK PIN_J6 33 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns klok:cl\|\\deler:cnt\[6\] 2 REG LC_X11_Y4_N2 4 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X11_Y4_N2; Fanout = 4; REG Node = 'klok:cl\|\\deler:cnt\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clock klok:cl|\deler:cnt[6] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock klok:cl|\deler:cnt[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} klok:cl|\deler:cnt[6] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clock 1 CLK PIN_J6 33 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns klok:cl\|\\deler:cnt\[1\] 2 REG LC_X12_Y4_N2 4 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X12_Y4_N2; Fanout = 4; REG Node = 'klok:cl\|\\deler:cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clock klok:cl|\deler:cnt[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock klok:cl|\deler:cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} klok:cl|\deler:cnt[1] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock klok:cl|\deler:cnt[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} klok:cl|\deler:cnt[6] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock klok:cl|\deler:cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} klok:cl|\deler:cnt[1] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.526 ns" { klok:cl|\deler:cnt[1] klok:cl|Equal0~360 klok:cl|Equal0~361 klok:cl|\deler:cnt[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.526 ns" { klok:cl|\deler:cnt[1] {} klok:cl|Equal0~360 {} klok:cl|Equal0~361 {} klok:cl|\deler:cnt[6] {} } { 0.000ns 0.792ns 1.513ns 1.962ns } { 0.000ns 0.571ns 0.319ns 0.369ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock klok:cl|\deler:cnt[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} klok:cl|\deler:cnt[6] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock klok:cl|\deler:cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} klok:cl|\deler:cnt[1] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "klok:cl\|s_klok clear clock 1.951 ns register " "Info: tsu for register \"klok:cl\|s_klok\" (data pin = \"clear\", clock pin = \"clock\") is 1.951 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.215 ns + Longest pin register " "Info: + Longest pin to register delay is 4.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clear 1 PIN PIN_K6 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 90; PIN Node = 'clear'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.119 ns) + CELL(0.369 ns) 4.215 ns klok:cl\|s_klok 2 REG LC_X14_Y3_N6 333 " "Info: 2: + IC(3.119 ns) + CELL(0.369 ns) = 4.215 ns; Loc. = LC_X14_Y3_N6; Fanout = 333; REG Node = 'klok:cl\|s_klok'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { clear klok:cl|s_klok } "NODE_NAME" } } { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 26.00 % ) " "Info: Total cell delay = 1.096 ns ( 26.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.119 ns ( 74.00 % ) " "Info: Total interconnect delay = 3.119 ns ( 74.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.215 ns" { clear klok:cl|s_klok } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.215 ns" { clear {} clear~combout {} klok:cl|s_klok {} } { 0.000ns 0.000ns 3.119ns } { 0.000ns 0.727ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clock 1 CLK PIN_J6 33 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns klok:cl\|s_klok 2 REG LC_X14_Y3_N6 333 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X14_Y3_N6; Fanout = 333; REG Node = 'klok:cl\|s_klok'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clock klok:cl|s_klok } "NODE_NAME" } } { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock klok:cl|s_klok } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} klok:cl|s_klok {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.215 ns" { clear klok:cl|s_klok } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.215 ns" { clear {} clear~combout {} klok:cl|s_klok {} } { 0.000ns 0.000ns 3.119ns } { 0.000ns 0.727ns 0.369ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock klok:cl|s_klok } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} klok:cl|s_klok {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock voerman_alpha knipperen:Knop55\|tienteller:teller\|teller 11.380 ns register " "Info: tco from clock \"clock\" to destination pin \"voerman_alpha\" through register \"knipperen:Knop55\|tienteller:teller\|teller\" is 11.380 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.316 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clock 1 CLK PIN_J6 33 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns klok:cl\|s_klok 2 REG LC_X14_Y3_N6 333 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X14_Y3_N6; Fanout = 333; REG Node = 'klok:cl\|s_klok'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { clock klok:cl|s_klok } "NODE_NAME" } } { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.574 ns) 5.316 ns knipperen:Knop55\|tienteller:teller\|teller 3 REG LC_X14_Y10_N0 7 " "Info: 3: + IC(2.035 ns) + CELL(0.574 ns) = 5.316 ns; Loc. = LC_X14_Y10_N0; Fanout = 7; REG Node = 'knipperen:Knop55\|tienteller:teller\|teller'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { klok:cl|s_klok knipperen:Knop55|tienteller:teller|teller } "NODE_NAME" } } { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/tienteller/tienteller.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 39.69 % ) " "Info: Total cell delay = 2.110 ns ( 39.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.206 ns ( 60.31 % ) " "Info: Total interconnect delay = 3.206 ns ( 60.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { clock klok:cl|s_klok knipperen:Knop55|tienteller:teller|teller } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { clock {} clock~combout {} klok:cl|s_klok {} knipperen:Knop55|tienteller:teller|teller {} } { 0.000ns 0.000ns 1.171ns 2.035ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/tienteller/tienteller.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.829 ns + Longest register pin " "Info: + Longest register to pin delay is 5.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns knipperen:Knop55\|tienteller:teller\|teller 1 REG LC_X14_Y10_N0 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y10_N0; Fanout = 7; REG Node = 'knipperen:Knop55\|tienteller:teller\|teller'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { knipperen:Knop55|tienteller:teller|teller } "NODE_NAME" } } { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/tienteller/tienteller.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.319 ns) 2.109 ns voerman_alpha~0 2 COMB LC_X12_Y12_N9 1 " "Info: 2: + IC(1.790 ns) + CELL(0.319 ns) = 2.109 ns; Loc. = LC_X12_Y12_N9; Fanout = 1; COMB Node = 'voerman_alpha~0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.109 ns" { knipperen:Knop55|tienteller:teller|teller voerman_alpha~0 } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.266 ns) + CELL(1.454 ns) 5.829 ns voerman_alpha 3 PIN PIN_H4 0 " "Info: 3: + IC(2.266 ns) + CELL(1.454 ns) = 5.829 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = 'voerman_alpha'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.720 ns" { voerman_alpha~0 voerman_alpha } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 30.42 % ) " "Info: Total cell delay = 1.773 ns ( 30.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.056 ns ( 69.58 % ) " "Info: Total interconnect delay = 4.056 ns ( 69.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { knipperen:Knop55|tienteller:teller|teller voerman_alpha~0 voerman_alpha } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { knipperen:Knop55|tienteller:teller|teller {} voerman_alpha~0 {} voerman_alpha {} } { 0.000ns 1.790ns 2.266ns } { 0.000ns 0.319ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { clock klok:cl|s_klok knipperen:Knop55|tienteller:teller|teller } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { clock {} clock~combout {} klok:cl|s_klok {} knipperen:Knop55|tienteller:teller|teller {} } { 0.000ns 0.000ns 1.171ns 2.035ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { knipperen:Knop55|tienteller:teller|teller voerman_alpha~0 voerman_alpha } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { knipperen:Knop55|tienteller:teller|teller {} voerman_alpha~0 {} voerman_alpha {} } { 0.000ns 1.790ns 2.266ns } { 0.000ns 0.319ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clear voerman_alpha 6.608 ns Longest " "Info: Longest tpd from source pin \"clear\" to destination pin \"voerman_alpha\" is 6.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clear 1 PIN PIN_K6 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 90; PIN Node = 'clear'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.462 ns) 2.888 ns voerman_alpha~0 2 COMB LC_X12_Y12_N9 1 " "Info: 2: + IC(1.699 ns) + CELL(0.462 ns) = 2.888 ns; Loc. = LC_X12_Y12_N9; Fanout = 1; COMB Node = 'voerman_alpha~0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { clear voerman_alpha~0 } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.266 ns) + CELL(1.454 ns) 6.608 ns voerman_alpha 3 PIN PIN_H4 0 " "Info: 3: + IC(2.266 ns) + CELL(1.454 ns) = 6.608 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = 'voerman_alpha'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.720 ns" { voerman_alpha~0 voerman_alpha } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.643 ns ( 40.00 % ) " "Info: Total cell delay = 2.643 ns ( 40.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.965 ns ( 60.00 % ) " "Info: Total interconnect delay = 3.965 ns ( 60.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.608 ns" { clear voerman_alpha~0 voerman_alpha } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.608 ns" { clear {} clear~combout {} voerman_alpha~0 {} voerman_alpha {} } { 0.000ns 0.000ns 1.699ns 2.266ns } { 0.000ns 0.727ns 0.462ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "klok:cl\|s_klok clear clock -1.605 ns register " "Info: th for register \"klok:cl\|s_klok\" (data pin = \"clear\", clock pin = \"clock\") is -1.605 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.472 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clock 1 CLK PIN_J6 33 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 33; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns klok:cl\|s_klok 2 REG LC_X14_Y3_N6 333 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X14_Y3_N6; Fanout = 333; REG Node = 'klok:cl\|s_klok'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clock klok:cl|s_klok } "NODE_NAME" } } { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock klok:cl|s_klok } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} klok:cl|s_klok {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.215 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clear 1 PIN PIN_K6 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 90; PIN Node = 'clear'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "verlichting.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting/verlichting.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.119 ns) + CELL(0.369 ns) 4.215 ns klok:cl\|s_klok 2 REG LC_X14_Y3_N6 333 " "Info: 2: + IC(3.119 ns) + CELL(0.369 ns) = 4.215 ns; Loc. = LC_X14_Y3_N6; Fanout = 333; REG Node = 'klok:cl\|s_klok'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { clear klok:cl|s_klok } "NODE_NAME" } } { "../klok/klok.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/klok/klok.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 26.00 % ) " "Info: Total cell delay = 1.096 ns ( 26.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.119 ns ( 74.00 % ) " "Info: Total interconnect delay = 3.119 ns ( 74.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.215 ns" { clear klok:cl|s_klok } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.215 ns" { clear {} clear~combout {} klok:cl|s_klok {} } { 0.000ns 0.000ns 3.119ns } { 0.000ns 0.727ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock klok:cl|s_klok } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} klok:cl|s_klok {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.215 ns" { clear klok:cl|s_klok } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.215 ns" { clear {} clear~combout {} klok:cl|s_klok {} } { 0.000ns 0.000ns 3.119ns } { 0.000ns 0.727ns 0.369ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 17 22:44:26 2009 " "Info: Processing ended: Sun May 17 22:44:26 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
