Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Fri Nov 16 23:36:48 2018
| Host             : geralt-Lenovo-Y50-70 running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.617        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.921        |
| Device Static (W)        | 0.696        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 96.5         |
| Junction Temperature (C) | 28.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.201 |        3 |       --- |             --- |
| CLB Logic                |     0.094 |   169736 |       --- |             --- |
|   LUT as Logic           |     0.066 |    68382 |    230400 |           29.68 |
|   LUT as Distributed RAM |     0.020 |      722 |    101760 |            0.71 |
|   Register               |     0.004 |    78622 |    460800 |           17.06 |
|   CARRY8                 |     0.002 |     1581 |     28800 |            5.49 |
|   LUT as Shift Register  |     0.002 |      251 |    101760 |            0.25 |
|   Others                 |     0.000 |     1593 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     6121 |    230400 |            2.66 |
|   BUFG                   |     0.000 |        2 |        64 |            3.13 |
| Signals                  |     0.141 |   131116 |       --- |             --- |
| Block RAM                |     0.211 |       93 |       312 |           29.81 |
| DSPs                     |     0.006 |       32 |      1728 |            1.85 |
| PS8                      |     2.268 |        1 |       --- |             --- |
| Static Power             |     0.696 |          |           |                 |
|   PS Static              |     0.101 |          |           |                 |
|   PL Static              |     0.595 |          |           |                 |
| Total                    |     3.617 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.906 |       0.753 |      0.153 |
| Vccint_io       |       0.850 |     0.071 |       0.000 |      0.071 |
| Vccbram         |       0.850 |     0.018 |       0.016 |      0.002 |
| Vccaux          |       1.800 |     0.147 |       0.000 |      0.147 |
| Vccaux_io       |       1.800 |     0.055 |       0.000 |      0.055 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.097 |       1.062 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.255 |       0.248 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.527 |       0.522 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.525 |       0.491 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.013 |       0.012 |      0.001 |
| VCCO_PSIO0_500  |       3.300 |     0.005 |       0.004 |      0.001 |
| VCCO_PSIO1_501  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_VCU      |       0.900 |     0.027 |       0.000 |      0.027 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+--------------------------------------------------------+-----------------+
| Clock    | Domain                                                 | Constraint (ns) |
+----------+--------------------------------------------------------+-----------------+
| clk_pl_0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.3 |
+----------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                  |     2.921 |
|   design_1_i                                                                                      |     2.921 |
|     axi_apb_bridge_0                                                                              |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         APB_MASTER_IF_MODULE                                                                      |    <0.001 |
|         AXILITE_SLAVE_IF_MODULE                                                                   |    <0.001 |
|         MULTIPLEXOR_MODULE                                                                        |    <0.001 |
|     nvdla_0                                                                                       |     0.597 |
|       inst                                                                                        |     0.597 |
|         DLA                                                                                       |     0.597 |
|           u_partition_a                                                                           |     0.030 |
|             u_NV_NVDLA_cacc                                                                       |     0.030 |
|               u_assembly_buffer                                                                   |     0.011 |
|                 u_accu_abuf_0                                                                     |     0.011 |
|               u_assembly_ctrl                                                                     |    <0.001 |
|               u_calculator                                                                        |     0.006 |
|                 u_cell_int8_0                                                                     |    <0.001 |
|                 u_cell_int8_1                                                                     |    <0.001 |
|                 u_cell_int8_2                                                                     |    <0.001 |
|                 u_cell_int8_3                                                                     |    <0.001 |
|                 u_cell_int8_4                                                                     |    <0.001 |
|                 u_cell_int8_5                                                                     |    <0.001 |
|                 u_cell_int8_6                                                                     |    <0.001 |
|                 u_cell_int8_7                                                                     |    <0.001 |
|               u_delivery_buffer                                                                   |     0.010 |
|                 u_accu_dbuf                                                                       |     0.010 |
|               u_delivery_ctrl                                                                     |    <0.001 |
|               u_regfile                                                                           |     0.001 |
|                 u_dual_reg_d0                                                                     |    <0.001 |
|                 u_dual_reg_d1                                                                     |    <0.001 |
|                 u_single_reg                                                                      |    <0.001 |
|               u_slcg_cell_0                                                                       |    <0.001 |
|                 nvdla_core_clk_slcg_0                                                             |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|               u_slcg_op_2                                                                         |    <0.001 |
|                 nvdla_core_clk_slcg_0                                                             |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|           u_partition_c                                                                           |     0.330 |
|             u_NV_NVDLA_cbuf                                                                       |     0.191 |
|               u_cbuf_ram_bank0_ram0                                                               |     0.002 |
|               u_cbuf_ram_bank0_ram1                                                               |     0.002 |
|               u_cbuf_ram_bank10_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank10_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank11_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank11_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank12_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank12_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank13_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank13_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank14_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank14_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank15_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank15_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank16_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank16_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank17_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank17_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank18_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank18_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank19_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank19_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank1_ram0                                                               |     0.002 |
|               u_cbuf_ram_bank1_ram1                                                               |     0.002 |
|               u_cbuf_ram_bank20_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank20_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank21_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank21_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank22_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank22_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank23_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank23_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank24_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank24_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank25_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank25_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank26_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank26_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank27_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank27_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank28_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank28_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank29_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank29_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank2_ram0                                                               |     0.002 |
|               u_cbuf_ram_bank2_ram1                                                               |     0.002 |
|               u_cbuf_ram_bank30_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank30_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank31_ram0                                                              |     0.002 |
|               u_cbuf_ram_bank31_ram1                                                              |     0.002 |
|               u_cbuf_ram_bank3_ram0                                                               |     0.002 |
|               u_cbuf_ram_bank3_ram1                                                               |     0.002 |
|               u_cbuf_ram_bank4_ram0                                                               |     0.002 |
|               u_cbuf_ram_bank4_ram1                                                               |     0.002 |
|               u_cbuf_ram_bank5_ram0                                                               |     0.002 |
|               u_cbuf_ram_bank5_ram1                                                               |     0.002 |
|               u_cbuf_ram_bank6_ram0                                                               |     0.002 |
|               u_cbuf_ram_bank6_ram1                                                               |     0.002 |
|               u_cbuf_ram_bank7_ram0                                                               |     0.002 |
|               u_cbuf_ram_bank7_ram1                                                               |     0.002 |
|               u_cbuf_ram_bank8_ram0                                                               |     0.002 |
|               u_cbuf_ram_bank8_ram1                                                               |     0.002 |
|               u_cbuf_ram_bank9_ram0                                                               |     0.002 |
|               u_cbuf_ram_bank9_ram1                                                               |     0.002 |
|             u_NV_NVDLA_cdma                                                                       |     0.107 |
|               u_cvt                                                                               |     0.015 |
|                 u_cell_0                                                                          |     0.001 |
|                   pipe_p3                                                                         |    <0.001 |
|                 u_cell_1                                                                          |     0.001 |
|                   pipe_p3                                                                         |    <0.001 |
|                 u_cell_2                                                                          |     0.001 |
|                   pipe_p3                                                                         |    <0.001 |
|                 u_cell_3                                                                          |     0.001 |
|                   pipe_p3                                                                         |    <0.001 |
|                 u_cell_4                                                                          |     0.001 |
|                   pipe_p3                                                                         |    <0.001 |
|                 u_cell_5                                                                          |     0.001 |
|                   pipe_p3                                                                         |    <0.001 |
|                 u_cell_6                                                                          |     0.001 |
|                   pipe_p3                                                                         |    <0.001 |
|                 u_cell_7                                                                          |     0.001 |
|                   pipe_p1                                                                         |    <0.001 |
|                   pipe_p2                                                                         |    <0.001 |
|                   pipe_p3                                                                         |    <0.001 |
|               u_dc                                                                                |     0.006 |
|                 NV_NVDLA_PDP_RDMA_rdreq                                                           |    <0.001 |
|                 u_fifo                                                                            |    <0.001 |
|                   clk_mgate                                                                       |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|               u_dma_mux                                                                           |    <0.001 |
|               u_img                                                                               |     0.023 |
|                 u_ctrl                                                                            |     0.001 |
|                 u_pack                                                                            |     0.012 |
|                 u_sg                                                                              |     0.009 |
|                   NV_NVDLA_PDP_RDMA_rdreq                                                         |    <0.001 |
|                   u_NV_NVDLA_CDMA_IMG_fifo                                                        |    <0.001 |
|                     clk_mgate                                                                     |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                   u_NV_NVDLA_CDMA_IMG_sg2pack_fifo                                                |     0.003 |
|                     clk_mgate                                                                     |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |     0.003 |
|               u_regfile                                                                           |     0.009 |
|                 u_dual_reg_d0                                                                     |     0.003 |
|                 u_dual_reg_d1                                                                     |     0.004 |
|                 u_single_reg                                                                      |    <0.001 |
|               u_shared_buffer                                                                     |     0.046 |
|                 u_shared_buffer_00                                                                |     0.004 |
|                 u_shared_buffer_01                                                                |     0.002 |
|                 u_shared_buffer_02                                                                |     0.002 |
|                 u_shared_buffer_03                                                                |     0.002 |
|                 u_shared_buffer_04                                                                |     0.004 |
|                 u_shared_buffer_05                                                                |     0.002 |
|                 u_shared_buffer_06                                                                |     0.002 |
|                 u_shared_buffer_07                                                                |     0.002 |
|                 u_shared_buffer_08                                                                |     0.003 |
|                 u_shared_buffer_09                                                                |     0.002 |
|                 u_shared_buffer_10                                                                |     0.002 |
|                 u_shared_buffer_11                                                                |     0.002 |
|                 u_shared_buffer_12                                                                |     0.003 |
|                 u_shared_buffer_13                                                                |     0.002 |
|                 u_shared_buffer_14                                                                |     0.002 |
|                 u_shared_buffer_15                                                                |     0.002 |
|               u_slcg_dc                                                                           |    <0.001 |
|                 nvdla_core_clk_slcg_0                                                             |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|               u_slcg_hls                                                                          |    <0.001 |
|                 nvdla_core_clk_slcg_0                                                             |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|               u_slcg_img                                                                          |    <0.001 |
|                 nvdla_core_clk_slcg_0                                                             |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|               u_slcg_mux                                                                          |    <0.001 |
|                 nvdla_core_clk_slcg_0                                                             |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|               u_status                                                                            |     0.003 |
|               u_wt                                                                                |     0.005 |
|                 NV_NVDLA_PDP_RDMA_rdreq                                                           |    <0.001 |
|                 u_fifo                                                                            |    <0.001 |
|                   clk_mgate                                                                       |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|             u_NV_NVDLA_csc                                                                        |     0.032 |
|               u_dl                                                                                |     0.013 |
|               u_regfile                                                                           |     0.002 |
|                 u_dual_reg_d0                                                                     |     0.001 |
|                 u_dual_reg_d1                                                                     |    <0.001 |
|                 u_single_reg                                                                      |    <0.001 |
|               u_sg                                                                                |     0.005 |
|                 u_dat_fifo                                                                        |    <0.001 |
|                   clk_mgate                                                                       |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |    <0.001 |
|                 u_wt_fifo                                                                         |     0.002 |
|                   clk_mgate                                                                       |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |     0.001 |
|               u_slcg_op_2                                                                         |    <0.001 |
|                 nvdla_core_clk_slcg_0                                                             |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|               u_wl                                                                                |     0.012 |
|                 u_dec                                                                             |     0.002 |
|             u_global_csc_clk_ovr_on_sync                                                          |    <0.001 |
|               sync_0                                                                              |    <0.001 |
|                 NV_GENERIC_CELL                                                                   |    <0.001 |
|           u_partition_ma                                                                          |     0.005 |
|             u_NV_NVDLA_cmac                                                                       |     0.005 |
|               u_core                                                                              |     0.005 |
|                 u_active                                                                          |     0.003 |
|                 u_mac_0                                                                           |    <0.001 |
|                 u_mac_1                                                                           |    <0.001 |
|                 u_mac_2                                                                           |    <0.001 |
|                 u_mac_3                                                                           |    <0.001 |
|                 u_rt_in                                                                           |     0.001 |
|                 u_rt_out                                                                          |    <0.001 |
|                 u_slcg_op_6                                                                       |    <0.001 |
|                   nvdla_core_clk_slcg_0                                                           |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|               u_reg                                                                               |    <0.001 |
|                 u_dual_reg_d0                                                                     |    <0.001 |
|                 u_dual_reg_d1                                                                     |    <0.001 |
|                 u_single_reg                                                                      |    <0.001 |
|             u_global_clk_ovr_on_sync                                                              |    <0.001 |
|               sync_0                                                                              |    <0.001 |
|                 NV_GENERIC_CELL                                                                   |    <0.001 |
|           u_partition_mb                                                                          |     0.005 |
|             u_NV_NVDLA_cmac                                                                       |     0.005 |
|               u_core                                                                              |     0.005 |
|                 u_active                                                                          |     0.003 |
|                 u_mac_0                                                                           |    <0.001 |
|                 u_mac_1                                                                           |    <0.001 |
|                 u_mac_2                                                                           |    <0.001 |
|                 u_mac_3                                                                           |    <0.001 |
|                 u_rt_in                                                                           |     0.001 |
|                 u_rt_out                                                                          |    <0.001 |
|                 u_slcg_op_6                                                                       |    <0.001 |
|                   nvdla_core_clk_slcg_0                                                           |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|               u_reg                                                                               |    <0.001 |
|                 u_dual_reg_d0                                                                     |    <0.001 |
|                 u_dual_reg_d1                                                                     |    <0.001 |
|                 u_single_reg                                                                      |    <0.001 |
|           u_partition_o                                                                           |     0.174 |
|             u_NV_NVDLA_cdp                                                                        |     0.071 |
|               u_DP_nan                                                                            |    <0.001 |
|               u_dp                                                                                |     0.053 |
|                 u_NV_NVDLA_CDP_DP_LUT_ctrl                                                        |     0.005 |
|                   u_LUT_CTRL_unit0                                                                |     0.005 |
|                 u_NV_NVDLA_CDP_DP_bufferin                                                        |     0.005 |
|                 u_NV_NVDLA_CDP_DP_cvtin                                                           |     0.001 |
|                   u_HLS_cdp_icvt_0                                                                |    <0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                     pipe_p3                                                                       |    <0.001 |
|                 u_NV_NVDLA_CDP_DP_cvtout                                                          |     0.003 |
|                   u_HLS_cdp_ocvt_0                                                                |     0.002 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                     pipe_p3                                                                       |    <0.001 |
|                     pipe_p4                                                                       |    <0.001 |
|                 u_NV_NVDLA_CDP_DP_intp                                                            |     0.016 |
|                   u_interp_X0                                                                     |     0.010 |
|                   u_intpinfo_sync_fifo                                                            |     0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                       M_reg_0_31_0_3                                                              |    <0.001 |
|                 u_NV_NVDLA_CDP_DP_lut                                                             |     0.014 |
|                 u_NV_NVDLA_CDP_DP_mul                                                             |     0.001 |
|                   u_mul_unit0                                                                     |    <0.001 |
|                 u_NV_NVDLA_CDP_DP_sum                                                             |     0.003 |
|                   u_sum_block_0                                                                   |    <0.001 |
|                 u_NV_NVDLA_CDP_DP_syncfifo                                                        |     0.004 |
|                   u_data_sync_fifo                                                                |     0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                       M_reg_0_63_0_6                                                              |    <0.001 |
|                       M_reg_0_63_7_7                                                              |    <0.001 |
|                       M_reg_0_63_8_8                                                              |    <0.001 |
|                       M_reg_64_127_0_6                                                            |    <0.001 |
|                       M_reg_64_127_7_7                                                            |    <0.001 |
|                       M_reg_64_127_8_8                                                            |    <0.001 |
|                   u_info_sync_fifo                                                                |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                       M_reg_0_63_0_6                                                              |    <0.001 |
|                       M_reg_0_63_14_16                                                            |    <0.001 |
|                       M_reg_0_63_7_13                                                             |    <0.001 |
|                       M_reg_64_127_0_6                                                            |    <0.001 |
|                       M_reg_64_127_14_16                                                          |    <0.001 |
|                       M_reg_64_127_7_13                                                           |    <0.001 |
|                   u_sumpd_sync_fifo                                                               |     0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                       M_reg_0_63_0_2                                                              |    <0.001 |
|                       M_reg_0_63_3_5                                                              |    <0.001 |
|                       M_reg_0_63_6_8                                                              |    <0.001 |
|               u_rdma                                                                              |     0.009 |
|                 u_cq                                                                              |     0.004 |
|                   nvdla_core_clk_mgate                                                            |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |     0.004 |
|                 u_eg                                                                              |    <0.001 |
|                   u_ro0_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro1_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro2_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro3_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro4_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro5_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro6_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro7_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                 u_ig                                                                              |     0.002 |
|                   NV_NVDLA_CDP_RDMA_rdreq                                                         |    <0.001 |
|                 u_reg                                                                             |     0.002 |
|                   u_dual_reg_d0                                                                   |    <0.001 |
|                   u_dual_reg_d1                                                                   |    <0.001 |
|                   u_single_reg                                                                    |    <0.001 |
|                 u_slcg                                                                            |    <0.001 |
|                   nvdla_core_clk_slcg_0                                                           |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|               u_reg                                                                               |     0.003 |
|                 u_dual_reg_d0                                                                     |    <0.001 |
|                 u_dual_reg_d1                                                                     |    <0.001 |
|                 u_single_reg                                                                      |    <0.001 |
|               u_slcg_core                                                                         |    <0.001 |
|                 nvdla_core_clk_slcg_0                                                             |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|               u_wdma                                                                              |     0.006 |
|                 NV_NVDLA_CDP_WDMA_wr                                                              |    <0.001 |
|                 u_cmd_fifo                                                                        |     0.001 |
|                   nvdla_core_clk_mgate                                                            |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |    <0.001 |
|                 u_dat0_fifo0                                                                      |    <0.001 |
|                   nvdla_core_clk_mgate                                                            |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |    <0.001 |
|                 u_dat0_fifo1                                                                      |    <0.001 |
|                   nvdla_core_clk_mgate                                                            |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |    <0.001 |
|                 u_dat0_fifo2                                                                      |    <0.001 |
|                   nvdla_core_clk_mgate                                                            |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |    <0.001 |
|                 u_dat0_fifo3                                                                      |    <0.001 |
|                   nvdla_core_clk_mgate                                                            |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |    <0.001 |
|                 u_dat0_fifo4                                                                      |    <0.001 |
|                   nvdla_core_clk_mgate                                                            |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |    <0.001 |
|                 u_dat0_fifo5                                                                      |    <0.001 |
|                   nvdla_core_clk_mgate                                                            |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |    <0.001 |
|                 u_dat0_fifo6                                                                      |    <0.001 |
|                   nvdla_core_clk_mgate                                                            |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |    <0.001 |
|                 u_dat0_fifo7                                                                      |    <0.001 |
|                   nvdla_core_clk_mgate                                                            |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |    <0.001 |
|             u_NV_NVDLA_cfgrom                                                                     |    <0.001 |
|             u_NV_NVDLA_csb_master                                                                 |     0.009 |
|               u_fifo_csb2nvdla                                                                    |     0.002 |
|                 NV_AFIFO_rd_popping_sync0                                                         |    <0.001 |
|                   sync3d                                                                          |    <0.001 |
|                 NV_AFIFO_rd_popping_sync1                                                         |    <0.001 |
|                   sync3d                                                                          |    <0.001 |
|                 NV_AFIFO_rd_popping_sync2                                                         |    <0.001 |
|                   sync3d                                                                          |    <0.001 |
|                 NV_AFIFO_wr_pushing_sync0                                                         |    <0.001 |
|                   sync3d                                                                          |    <0.001 |
|                 NV_AFIFO_wr_pushing_sync1                                                         |    <0.001 |
|                   sync3d                                                                          |    <0.001 |
|                 NV_AFIFO_wr_pushing_sync2                                                         |    <0.001 |
|                   sync3d                                                                          |    <0.001 |
|                 ram                                                                               |     0.001 |
|                 rd_clk_rd_mgate                                                                   |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|                 rd_clk_rd_mgated_snd_gate                                                         |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|                 rd_popping_gray                                                                   |    <0.001 |
|                 rd_pushing_gray                                                                   |    <0.001 |
|                 wr_clk_rcv_gate                                                                   |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|                 wr_clk_wr_mgate                                                                   |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|                 wr_clk_wr_mgated_snd_gate                                                         |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|                 wr_popping_gray                                                                   |    <0.001 |
|                 wr_pushing_gray                                                                   |    <0.001 |
|               u_fifo_nvdla2csb                                                                    |     0.001 |
|                 NV_AFIFO_rd_popping_sync0                                                         |    <0.001 |
|                   sync3d                                                                          |    <0.001 |
|                 NV_AFIFO_rd_popping_sync1                                                         |    <0.001 |
|                   sync3d                                                                          |    <0.001 |
|                 NV_AFIFO_wr_pushing_sync0                                                         |    <0.001 |
|                   sync3d                                                                          |    <0.001 |
|                 NV_AFIFO_wr_pushing_sync1                                                         |    <0.001 |
|                   sync3d                                                                          |    <0.001 |
|                 ram                                                                               |    <0.001 |
|                 rd_clk_rd_mgate                                                                   |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|                 rd_clk_rd_mgated_snd_gate                                                         |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|                 rd_popping_gray                                                                   |    <0.001 |
|                 rd_pushing_gray                                                                   |    <0.001 |
|                 wr_clk_rcv_gate                                                                   |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|                 wr_clk_wr_mgate                                                                   |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|                 wr_clk_wr_mgated_snd_gate                                                         |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|                 wr_popping_gray                                                                   |    <0.001 |
|                 wr_pushing_gray                                                                   |    <0.001 |
|             u_NV_NVDLA_glb                                                                        |    <0.001 |
|               u_csb                                                                               |    <0.001 |
|                 u_reg                                                                             |    <0.001 |
|               u_ic                                                                                |    <0.001 |
|                 u_sync_core_intr                                                                  |    <0.001 |
|                   sync_0                                                                          |    <0.001 |
|                     NV_GENERIC_CELL                                                               |    <0.001 |
|             u_NV_NVDLA_mcif                                                                       |     0.032 |
|               u_csb                                                                               |    <0.001 |
|                 u_reg                                                                             |    <0.001 |
|               u_read                                                                              |     0.016 |
|                 u_eg                                                                              |     0.007 |
|                   lat_fifo2                                                                       |     0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                   pipe_p2                                                                         |     0.004 |
|                   pipe_pr                                                                         |     0.002 |
|                 u_ig                                                                              |     0.008 |
|                   u_arb                                                                           |     0.002 |
|                     pipe_out                                                                      |    <0.001 |
|                     pipe_p0                                                                       |    <0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                     pipe_p3                                                                       |    <0.001 |
|                     pipe_p4                                                                       |    <0.001 |
|                     pipe_p5                                                                       |    <0.001 |
|                     pipe_p6                                                                       |    <0.001 |
|                     u_read_ig_arb                                                                 |    <0.001 |
|                   u_bpt0                                                                          |    <0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                   u_bpt1                                                                          |    <0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                   u_bpt2                                                                          |     0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                   u_bpt3                                                                          |    <0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                   u_bpt4                                                                          |    <0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                   u_bpt5                                                                          |    <0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                   u_bpt6                                                                          |    <0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                   u_cvt                                                                           |    <0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|               u_write                                                                             |     0.015 |
|                 u_cq                                                                              |     0.008 |
|                   adr_ram                                                                         |     0.001 |
|                   nvdla_core_clk_mgate                                                            |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   nvdla_core_clk_rd_mgate_skid                                                    |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |    <0.001 |
|                     M_reg_0_63_0_2                                                                |    <0.001 |
|                     M_reg_128_191_0_2                                                             |    <0.001 |
|                     M_reg_192_255_0_2                                                             |    <0.001 |
|                     M_reg_64_127_0_2                                                              |    <0.001 |
|                 u_eg                                                                              |    <0.001 |
|                   u_pipe                                                                          |    <0.001 |
|                 u_ig                                                                              |     0.007 |
|                   u_arb                                                                           |     0.001 |
|                     pipe_0                                                                        |    <0.001 |
|                     pipe_1                                                                        |    <0.001 |
|                     pipe_2                                                                        |    <0.001 |
|                     u_dfifo0                                                                      |    <0.001 |
|                       nvdla_core_clk_mgate                                                        |    <0.001 |
|                         p_clkgate                                                                 |    <0.001 |
|                       ram                                                                         |    <0.001 |
|                     u_dfifo1                                                                      |    <0.001 |
|                       nvdla_core_clk_mgate                                                        |    <0.001 |
|                         p_clkgate                                                                 |    <0.001 |
|                       ram                                                                         |    <0.001 |
|                     u_dfifo2                                                                      |    <0.001 |
|                       nvdla_core_clk_mgate                                                        |    <0.001 |
|                         p_clkgate                                                                 |    <0.001 |
|                       ram                                                                         |    <0.001 |
|                     u_write_ig_arb                                                                |    <0.001 |
|                   u_bpt0                                                                          |     0.002 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                     pipe_p3                                                                       |    <0.001 |
|                     u_dfifo                                                                       |    <0.001 |
|                   u_bpt1                                                                          |     0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                     pipe_p3                                                                       |    <0.001 |
|                     u_dfifo                                                                       |    <0.001 |
|                   u_bpt2                                                                          |     0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                     pipe_p3                                                                       |    <0.001 |
|                     u_dfifo                                                                       |    <0.001 |
|                   u_cvt                                                                           |     0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                     pipe_p3                                                                       |    <0.001 |
|                     pipe_p4                                                                       |    <0.001 |
|             u_NV_NVDLA_pdp                                                                        |     0.062 |
|               u_core                                                                              |     0.018 |
|                 u_cal1d                                                                           |     0.010 |
|                   u_NV_NVDLA_PDP_cal1d_info_fifo                                                  |     0.003 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                   unit1d_0                                                                        |    <0.001 |
|                   unit1d_1                                                                        |    <0.001 |
|                   unit1d_2                                                                        |    <0.001 |
|                   unit1d_3                                                                        |    <0.001 |
|                   unit1d_4                                                                        |    <0.001 |
|                   unit1d_5                                                                        |    <0.001 |
|                   unit1d_6                                                                        |    <0.001 |
|                   unit1d_7                                                                        |    <0.001 |
|                 u_cal2d                                                                           |     0.008 |
|                   bank0_uram_0                                                                    |    <0.001 |
|                   bank1_uram_0                                                                    |    <0.001 |
|                   bank2_uram_0                                                                    |    <0.001 |
|                   bank3_uram_0                                                                    |    <0.001 |
|                   bank4_uram_0                                                                    |    <0.001 |
|                   bank5_uram_0                                                                    |    <0.001 |
|                   bank6_uram_0                                                                    |    <0.001 |
|                   bank7_uram_0                                                                    |    <0.001 |
|                 u_preproc                                                                         |    <0.001 |
|               u_nan                                                                               |    <0.001 |
|               u_rdma                                                                              |     0.030 |
|                 u_cq                                                                              |     0.015 |
|                   nvdla_core_clk_mgate                                                            |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   ram                                                                             |     0.010 |
|                 u_eg                                                                              |    <0.001 |
|                   u_ro0_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro1_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro2_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro3_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro4_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro5_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro6_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ro7_fifo                                                                      |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                 u_ig                                                                              |     0.005 |
|                   NV_NVDLA_PDP_RDMA_rdreq                                                         |    <0.001 |
|                 u_reg                                                                             |     0.008 |
|                   u_dual_reg_d0                                                                   |     0.001 |
|                   u_dual_reg_d1                                                                   |     0.007 |
|                   u_single_reg                                                                    |    <0.001 |
|                 u_slcg                                                                            |    <0.001 |
|                   nvdla_core_clk_slcg_0                                                           |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|               u_reg                                                                               |     0.004 |
|                 u_dual_reg_d0                                                                     |     0.002 |
|                 u_dual_reg_d1                                                                     |     0.002 |
|                 u_single_reg                                                                      |    <0.001 |
|               u_slcg_core                                                                         |    <0.001 |
|                 nvdla_core_clk_slcg_0                                                             |    <0.001 |
|                   p_clkgate                                                                       |    <0.001 |
|               u_wdma                                                                              |     0.009 |
|                 NV_NVDLA_PDP_WDMA_wr                                                              |    <0.001 |
|                 u_cmd                                                                             |     0.005 |
|                   u_fifo                                                                          |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                 u_dat                                                                             |     0.003 |
|                   u_dat0_fifo0                                                                    |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                   u_dat0_fifo1                                                                    |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                   u_dat0_fifo2                                                                    |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                   u_dat0_fifo3                                                                    |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                   u_dat0_fifo4                                                                    |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                   u_dat0_fifo5                                                                    |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                   u_dat0_fifo6                                                                    |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                   u_dat0_fifo7                                                                    |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|             u_global_clk_ovr_on_core_sync                                                         |    <0.001 |
|               sync_0                                                                              |    <0.001 |
|                 NV_GENERIC_CELL                                                                   |    <0.001 |
|             u_sync_core_reset                                                                     |    <0.001 |
|               sync_reset_synced_dla_rstn                                                          |    <0.001 |
|                 NV_GENERIC_CELL                                                                   |    <0.001 |
|               sync_reset_synced_rstn                                                              |    <0.001 |
|                 NV_GENERIC_CELL                                                                   |    <0.001 |
|             u_sync_falcon_reset                                                                   |    <0.001 |
|               sync_reset_synced_rstn                                                              |    <0.001 |
|                 NV_GENERIC_CELL                                                                   |    <0.001 |
|           u_partition_p                                                                           |     0.053 |
|             u_NV_NVDLA_sdp                                                                        |     0.053 |
|               u_core                                                                              |     0.020 |
|                 pipe_p11                                                                          |    <0.001 |
|                 u_NV_NVDLA_SDP_cmux                                                               |     0.001 |
|                   pipe_p1                                                                         |    <0.001 |
|                   pipe_p2                                                                         |    <0.001 |
|                 u_bn                                                                              |     0.006 |
|                   u_sdp_x_alu_0                                                                   |     0.002 |
|                     pipe_p1                                                                       |     0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                     x_alu_shiftleft_su                                                            |    <0.001 |
|                   u_sdp_x_mul_0                                                                   |     0.003 |
|                     pipe_p1                                                                       |     0.002 |
|                     x_mul_prelu                                                                   |    <0.001 |
|                   u_sdp_x_relu_0                                                                  |    <0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                   u_sdp_x_trt_0                                                                   |    <0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                 u_bn_dppack                                                                       |    <0.001 |
|                 u_bn_dpunpack                                                                     |    <0.001 |
|                 u_bs                                                                              |     0.006 |
|                   u_sdp_x_alu_0                                                                   |     0.002 |
|                     pipe_p1                                                                       |     0.001 |
|                     pipe_p2                                                                       |    <0.001 |
|                     x_alu_shiftleft_su                                                            |    <0.001 |
|                   u_sdp_x_mul_0                                                                   |     0.002 |
|                     pipe_p1                                                                       |     0.002 |
|                     x_mul_prelu                                                                   |    <0.001 |
|                   u_sdp_x_relu_0                                                                  |    <0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                   u_sdp_x_trt_0                                                                   |    <0.001 |
|                     pipe_p1                                                                       |    <0.001 |
|                 u_bs_dppack                                                                       |    <0.001 |
|                 u_bs_dpunpack                                                                     |    <0.001 |
|                 u_c                                                                               |     0.004 |
|                   c_int_0                                                                         |     0.004 |
|                     pipe_p1                                                                       |    <0.001 |
|                     pipe_p2                                                                       |     0.002 |
|                     pipe_p3                                                                       |    <0.001 |
|                     pipe_p4                                                                       |    <0.001 |
|                 u_dpin_pack                                                                       |    <0.001 |
|                 u_dpout_unpack                                                                    |    <0.001 |
|                 u_gate                                                                            |    <0.001 |
|                   nvdla_core_clk_slcg_0                                                           |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                   nvdla_core_clk_slcg_1                                                           |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|               u_rdma                                                                              |     0.023 |
|                 u_brdma                                                                           |    <0.001 |
|                   u_NV_NVDLA_SDP_RDMA_dmaif                                                       |    <0.001 |
|                     NV_NVDLA_SDP_RDMA_rdreq                                                       |    <0.001 |
|                   u_cq                                                                            |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_eg                                                                            |    <0.001 |
|                   u_gate                                                                          |    <0.001 |
|                     nvdla_core_clk_slcg_0                                                         |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ig                                                                            |    <0.001 |
|                 u_mrdma                                                                           |     0.015 |
|                   u_NV_NVDLA_SDP_RDMA_dmaif                                                       |     0.003 |
|                     NV_NVDLA_SDP_RDMA_rdreq                                                       |    <0.001 |
|                     NV_NVDLA_SDP_RDMA_rdrsp                                                       |     0.002 |
|                   u_cq                                                                            |     0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                       M_reg_0_15_0_5                                                              |    <0.001 |
|                   u_eg                                                                            |     0.010 |
|                     u_cmd                                                                         |     0.002 |
|                       u_dfifo                                                                     |    <0.001 |
|                         nvdla_core_clk_mgate                                                      |    <0.001 |
|                           p_clkgate                                                               |    <0.001 |
|                         ram                                                                       |    <0.001 |
|                       u_sfifo                                                                     |     0.001 |
|                         nvdla_core_clk_mgate                                                      |    <0.001 |
|                           p_clkgate                                                               |    <0.001 |
|                         ram                                                                       |    <0.001 |
|                     u_din                                                                         |     0.007 |
|                       u_lat_fifo                                                                  |     0.004 |
|                         nvdla_core_clk_mgate                                                      |    <0.001 |
|                           p_clkgate                                                               |    <0.001 |
|                         ram                                                                       |     0.003 |
|                           M_reg_0_7_0_5                                                           |    <0.001 |
|                           M_reg_0_7_12_17                                                         |    <0.001 |
|                           M_reg_0_7_18_23                                                         |    <0.001 |
|                           M_reg_0_7_24_29                                                         |    <0.001 |
|                           M_reg_0_7_6_11                                                          |    <0.001 |
|                       u_pfifo0                                                                    |    <0.001 |
|                       u_pfifo1                                                                    |    <0.001 |
|                       u_pfifo2                                                                    |    <0.001 |
|                       u_pfifo3                                                                    |    <0.001 |
|                       u_rdma_unpack                                                               |     0.001 |
|                     u_dout                                                                        |    <0.001 |
|                       pipe_p1                                                                     |    <0.001 |
|                   u_gate                                                                          |    <0.001 |
|                     nvdla_core_clk_slcg_0                                                         |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ig                                                                            |     0.002 |
|                 u_nrdma                                                                           |    <0.001 |
|                   u_NV_NVDLA_SDP_RDMA_dmaif                                                       |    <0.001 |
|                     NV_NVDLA_SDP_RDMA_rdreq                                                       |    <0.001 |
|                   u_cq                                                                            |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_eg                                                                            |    <0.001 |
|                   u_gate                                                                          |    <0.001 |
|                     nvdla_core_clk_slcg_0                                                         |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                   u_ig                                                                            |    <0.001 |
|                 u_reg                                                                             |     0.005 |
|                   u_dual_reg_d0                                                                   |     0.002 |
|                   u_dual_reg_d1                                                                   |     0.003 |
|                   u_single_reg                                                                    |    <0.001 |
|               u_reg                                                                               |     0.005 |
|                 u_dual_reg_d0                                                                     |     0.002 |
|                 u_dual_reg_d1                                                                     |     0.002 |
|                 u_single_reg                                                                      |    <0.001 |
|               u_wdma                                                                              |     0.004 |
|                 u_cmd                                                                             |     0.002 |
|                   u_dfifo                                                                         |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                   u_sfifo                                                                         |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|                     ram                                                                           |    <0.001 |
|                 u_dat                                                                             |     0.001 |
|                   u_in                                                                            |    <0.001 |
|                     u_dfifo0                                                                      |    <0.001 |
|                     u_dfifo1                                                                      |    <0.001 |
|                     u_dfifo2                                                                      |    <0.001 |
|                     u_dfifo3                                                                      |    <0.001 |
|                   u_out                                                                           |    <0.001 |
|                 u_dmaif_wr                                                                        |    <0.001 |
|                 u_gate                                                                            |    <0.001 |
|                   nvdla_core_clk_slcg_0                                                           |    <0.001 |
|                     p_clkgate                                                                     |    <0.001 |
|                 u_intr                                                                            |    <0.001 |
|                   u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo                                         |    <0.001 |
|                     nvdla_core_clk_mgate                                                          |    <0.001 |
|                       p_clkgate                                                                   |    <0.001 |
|             u_global_clk_ovr_on_sync                                                              |    <0.001 |
|               sync_0                                                                              |    <0.001 |
|                 NV_GENERIC_CELL                                                                   |    <0.001 |
|         apb2csb                                                                                   |    <0.001 |
|     proc_sys_reset_vcu_0                                                                          |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     smartconnect_0                                                                                |     0.050 |
|       inst                                                                                        |     0.050 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.004 |
|           m00_exit                                                                                |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |     0.002 |
|               w_reg                                                                               |     0.001 |
|         m00_nodes                                                                                 |     0.017 |
|           m00_ar_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|           m00_aw_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|           m00_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_r_node                                                                              |     0.006 |
|             inst                                                                                  |     0.006 |
|               inst_mi_handler                                                                     |     0.006 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_w_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.012 |
|           s00_mmu                                                                                 |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |     0.002 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |     0.007 |
|             inst                                                                                  |     0.007 |
|               converter.wrap_narrow_inst                                                          |     0.006 |
|                 ar_reg_slice                                                                      |    <0.001 |
|                 aw_reg_slice                                                                      |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                   |     0.003 |
|                   cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[36].srl_nx1                                                            |    <0.001 |
|                   gen_srls[37].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |    <0.001 |
|                   gen_srls[41].srl_nx1                                                            |    <0.001 |
|                   gen_srls[42].srl_nx1                                                            |    <0.001 |
|                   gen_srls[43].srl_nx1                                                            |    <0.001 |
|                   gen_srls[44].srl_nx1                                                            |    <0.001 |
|                   gen_srls[45].srl_nx1                                                            |    <0.001 |
|                   gen_srls[46].srl_nx1                                                            |    <0.001 |
|                   gen_srls[47].srl_nx1                                                            |    <0.001 |
|                   gen_srls[48].srl_nx1                                                            |    <0.001 |
|                   gen_srls[49].srl_nx1                                                            |    <0.001 |
|                   gen_srls[50].srl_nx1                                                            |    <0.001 |
|                   gen_srls[51].srl_nx1                                                            |    <0.001 |
|                   gen_srls[52].srl_nx1                                                            |    <0.001 |
|                   gen_srls[53].srl_nx1                                                            |    <0.001 |
|                   gen_srls[54].srl_nx1                                                            |    <0.001 |
|                   gen_srls[55].srl_nx1                                                            |    <0.001 |
|                   gen_srls[56].srl_nx1                                                            |    <0.001 |
|                   gen_srls[57].srl_nx1                                                            |    <0.001 |
|                   gen_srls[58].srl_nx1                                                            |    <0.001 |
|                   gen_srls[59].srl_nx1                                                            |    <0.001 |
|                   gen_srls[60].srl_nx1                                                            |    <0.001 |
|                   gen_srls[61].srl_nx1                                                            |    <0.001 |
|                   gen_srls[62].srl_nx1                                                            |    <0.001 |
|                   gen_srls[63].srl_nx1                                                            |    <0.001 |
|                   gen_srls[64].srl_nx1                                                            |    <0.001 |
|                   gen_srls[65].srl_nx1                                                            |    <0.001 |
|                   gen_srls[66].srl_nx1                                                            |    <0.001 |
|                   gen_srls[67].srl_nx1                                                            |    <0.001 |
|                   gen_srls[68].srl_nx1                                                            |    <0.001 |
|                   gen_srls[69].srl_nx1                                                            |    <0.001 |
|                   gen_srls[70].srl_nx1                                                            |    <0.001 |
|                   gen_srls[71].srl_nx1                                                            |    <0.001 |
|                   gen_srls[74].srl_nx1                                                            |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                 w_payld_fifo                                                                      |     0.002 |
|                   cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[100].srl_nx1                                                           |    <0.001 |
|                   gen_srls[101].srl_nx1                                                           |    <0.001 |
|                   gen_srls[102].srl_nx1                                                           |    <0.001 |
|                   gen_srls[103].srl_nx1                                                           |    <0.001 |
|                   gen_srls[104].srl_nx1                                                           |    <0.001 |
|                   gen_srls[105].srl_nx1                                                           |    <0.001 |
|                   gen_srls[106].srl_nx1                                                           |    <0.001 |
|                   gen_srls[107].srl_nx1                                                           |    <0.001 |
|                   gen_srls[108].srl_nx1                                                           |    <0.001 |
|                   gen_srls[109].srl_nx1                                                           |    <0.001 |
|                   gen_srls[110].srl_nx1                                                           |    <0.001 |
|                   gen_srls[111].srl_nx1                                                           |    <0.001 |
|                   gen_srls[112].srl_nx1                                                           |    <0.001 |
|                   gen_srls[113].srl_nx1                                                           |    <0.001 |
|                   gen_srls[114].srl_nx1                                                           |    <0.001 |
|                   gen_srls[115].srl_nx1                                                           |    <0.001 |
|                   gen_srls[116].srl_nx1                                                           |    <0.001 |
|                   gen_srls[117].srl_nx1                                                           |    <0.001 |
|                   gen_srls[118].srl_nx1                                                           |    <0.001 |
|                   gen_srls[119].srl_nx1                                                           |    <0.001 |
|                   gen_srls[120].srl_nx1                                                           |    <0.001 |
|                   gen_srls[121].srl_nx1                                                           |    <0.001 |
|                   gen_srls[122].srl_nx1                                                           |    <0.001 |
|                   gen_srls[123].srl_nx1                                                           |    <0.001 |
|                   gen_srls[124].srl_nx1                                                           |    <0.001 |
|                   gen_srls[125].srl_nx1                                                           |    <0.001 |
|                   gen_srls[126].srl_nx1                                                           |    <0.001 |
|                   gen_srls[127].srl_nx1                                                           |    <0.001 |
|                   gen_srls[128].srl_nx1                                                           |    <0.001 |
|                   gen_srls[129].srl_nx1                                                           |    <0.001 |
|                   gen_srls[130].srl_nx1                                                           |    <0.001 |
|                   gen_srls[131].srl_nx1                                                           |    <0.001 |
|                   gen_srls[132].srl_nx1                                                           |    <0.001 |
|                   gen_srls[133].srl_nx1                                                           |    <0.001 |
|                   gen_srls[134].srl_nx1                                                           |    <0.001 |
|                   gen_srls[135].srl_nx1                                                           |    <0.001 |
|                   gen_srls[136].srl_nx1                                                           |    <0.001 |
|                   gen_srls[137].srl_nx1                                                           |    <0.001 |
|                   gen_srls[138].srl_nx1                                                           |    <0.001 |
|                   gen_srls[139].srl_nx1                                                           |    <0.001 |
|                   gen_srls[140].srl_nx1                                                           |    <0.001 |
|                   gen_srls[141].srl_nx1                                                           |    <0.001 |
|                   gen_srls[142].srl_nx1                                                           |    <0.001 |
|                   gen_srls[143].srl_nx1                                                           |    <0.001 |
|                   gen_srls[72].srl_nx1                                                            |    <0.001 |
|                   gen_srls[73].srl_nx1                                                            |    <0.001 |
|                   gen_srls[74].srl_nx1                                                            |    <0.001 |
|                   gen_srls[75].srl_nx1                                                            |    <0.001 |
|                   gen_srls[76].srl_nx1                                                            |    <0.001 |
|                   gen_srls[77].srl_nx1                                                            |    <0.001 |
|                   gen_srls[78].srl_nx1                                                            |    <0.001 |
|                   gen_srls[79].srl_nx1                                                            |    <0.001 |
|                   gen_srls[80].srl_nx1                                                            |    <0.001 |
|                   gen_srls[81].srl_nx1                                                            |    <0.001 |
|                   gen_srls[82].srl_nx1                                                            |    <0.001 |
|                   gen_srls[83].srl_nx1                                                            |    <0.001 |
|                   gen_srls[84].srl_nx1                                                            |    <0.001 |
|                   gen_srls[85].srl_nx1                                                            |    <0.001 |
|                   gen_srls[86].srl_nx1                                                            |    <0.001 |
|                   gen_srls[87].srl_nx1                                                            |    <0.001 |
|                   gen_srls[88].srl_nx1                                                            |    <0.001 |
|                   gen_srls[89].srl_nx1                                                            |    <0.001 |
|                   gen_srls[90].srl_nx1                                                            |    <0.001 |
|                   gen_srls[91].srl_nx1                                                            |    <0.001 |
|                   gen_srls[92].srl_nx1                                                            |    <0.001 |
|                   gen_srls[93].srl_nx1                                                            |    <0.001 |
|                   gen_srls[94].srl_nx1                                                            |    <0.001 |
|                   gen_srls[95].srl_nx1                                                            |    <0.001 |
|                   gen_srls[96].srl_nx1                                                            |    <0.001 |
|                   gen_srls[97].srl_nx1                                                            |    <0.001 |
|                   gen_srls[98].srl_nx1                                                            |    <0.001 |
|                   gen_srls[99].srl_nx1                                                            |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|           s00_transaction_regulator                                                               |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                        |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                               |    <0.001 |
|                 gen_id_fifo.singleorder_fifo                                                      |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                        |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                               |    <0.001 |
|                 gen_id_fifo.singleorder_fifo                                                      |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|         s00_nodes                                                                                 |     0.015 |
|           s00_ar_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         switchboards                                                                              |     0.001 |
|           ar_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           aw_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           r_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           w_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|     vcu_axi_lite_0                                                                                |     0.004 |
|       s00_couplers                                                                                |     0.004 |
|         auto_pc                                                                                   |     0.004 |
|           inst                                                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.004 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |     0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|     zynq_ultra_ps_e_0                                                                             |     2.269 |
|       inst                                                                                        |     2.269 |
+---------------------------------------------------------------------------------------------------+-----------+


