#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55b4a6cfab40 .scope module, "cpu_tb" "cpu_tb" 2 23;
 .timescale -9 -11;
v0x55b4a6d55710_0 .var "clk", 0 0;
v0x55b4a6d557b0_0 .var "reset", 0 0;
S_0x55b4a6d2a180 .scope module, "micpu" "cpu" 2 37, 3 21 0, S_0x55b4a6cfab40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x55b4a6d55030_0 .net "clk", 0 0, v0x55b4a6d55710_0;  1 drivers
v0x55b4a6d550f0_0 .net "op_alu", 2 0, v0x55b4a6d54860_0;  1 drivers
v0x55b4a6d551b0_0 .net "opcode", 5 0, L_0x55b4a6d67250;  1 drivers
v0x55b4a6d552a0_0 .net "reset", 0 0, v0x55b4a6d557b0_0;  1 drivers
v0x55b4a6d55340_0 .net "s_inc", 0 0, v0x55b4a6d54a50_0;  1 drivers
v0x55b4a6d55430_0 .net "s_inm", 0 0, v0x55b4a6d54b40_0;  1 drivers
v0x55b4a6d554d0_0 .net "we3", 0 0, v0x55b4a6d54c30_0;  1 drivers
v0x55b4a6d55570_0 .net "wez", 0 0, v0x55b4a6d54d70_0;  1 drivers
v0x55b4a6d55610_0 .net "z", 0 0, v0x55b4a6d510e0_0;  1 drivers
S_0x55b4a6cf1140 .scope module, "caminodatos" "cd" 3 28, 4 21 0, S_0x55b4a6d2a180;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s_inc";
    .port_info 3 /INPUT 1 "s_inm";
    .port_info 4 /INPUT 1 "we3";
    .port_info 5 /INPUT 1 "wez";
    .port_info 6 /INPUT 3 "op_alu";
    .port_info 7 /OUTPUT 1 "z";
    .port_info 8 /OUTPUT 6 "opcode";
v0x55b4a6d53650_0 .net "Reg1", 7 0, L_0x55b4a6d66410;  1 drivers
v0x55b4a6d53760_0 .net "Reg2", 7 0, L_0x55b4a6d66b20;  1 drivers
v0x55b4a6d53870_0 .net "SalALU", 7 0, v0x55b4a6d4efa0_0;  1 drivers
v0x55b4a6d53960_0 .net "SalMuxInc_EntPC", 9 0, L_0x55b4a6d65cb0;  1 drivers
v0x55b4a6d53a70_0 .net "SalMuxInm_EntBR", 7 0, L_0x55b4a6d67080;  1 drivers
v0x55b4a6d53bd0_0 .net "SalPC", 9 0, v0x55b4a6d52ed0_0;  1 drivers
v0x55b4a6d53c90_0 .net "SalSum_EntMuxInc", 9 0, L_0x55b4a6d55b20;  1 drivers
v0x55b4a6d53da0_0 .net "alu_ffz", 0 0, L_0x55b4a6d67010;  1 drivers
v0x55b4a6d53e90_0 .net "clk", 0 0, v0x55b4a6d55710_0;  alias, 1 drivers
v0x55b4a6d53f30_0 .net "instruccion", 15 0, L_0x55b4a6d55a40;  1 drivers
v0x55b4a6d53ff0_0 .net "op_alu", 2 0, v0x55b4a6d54860_0;  alias, 1 drivers
v0x55b4a6d54090_0 .net "opcode", 5 0, L_0x55b4a6d67250;  alias, 1 drivers
v0x55b4a6d54150_0 .net "reset", 0 0, v0x55b4a6d557b0_0;  alias, 1 drivers
v0x55b4a6d541f0_0 .net "s_inc", 0 0, v0x55b4a6d54a50_0;  alias, 1 drivers
v0x55b4a6d54290_0 .net "s_inm", 0 0, v0x55b4a6d54b40_0;  alias, 1 drivers
v0x55b4a6d54330_0 .net "we3", 0 0, v0x55b4a6d54c30_0;  alias, 1 drivers
v0x55b4a6d543d0_0 .net "wez", 0 0, v0x55b4a6d54d70_0;  alias, 1 drivers
v0x55b4a6d54470_0 .net "z", 0 0, v0x55b4a6d510e0_0;  alias, 1 drivers
L_0x55b4a6d65e90 .part L_0x55b4a6d55a40, 0, 10;
L_0x55b4a6d66c70 .part L_0x55b4a6d55a40, 8, 4;
L_0x55b4a6d66da0 .part L_0x55b4a6d55a40, 4, 4;
L_0x55b4a6d66e40 .part L_0x55b4a6d55a40, 0, 4;
L_0x55b4a6d671b0 .part L_0x55b4a6d55a40, 4, 8;
L_0x55b4a6d67250 .part L_0x55b4a6d55a40, 10, 6;
S_0x55b4a6d29eb0 .scope module, "ALU" "alu" 4 44, 5 21 0, S_0x55b4a6cf1140;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "op_alu";
    .port_info 3 /OUTPUT 8 "y";
    .port_info 4 /OUTPUT 1 "zero";
L_0x55b4a6d67010 .functor NOT 1, L_0x55b4a6d66ee0, C4<0>, C4<0>, C4<0>;
v0x55b4a6d0b780_0 .net *"_ivl_3", 0 0, L_0x55b4a6d66ee0;  1 drivers
v0x55b4a6cf9b70_0 .net "a", 7 0, L_0x55b4a6d66410;  alias, 1 drivers
v0x55b4a6cf9c40_0 .net "b", 7 0, L_0x55b4a6d66b20;  alias, 1 drivers
v0x55b4a6d4eec0_0 .net "op_alu", 2 0, v0x55b4a6d54860_0;  alias, 1 drivers
v0x55b4a6d4efa0_0 .var "s", 7 0;
v0x55b4a6d4f0d0_0 .net "y", 7 0, v0x55b4a6d4efa0_0;  alias, 1 drivers
v0x55b4a6d4f1b0_0 .net "zero", 0 0, L_0x55b4a6d67010;  alias, 1 drivers
E_0x55b4a6d337c0 .event edge, v0x55b4a6d4eec0_0, v0x55b4a6cf9c40_0, v0x55b4a6cf9b70_0;
L_0x55b4a6d66ee0 .reduce/or v0x55b4a6d4efa0_0;
S_0x55b4a6d4f310 .scope module, "BancoReg" "regfile" 4 41, 6 24 0, S_0x55b4a6cf1140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 8 "wd3";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
v0x55b4a6d4f650_0 .net *"_ivl_0", 31 0, L_0x55b4a6d65f30;  1 drivers
v0x55b4a6d4f750_0 .net *"_ivl_10", 5 0, L_0x55b4a6d66200;  1 drivers
L_0x7fc2c7ed0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b4a6d4f830_0 .net *"_ivl_13", 1 0, L_0x7fc2c7ed0138;  1 drivers
L_0x7fc2c7ed0180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55b4a6d4f8f0_0 .net/2u *"_ivl_14", 7 0, L_0x7fc2c7ed0180;  1 drivers
v0x55b4a6d4f9d0_0 .net *"_ivl_18", 31 0, L_0x55b4a6d665a0;  1 drivers
L_0x7fc2c7ed01c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b4a6d4fb00_0 .net *"_ivl_21", 27 0, L_0x7fc2c7ed01c8;  1 drivers
L_0x7fc2c7ed0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b4a6d4fbe0_0 .net/2u *"_ivl_22", 31 0, L_0x7fc2c7ed0210;  1 drivers
v0x55b4a6d4fcc0_0 .net *"_ivl_24", 0 0, L_0x55b4a6d666d0;  1 drivers
v0x55b4a6d4fd80_0 .net *"_ivl_26", 7 0, L_0x55b4a6d66810;  1 drivers
v0x55b4a6d4fe60_0 .net *"_ivl_28", 5 0, L_0x55b4a6d66900;  1 drivers
L_0x7fc2c7ed00a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b4a6d4ff40_0 .net *"_ivl_3", 27 0, L_0x7fc2c7ed00a8;  1 drivers
L_0x7fc2c7ed0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b4a6d50020_0 .net *"_ivl_31", 1 0, L_0x7fc2c7ed0258;  1 drivers
L_0x7fc2c7ed02a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55b4a6d50100_0 .net/2u *"_ivl_32", 7 0, L_0x7fc2c7ed02a0;  1 drivers
L_0x7fc2c7ed00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b4a6d501e0_0 .net/2u *"_ivl_4", 31 0, L_0x7fc2c7ed00f0;  1 drivers
v0x55b4a6d502c0_0 .net *"_ivl_6", 0 0, L_0x55b4a6d66020;  1 drivers
v0x55b4a6d50380_0 .net *"_ivl_8", 7 0, L_0x55b4a6d66160;  1 drivers
v0x55b4a6d50460_0 .net "clk", 0 0, v0x55b4a6d55710_0;  alias, 1 drivers
v0x55b4a6d50520_0 .net "ra1", 3 0, L_0x55b4a6d66c70;  1 drivers
v0x55b4a6d50600_0 .net "ra2", 3 0, L_0x55b4a6d66da0;  1 drivers
v0x55b4a6d506e0_0 .net "rd1", 7 0, L_0x55b4a6d66410;  alias, 1 drivers
v0x55b4a6d507a0_0 .net "rd2", 7 0, L_0x55b4a6d66b20;  alias, 1 drivers
v0x55b4a6d50840 .array "regb", 15 0, 7 0;
v0x55b4a6d508e0_0 .net "wa3", 3 0, L_0x55b4a6d66e40;  1 drivers
v0x55b4a6d509c0_0 .net "wd3", 7 0, L_0x55b4a6d67080;  alias, 1 drivers
v0x55b4a6d50aa0_0 .net "we3", 0 0, v0x55b4a6d54c30_0;  alias, 1 drivers
E_0x55b4a6d34f10 .event posedge, v0x55b4a6d50460_0;
L_0x55b4a6d65f30 .concat [ 4 28 0 0], L_0x55b4a6d66c70, L_0x7fc2c7ed00a8;
L_0x55b4a6d66020 .cmp/ne 32, L_0x55b4a6d65f30, L_0x7fc2c7ed00f0;
L_0x55b4a6d66160 .array/port v0x55b4a6d50840, L_0x55b4a6d66200;
L_0x55b4a6d66200 .concat [ 4 2 0 0], L_0x55b4a6d66c70, L_0x7fc2c7ed0138;
L_0x55b4a6d66410 .functor MUXZ 8, L_0x7fc2c7ed0180, L_0x55b4a6d66160, L_0x55b4a6d66020, C4<>;
L_0x55b4a6d665a0 .concat [ 4 28 0 0], L_0x55b4a6d66da0, L_0x7fc2c7ed01c8;
L_0x55b4a6d666d0 .cmp/ne 32, L_0x55b4a6d665a0, L_0x7fc2c7ed0210;
L_0x55b4a6d66810 .array/port v0x55b4a6d50840, L_0x55b4a6d66900;
L_0x55b4a6d66900 .concat [ 4 2 0 0], L_0x55b4a6d66da0, L_0x7fc2c7ed0258;
L_0x55b4a6d66b20 .functor MUXZ 8, L_0x7fc2c7ed02a0, L_0x55b4a6d66810, L_0x55b4a6d666d0, C4<>;
S_0x55b4a6d50c60 .scope module, "FFZ" "ffd" 4 50, 6 81 0, S_0x55b4a6cf1140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x55b4a6d50e10_0 .net "carga", 0 0, v0x55b4a6d54d70_0;  alias, 1 drivers
v0x55b4a6d50ef0_0 .net "clk", 0 0, v0x55b4a6d55710_0;  alias, 1 drivers
v0x55b4a6d50fe0_0 .net "d", 0 0, L_0x55b4a6d67010;  alias, 1 drivers
v0x55b4a6d510e0_0 .var "q", 0 0;
v0x55b4a6d51180_0 .net "reset", 0 0, v0x55b4a6d557b0_0;  alias, 1 drivers
E_0x55b4a6d34e50 .event posedge, v0x55b4a6d51180_0, v0x55b4a6d50460_0;
S_0x55b4a6d512d0 .scope module, "Memoria" "memprog" 4 32, 7 23 0, S_0x55b4a6cf1140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "a";
    .port_info 2 /OUTPUT 16 "rd";
L_0x55b4a6d55a40 .functor BUFZ 16, L_0x55b4a6d55870, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b4a6d51520_0 .net *"_ivl_0", 15 0, L_0x55b4a6d55870;  1 drivers
v0x55b4a6d51620_0 .net *"_ivl_2", 11 0, L_0x55b4a6d55910;  1 drivers
L_0x7fc2c7ed0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b4a6d51700_0 .net *"_ivl_5", 1 0, L_0x7fc2c7ed0018;  1 drivers
v0x55b4a6d517c0_0 .net "a", 9 0, v0x55b4a6d52ed0_0;  alias, 1 drivers
v0x55b4a6d518a0_0 .net "clk", 0 0, v0x55b4a6d55710_0;  alias, 1 drivers
v0x55b4a6d519e0 .array "mem", 1023 0, 15 0;
v0x55b4a6d51aa0_0 .net "rd", 15 0, L_0x55b4a6d55a40;  alias, 1 drivers
L_0x55b4a6d55870 .array/port v0x55b4a6d519e0, L_0x55b4a6d55910;
L_0x55b4a6d55910 .concat [ 10 2 0 0], v0x55b4a6d52ed0_0, L_0x7fc2c7ed0018;
S_0x55b4a6d51c00 .scope module, "MuxInc" "mux2" 4 38, 6 70 0, S_0x55b4a6cf1140;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x55b4a6d51e30 .param/l "WIDTH" 0 6 70, +C4<00000000000000000000000000001010>;
v0x55b4a6d51ed0_0 .net "d0", 9 0, L_0x55b4a6d65e90;  1 drivers
v0x55b4a6d51fb0_0 .net "d1", 9 0, L_0x55b4a6d55b20;  alias, 1 drivers
v0x55b4a6d52090_0 .net "s", 0 0, v0x55b4a6d54a50_0;  alias, 1 drivers
v0x55b4a6d52130_0 .net "y", 9 0, L_0x55b4a6d65cb0;  alias, 1 drivers
L_0x55b4a6d65cb0 .functor MUXZ 10, L_0x55b4a6d65e90, L_0x55b4a6d55b20, v0x55b4a6d54a50_0, C4<>;
S_0x55b4a6d522c0 .scope module, "MuxInm" "mux2" 4 47, 6 70 0, S_0x55b4a6cf1140;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x55b4a6d524a0 .param/l "WIDTH" 0 6 70, +C4<00000000000000000000000000001000>;
v0x55b4a6d525e0_0 .net "d0", 7 0, v0x55b4a6d4efa0_0;  alias, 1 drivers
v0x55b4a6d526f0_0 .net "d1", 7 0, L_0x55b4a6d671b0;  1 drivers
v0x55b4a6d527b0_0 .net "s", 0 0, v0x55b4a6d54b40_0;  alias, 1 drivers
v0x55b4a6d52880_0 .net "y", 7 0, L_0x55b4a6d67080;  alias, 1 drivers
L_0x55b4a6d67080 .functor MUXZ 8, v0x55b4a6d4efa0_0, L_0x55b4a6d671b0, v0x55b4a6d54b40_0, C4<>;
S_0x55b4a6d52a00 .scope module, "PC" "registro" 4 29, 6 58 0, S_0x55b4a6cf1140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "d";
    .port_info 3 /OUTPUT 10 "q";
P_0x55b4a6d52be0 .param/l "WIDTH" 0 6 58, +C4<00000000000000000000000000001010>;
v0x55b4a6d52d20_0 .net "clk", 0 0, v0x55b4a6d55710_0;  alias, 1 drivers
v0x55b4a6d52de0_0 .net "d", 9 0, L_0x55b4a6d65cb0;  alias, 1 drivers
v0x55b4a6d52ed0_0 .var "q", 9 0;
v0x55b4a6d52fd0_0 .net "reset", 0 0, v0x55b4a6d557b0_0;  alias, 1 drivers
S_0x55b4a6d530f0 .scope module, "Sumador" "sum" 4 35, 6 50 0, S_0x55b4a6cf1140;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "y";
v0x55b4a6d53340_0 .net "a", 9 0, v0x55b4a6d52ed0_0;  alias, 1 drivers
L_0x7fc2c7ed0060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55b4a6d53470_0 .net "b", 9 0, L_0x7fc2c7ed0060;  1 drivers
v0x55b4a6d53550_0 .net "y", 9 0, L_0x55b4a6d55b20;  alias, 1 drivers
L_0x55b4a6d55b20 .arith/sum 10, v0x55b4a6d52ed0_0, L_0x7fc2c7ed0060;
S_0x55b4a6d54590 .scope module, "unidadcontrol" "uc" 3 31, 8 21 0, S_0x55b4a6d2a180;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "z";
    .port_info 2 /OUTPUT 1 "s_inc";
    .port_info 3 /OUTPUT 1 "s_inm";
    .port_info 4 /OUTPUT 1 "we3";
    .port_info 5 /OUTPUT 1 "wez";
    .port_info 6 /OUTPUT 3 "op_alu";
v0x55b4a6d54860_0 .var "op_alu", 2 0;
v0x55b4a6d54990_0 .net "opcode", 5 0, L_0x55b4a6d67250;  alias, 1 drivers
v0x55b4a6d54a50_0 .var "s_inc", 0 0;
v0x55b4a6d54b40_0 .var "s_inm", 0 0;
v0x55b4a6d54c30_0 .var "we3", 0 0;
v0x55b4a6d54d70_0 .var "wez", 0 0;
v0x55b4a6d54e60_0 .net "z", 0 0, v0x55b4a6d510e0_0;  alias, 1 drivers
E_0x55b4a6d35130 .event edge, v0x55b4a6d54090_0, v0x55b4a6d510e0_0;
    .scope S_0x55b4a6d52a00;
T_0 ;
    %wait E_0x55b4a6d34e50;
    %load/vec4 v0x55b4a6d52fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55b4a6d52ed0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b4a6d52de0_0;
    %assign/vec4 v0x55b4a6d52ed0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b4a6d512d0;
T_1 ;
    %vpi_call 7 31 "$readmemb", "progfile.dat", v0x55b4a6d519e0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55b4a6d4f310;
T_2 ;
    %vpi_call 6 34 "$readmemb", "regfile.dat", v0x55b4a6d50840 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55b4a6d4f310;
T_3 ;
    %wait E_0x55b4a6d34f10;
    %load/vec4 v0x55b4a6d50aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55b4a6d509c0_0;
    %load/vec4 v0x55b4a6d508e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b4a6d50840, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b4a6d29eb0;
T_4 ;
    %wait E_0x55b4a6d337c0;
    %load/vec4 v0x55b4a6d4eec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55b4a6d4efa0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55b4a6cf9b70_0;
    %store/vec4 v0x55b4a6d4efa0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55b4a6cf9b70_0;
    %inv;
    %store/vec4 v0x55b4a6d4efa0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55b4a6cf9b70_0;
    %load/vec4 v0x55b4a6cf9c40_0;
    %add;
    %store/vec4 v0x55b4a6d4efa0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55b4a6cf9b70_0;
    %load/vec4 v0x55b4a6cf9c40_0;
    %sub;
    %store/vec4 v0x55b4a6d4efa0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55b4a6cf9b70_0;
    %load/vec4 v0x55b4a6cf9c40_0;
    %and;
    %store/vec4 v0x55b4a6d4efa0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55b4a6cf9b70_0;
    %load/vec4 v0x55b4a6cf9c40_0;
    %or;
    %store/vec4 v0x55b4a6d4efa0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55b4a6cf9b70_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55b4a6d4efa0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55b4a6cf9c40_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55b4a6d4efa0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55b4a6d50c60;
T_5 ;
    %wait E_0x55b4a6d34e50;
    %load/vec4 v0x55b4a6d51180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b4a6d510e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55b4a6d50e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55b4a6d50fe0_0;
    %assign/vec4 v0x55b4a6d510e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b4a6d54590;
T_6 ;
    %wait E_0x55b4a6d35130;
    %load/vec4 v0x55b4a6d54990_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 0, 3, 6;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 3, 6;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 40, 3, 6;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 44, 3, 6;
    %cmp/x;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 48, 3, 6;
    %cmp/x;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 52, 3, 6;
    %cmp/x;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/x;
    %jmp/1 T_6.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/x;
    %jmp/1 T_6.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54d70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4a6d54860_0, 0, 3;
    %jmp T_6.13;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54d70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4a6d54860_0, 0, 3;
    %jmp T_6.13;
T_6.1 ;
    %load/vec4 v0x55b4a6d54e60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54d70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4a6d54860_0, 0, 3;
    %jmp T_6.13;
T_6.2 ;
    %load/vec4 v0x55b4a6d54e60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
T_6.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54d70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4a6d54860_0, 0, 3;
    %jmp T_6.13;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54d70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4a6d54860_0, 0, 3;
    %jmp T_6.13;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54d70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4a6d54860_0, 0, 3;
    %jmp T_6.13;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54d70_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b4a6d54860_0, 0, 3;
    %jmp T_6.13;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54d70_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b4a6d54860_0, 0, 3;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54d70_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b4a6d54860_0, 0, 3;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54d70_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b4a6d54860_0, 0, 3;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54d70_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b4a6d54860_0, 0, 3;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54d70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55b4a6d54860_0, 0, 3;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d54b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d54d70_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b4a6d54860_0, 0, 3;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55b4a6cfab40;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d55710_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d55710_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b4a6cfab40;
T_8 ;
    %vpi_call 2 41 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b4a6d50840, 1> {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b4a6d50840, 2> {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b4a6d50840, 3> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4a6d557b0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4a6d557b0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55b4a6cfab40;
T_9 ;
    %delay 54000, 0;
    %vpi_call 2 54 "$write", "R1 =%d\012R2 =%d =%d\012", &A<v0x55b4a6d50840, 1>, &A<v0x55b4a6d50840, 2>, &A<v0x55b4a6d50840, 3> {0 0 0};
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
