<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MyFPGAProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ip/coregen.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/chirpRom/coregen.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tb_Tx.fdo"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1558945921" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1558945921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558945921" xil_pn:in_ck="2781381255171361690" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1558945921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="design/Re.v"/>
      <outfile xil_pn:name="design/Top.v"/>
      <outfile xil_pn:name="design/Tx.v"/>
      <outfile xil_pn:name="sim/tb_Tx.v"/>
    </transform>
    <transform xil_pn:end_ts="1558945921" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2052974429267057896" xil_pn:start_ts="1558945921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558945921" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3381268187619202346" xil_pn:start_ts="1558945921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558945921" xil_pn:in_ck="-7227798729560758926" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7882940287800717258" xil_pn:start_ts="1558945921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ip/pllClock.v"/>
      <outfile xil_pn:name="ipcore_dir/chirpRom/chirpRom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/chirpRom/chirpRom.v"/>
    </transform>
    <transform xil_pn:end_ts="1558945921" xil_pn:in_ck="6807686283064167620" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1558945921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="design/Re.v"/>
      <outfile xil_pn:name="design/Top.v"/>
      <outfile xil_pn:name="design/Tx.v"/>
      <outfile xil_pn:name="ip/pllClock.v"/>
      <outfile xil_pn:name="ipcore_dir/chirpRom/chirpRom.v"/>
      <outfile xil_pn:name="sim/tb_Tx.v"/>
    </transform>
    <transform xil_pn:end_ts="1558945922" xil_pn:in_ck="6807686283064167620" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3955124671757855930" xil_pn:start_ts="1558945921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="tb_Tx.fdo"/>
    </transform>
  </transforms>

</generated_project>
