vendor_name = ModelSim
source_file = 1, /home/ec2015/ra169767/prog/mc613/lab10/RAMComplexa.vhd
source_file = 1, /home/ec2015/ra169767/prog/mc613/lab10/RAM.vhd
source_file = 1, /home/ec2015/ra169767/prog/mc613/lab10/db/lab10.cbx.xml
source_file = 1, /opt/altera13sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera13sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera13sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera13sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/altera13sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/altera13sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/altera13sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/altera13sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/altera13sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /opt/altera13sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/altera13sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/altera13sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/altera13sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/altera13sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/ec2015/ra169767/prog/mc613/lab10/db/altsyncram_a941.tdf
design_name = RAM
instance = comp, \we~I\, we, RAM, 1
instance = comp, \clk~I\, clk, RAM, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, RAM, 1
instance = comp, \data[0]~I\, data[0], RAM, 1
instance = comp, \addr[0]~I\, addr[0], RAM, 1
instance = comp, \addr[1]~I\, addr[1], RAM, 1
instance = comp, \addr[2]~I\, addr[2], RAM, 1
instance = comp, \addr[3]~I\, addr[3], RAM, 1
instance = comp, \addr[4]~I\, addr[4], RAM, 1
instance = comp, \addr[5]~I\, addr[5], RAM, 1
instance = comp, \addr[6]~I\, addr[6], RAM, 1
instance = comp, \data[1]~I\, data[1], RAM, 1
instance = comp, \data[2]~I\, data[2], RAM, 1
instance = comp, \data[3]~I\, data[3], RAM, 1
instance = comp, \data[4]~I\, data[4], RAM, 1
instance = comp, \data[5]~I\, data[5], RAM, 1
instance = comp, \data[6]~I\, data[6], RAM, 1
instance = comp, \data[7]~I\, data[7], RAM, 1
instance = comp, \ram_rtl_0|auto_generated|ram_block1a0\, ram_rtl_0|auto_generated|ram_block1a0, RAM, 1
instance = comp, \q[0]~I\, q[0], RAM, 1
instance = comp, \q[1]~I\, q[1], RAM, 1
instance = comp, \q[2]~I\, q[2], RAM, 1
instance = comp, \q[3]~I\, q[3], RAM, 1
instance = comp, \q[4]~I\, q[4], RAM, 1
instance = comp, \q[5]~I\, q[5], RAM, 1
instance = comp, \q[6]~I\, q[6], RAM, 1
instance = comp, \q[7]~I\, q[7], RAM, 1
