Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Aug 13 17:09:22 2018
| Host         : apple running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file pwm_wrapper_timing_summary_routed.rpt -rpx pwm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.817    -5517.449                   3846                59443        0.051        0.000                      0                59443        3.750        0.000                       0                 31290  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}      10.000          100.000         
clk_fpga_1                                                                                  {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                      -15.817    -5517.449                   3846                58329        0.051        0.000                      0                58329        3.750        0.000                       0                 30810  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.459        0.000                      0                  923        0.087        0.000                      0                  923       15.250        0.000                       0                   480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        7.071        0.000                      0                   91        0.364        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.321        0.000                      0                  100        0.389        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3846  Failing Endpoints,  Worst Slack      -15.817ns,  Total Violation    -5517.449ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.817ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.176ns  (logic 10.851ns (43.101%)  route 14.325ns (56.899%))
  Logic Levels:           54  (CARRY4=33 LUT2=5 LUT4=5 LUT6=11)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.706     3.000    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  pwm_i/rc_receiver_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.490     4.008    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.682 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.682    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.796 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.796    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.910    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.138 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.138    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.252    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.581 f  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.787     6.368    pwm_i/rc_receiver_0/inst/acc_loc_fu_132_p3[27]
    SLICE_X57Y87         LUT4 (Prop_lut4_I1_O)        0.306     6.674 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7/O
                         net (fo=1, routed)           0.794     7.467    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.591 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2/O
                         net (fo=2, routed)           0.175     7.767    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.891 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_1/O
                         net (fo=33, routed)          0.856     8.747    pwm_i/rc_receiver_0/inst/p_0_in7_out
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.871 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3/O
                         net (fo=1, routed)           0.000     8.871    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.269 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.269    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.611 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.611    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.725 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.725    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.839    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.074 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.792    10.866    pwm_i/rc_receiver_0/inst/acc_new_1_fu_190_p3[24]
    SLICE_X55Y89         LUT4 (Prop_lut4_I2_O)        0.299    11.165 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7/O
                         net (fo=1, routed)           0.810    11.975    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.099 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2/O
                         net (fo=1, routed)           0.159    12.258    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.382 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_1/O
                         net (fo=34, routed)          0.855    13.237    pwm_i/rc_receiver_0/inst/p_0_in8_out
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.361 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4/O
                         net (fo=1, routed)           0.000    13.361    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.911 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.253    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.488 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.046    15.534    pwm_i/rc_receiver_0/inst/acc_new_3_fu_252_p3[20]
    SLICE_X63Y83         LUT4 (Prop_lut4_I2_O)        0.299    15.833 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6/O
                         net (fo=1, routed)           0.665    16.498    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.622 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2/O
                         net (fo=1, routed)           0.151    16.774    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.124    16.898 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_1/O
                         net (fo=34, routed)          0.513    17.411    pwm_i/rc_receiver_0/inst/p_0_in9_out
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.124    17.535 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4/O
                         net (fo=1, routed)           0.000    17.535    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.085 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.085    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.199 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.313 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.313    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.427 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.427    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.541 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.541    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.655 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.655    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.003 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.724    19.727    pwm_i/rc_receiver_0/inst/acc_new_5_fu_314_p3[25]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.303    20.030 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7/O
                         net (fo=1, routed)           0.592    20.621    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    20.745 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2/O
                         net (fo=2, routed)           0.438    21.183    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.307 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_1/O
                         net (fo=33, routed)          0.557    21.864    pwm_i/rc_receiver_0/inst/p_0_in10_out
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.124    21.988 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4/O
                         net (fo=1, routed)           0.000    21.988    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.538 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.538    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.652    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.766    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.880    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.994    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.108 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.108    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.456 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.817    24.274    pwm_i/rc_receiver_0/inst/acc_new_7_fu_376_p3[25]
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.303    24.577 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7/O
                         net (fo=1, routed)           0.791    25.368    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    25.492 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2/O
                         net (fo=2, routed)           0.312    25.804    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.928 r  pwm_i/rc_receiver_0/inst/acc[31]_i_5/O
                         net (fo=1, routed)           0.553    26.481    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    26.605 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_2/O
                         net (fo=33, routed)          0.726    27.331    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/E[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    27.455 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.721    28.176    pwm_i/rc_receiver_0/inst/acc
    SLICE_X63Y84         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.534    12.713    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X63Y84         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[9]/C
                         clock pessimism              0.229    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X63Y84         FDRE (Setup_fdre_C_R)       -0.429    12.359    pwm_i/rc_receiver_0/inst/acc_reg[9]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                         -28.176    
  -------------------------------------------------------------------
                         slack                                -15.817    

Slack (VIOLATED) :        -15.801ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.158ns  (logic 10.851ns (43.132%)  route 14.307ns (56.868%))
  Logic Levels:           54  (CARRY4=33 LUT2=5 LUT4=5 LUT6=11)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.706     3.000    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  pwm_i/rc_receiver_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.490     4.008    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.682 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.682    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.796 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.796    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.910    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.138 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.138    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.252    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.581 f  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.787     6.368    pwm_i/rc_receiver_0/inst/acc_loc_fu_132_p3[27]
    SLICE_X57Y87         LUT4 (Prop_lut4_I1_O)        0.306     6.674 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7/O
                         net (fo=1, routed)           0.794     7.467    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.591 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2/O
                         net (fo=2, routed)           0.175     7.767    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.891 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_1/O
                         net (fo=33, routed)          0.856     8.747    pwm_i/rc_receiver_0/inst/p_0_in7_out
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.871 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3/O
                         net (fo=1, routed)           0.000     8.871    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.269 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.269    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.611 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.611    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.725 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.725    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.839    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.074 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.792    10.866    pwm_i/rc_receiver_0/inst/acc_new_1_fu_190_p3[24]
    SLICE_X55Y89         LUT4 (Prop_lut4_I2_O)        0.299    11.165 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7/O
                         net (fo=1, routed)           0.810    11.975    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.099 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2/O
                         net (fo=1, routed)           0.159    12.258    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.382 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_1/O
                         net (fo=34, routed)          0.855    13.237    pwm_i/rc_receiver_0/inst/p_0_in8_out
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.361 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4/O
                         net (fo=1, routed)           0.000    13.361    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.911 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.253    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.488 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.046    15.534    pwm_i/rc_receiver_0/inst/acc_new_3_fu_252_p3[20]
    SLICE_X63Y83         LUT4 (Prop_lut4_I2_O)        0.299    15.833 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6/O
                         net (fo=1, routed)           0.665    16.498    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.622 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2/O
                         net (fo=1, routed)           0.151    16.774    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.124    16.898 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_1/O
                         net (fo=34, routed)          0.513    17.411    pwm_i/rc_receiver_0/inst/p_0_in9_out
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.124    17.535 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4/O
                         net (fo=1, routed)           0.000    17.535    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.085 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.085    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.199 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.313 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.313    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.427 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.427    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.541 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.541    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.655 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.655    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.003 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.724    19.727    pwm_i/rc_receiver_0/inst/acc_new_5_fu_314_p3[25]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.303    20.030 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7/O
                         net (fo=1, routed)           0.592    20.621    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    20.745 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2/O
                         net (fo=2, routed)           0.438    21.183    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.307 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_1/O
                         net (fo=33, routed)          0.557    21.864    pwm_i/rc_receiver_0/inst/p_0_in10_out
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.124    21.988 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4/O
                         net (fo=1, routed)           0.000    21.988    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.538 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.538    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.652    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.766    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.880    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.994    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.108 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.108    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.456 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.817    24.274    pwm_i/rc_receiver_0/inst/acc_new_7_fu_376_p3[25]
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.303    24.577 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7/O
                         net (fo=1, routed)           0.791    25.368    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    25.492 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2/O
                         net (fo=2, routed)           0.312    25.804    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.928 r  pwm_i/rc_receiver_0/inst/acc[31]_i_5/O
                         net (fo=1, routed)           0.553    26.481    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    26.605 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_2/O
                         net (fo=33, routed)          0.726    27.331    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/E[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    27.455 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.703    28.158    pwm_i/rc_receiver_0/inst/acc
    SLICE_X57Y85         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.532    12.711    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X57Y85         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[12]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X57Y85         FDRE (Setup_fdre_C_R)       -0.429    12.357    pwm_i/rc_receiver_0/inst/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -28.158    
  -------------------------------------------------------------------
                         slack                                -15.801    

Slack (VIOLATED) :        -15.801ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.158ns  (logic 10.851ns (43.132%)  route 14.307ns (56.868%))
  Logic Levels:           54  (CARRY4=33 LUT2=5 LUT4=5 LUT6=11)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.706     3.000    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  pwm_i/rc_receiver_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.490     4.008    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.682 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.682    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.796 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.796    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.910    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.138 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.138    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.252    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.581 f  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.787     6.368    pwm_i/rc_receiver_0/inst/acc_loc_fu_132_p3[27]
    SLICE_X57Y87         LUT4 (Prop_lut4_I1_O)        0.306     6.674 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7/O
                         net (fo=1, routed)           0.794     7.467    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.591 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2/O
                         net (fo=2, routed)           0.175     7.767    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.891 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_1/O
                         net (fo=33, routed)          0.856     8.747    pwm_i/rc_receiver_0/inst/p_0_in7_out
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.871 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3/O
                         net (fo=1, routed)           0.000     8.871    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.269 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.269    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.611 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.611    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.725 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.725    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.839    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.074 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.792    10.866    pwm_i/rc_receiver_0/inst/acc_new_1_fu_190_p3[24]
    SLICE_X55Y89         LUT4 (Prop_lut4_I2_O)        0.299    11.165 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7/O
                         net (fo=1, routed)           0.810    11.975    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.099 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2/O
                         net (fo=1, routed)           0.159    12.258    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.382 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_1/O
                         net (fo=34, routed)          0.855    13.237    pwm_i/rc_receiver_0/inst/p_0_in8_out
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.361 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4/O
                         net (fo=1, routed)           0.000    13.361    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.911 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.253    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.488 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.046    15.534    pwm_i/rc_receiver_0/inst/acc_new_3_fu_252_p3[20]
    SLICE_X63Y83         LUT4 (Prop_lut4_I2_O)        0.299    15.833 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6/O
                         net (fo=1, routed)           0.665    16.498    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.622 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2/O
                         net (fo=1, routed)           0.151    16.774    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.124    16.898 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_1/O
                         net (fo=34, routed)          0.513    17.411    pwm_i/rc_receiver_0/inst/p_0_in9_out
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.124    17.535 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4/O
                         net (fo=1, routed)           0.000    17.535    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.085 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.085    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.199 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.313 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.313    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.427 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.427    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.541 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.541    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.655 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.655    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.003 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.724    19.727    pwm_i/rc_receiver_0/inst/acc_new_5_fu_314_p3[25]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.303    20.030 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7/O
                         net (fo=1, routed)           0.592    20.621    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    20.745 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2/O
                         net (fo=2, routed)           0.438    21.183    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.307 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_1/O
                         net (fo=33, routed)          0.557    21.864    pwm_i/rc_receiver_0/inst/p_0_in10_out
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.124    21.988 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4/O
                         net (fo=1, routed)           0.000    21.988    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.538 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.538    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.652    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.766    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.880    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.994    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.108 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.108    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.456 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.817    24.274    pwm_i/rc_receiver_0/inst/acc_new_7_fu_376_p3[25]
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.303    24.577 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7/O
                         net (fo=1, routed)           0.791    25.368    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    25.492 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2/O
                         net (fo=2, routed)           0.312    25.804    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.928 r  pwm_i/rc_receiver_0/inst/acc[31]_i_5/O
                         net (fo=1, routed)           0.553    26.481    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    26.605 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_2/O
                         net (fo=33, routed)          0.726    27.331    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/E[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    27.455 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.703    28.158    pwm_i/rc_receiver_0/inst/acc
    SLICE_X57Y85         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.532    12.711    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X57Y85         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[14]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X57Y85         FDRE (Setup_fdre_C_R)       -0.429    12.357    pwm_i/rc_receiver_0/inst/acc_reg[14]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -28.158    
  -------------------------------------------------------------------
                         slack                                -15.801    

Slack (VIOLATED) :        -15.801ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.158ns  (logic 10.851ns (43.132%)  route 14.307ns (56.868%))
  Logic Levels:           54  (CARRY4=33 LUT2=5 LUT4=5 LUT6=11)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.706     3.000    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  pwm_i/rc_receiver_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.490     4.008    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.682 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.682    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.796 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.796    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.910    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.138 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.138    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.252    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.581 f  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.787     6.368    pwm_i/rc_receiver_0/inst/acc_loc_fu_132_p3[27]
    SLICE_X57Y87         LUT4 (Prop_lut4_I1_O)        0.306     6.674 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7/O
                         net (fo=1, routed)           0.794     7.467    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.591 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2/O
                         net (fo=2, routed)           0.175     7.767    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.891 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_1/O
                         net (fo=33, routed)          0.856     8.747    pwm_i/rc_receiver_0/inst/p_0_in7_out
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.871 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3/O
                         net (fo=1, routed)           0.000     8.871    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.269 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.269    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.611 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.611    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.725 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.725    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.839    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.074 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.792    10.866    pwm_i/rc_receiver_0/inst/acc_new_1_fu_190_p3[24]
    SLICE_X55Y89         LUT4 (Prop_lut4_I2_O)        0.299    11.165 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7/O
                         net (fo=1, routed)           0.810    11.975    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.099 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2/O
                         net (fo=1, routed)           0.159    12.258    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.382 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_1/O
                         net (fo=34, routed)          0.855    13.237    pwm_i/rc_receiver_0/inst/p_0_in8_out
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.361 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4/O
                         net (fo=1, routed)           0.000    13.361    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.911 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.253    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.488 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.046    15.534    pwm_i/rc_receiver_0/inst/acc_new_3_fu_252_p3[20]
    SLICE_X63Y83         LUT4 (Prop_lut4_I2_O)        0.299    15.833 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6/O
                         net (fo=1, routed)           0.665    16.498    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.622 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2/O
                         net (fo=1, routed)           0.151    16.774    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.124    16.898 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_1/O
                         net (fo=34, routed)          0.513    17.411    pwm_i/rc_receiver_0/inst/p_0_in9_out
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.124    17.535 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4/O
                         net (fo=1, routed)           0.000    17.535    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.085 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.085    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.199 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.313 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.313    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.427 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.427    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.541 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.541    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.655 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.655    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.003 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.724    19.727    pwm_i/rc_receiver_0/inst/acc_new_5_fu_314_p3[25]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.303    20.030 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7/O
                         net (fo=1, routed)           0.592    20.621    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    20.745 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2/O
                         net (fo=2, routed)           0.438    21.183    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.307 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_1/O
                         net (fo=33, routed)          0.557    21.864    pwm_i/rc_receiver_0/inst/p_0_in10_out
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.124    21.988 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4/O
                         net (fo=1, routed)           0.000    21.988    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.538 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.538    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.652    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.766    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.880    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.994    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.108 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.108    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.456 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.817    24.274    pwm_i/rc_receiver_0/inst/acc_new_7_fu_376_p3[25]
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.303    24.577 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7/O
                         net (fo=1, routed)           0.791    25.368    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    25.492 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2/O
                         net (fo=2, routed)           0.312    25.804    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.928 r  pwm_i/rc_receiver_0/inst/acc[31]_i_5/O
                         net (fo=1, routed)           0.553    26.481    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    26.605 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_2/O
                         net (fo=33, routed)          0.726    27.331    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/E[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    27.455 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.703    28.158    pwm_i/rc_receiver_0/inst/acc
    SLICE_X57Y85         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.532    12.711    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X57Y85         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[22]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X57Y85         FDRE (Setup_fdre_C_R)       -0.429    12.357    pwm_i/rc_receiver_0/inst/acc_reg[22]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -28.158    
  -------------------------------------------------------------------
                         slack                                -15.801    

Slack (VIOLATED) :        -15.801ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.158ns  (logic 10.851ns (43.132%)  route 14.307ns (56.868%))
  Logic Levels:           54  (CARRY4=33 LUT2=5 LUT4=5 LUT6=11)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.706     3.000    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  pwm_i/rc_receiver_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.490     4.008    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.682 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.682    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.796 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.796    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.910    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.138 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.138    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.252    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.581 f  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.787     6.368    pwm_i/rc_receiver_0/inst/acc_loc_fu_132_p3[27]
    SLICE_X57Y87         LUT4 (Prop_lut4_I1_O)        0.306     6.674 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7/O
                         net (fo=1, routed)           0.794     7.467    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.591 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2/O
                         net (fo=2, routed)           0.175     7.767    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.891 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_1/O
                         net (fo=33, routed)          0.856     8.747    pwm_i/rc_receiver_0/inst/p_0_in7_out
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.871 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3/O
                         net (fo=1, routed)           0.000     8.871    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.269 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.269    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.611 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.611    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.725 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.725    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.839    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.074 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.792    10.866    pwm_i/rc_receiver_0/inst/acc_new_1_fu_190_p3[24]
    SLICE_X55Y89         LUT4 (Prop_lut4_I2_O)        0.299    11.165 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7/O
                         net (fo=1, routed)           0.810    11.975    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.099 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2/O
                         net (fo=1, routed)           0.159    12.258    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.382 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_1/O
                         net (fo=34, routed)          0.855    13.237    pwm_i/rc_receiver_0/inst/p_0_in8_out
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.361 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4/O
                         net (fo=1, routed)           0.000    13.361    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.911 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.253    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.488 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.046    15.534    pwm_i/rc_receiver_0/inst/acc_new_3_fu_252_p3[20]
    SLICE_X63Y83         LUT4 (Prop_lut4_I2_O)        0.299    15.833 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6/O
                         net (fo=1, routed)           0.665    16.498    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.622 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2/O
                         net (fo=1, routed)           0.151    16.774    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.124    16.898 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_1/O
                         net (fo=34, routed)          0.513    17.411    pwm_i/rc_receiver_0/inst/p_0_in9_out
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.124    17.535 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4/O
                         net (fo=1, routed)           0.000    17.535    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.085 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.085    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.199 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.313 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.313    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.427 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.427    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.541 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.541    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.655 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.655    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.003 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.724    19.727    pwm_i/rc_receiver_0/inst/acc_new_5_fu_314_p3[25]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.303    20.030 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7/O
                         net (fo=1, routed)           0.592    20.621    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    20.745 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2/O
                         net (fo=2, routed)           0.438    21.183    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.307 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_1/O
                         net (fo=33, routed)          0.557    21.864    pwm_i/rc_receiver_0/inst/p_0_in10_out
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.124    21.988 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4/O
                         net (fo=1, routed)           0.000    21.988    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.538 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.538    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.652    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.766    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.880    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.994    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.108 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.108    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.456 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.817    24.274    pwm_i/rc_receiver_0/inst/acc_new_7_fu_376_p3[25]
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.303    24.577 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7/O
                         net (fo=1, routed)           0.791    25.368    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    25.492 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2/O
                         net (fo=2, routed)           0.312    25.804    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.928 r  pwm_i/rc_receiver_0/inst/acc[31]_i_5/O
                         net (fo=1, routed)           0.553    26.481    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    26.605 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_2/O
                         net (fo=33, routed)          0.726    27.331    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/E[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    27.455 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.703    28.158    pwm_i/rc_receiver_0/inst/acc
    SLICE_X57Y85         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.532    12.711    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X57Y85         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[30]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X57Y85         FDRE (Setup_fdre_C_R)       -0.429    12.357    pwm_i/rc_receiver_0/inst/acc_reg[30]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -28.158    
  -------------------------------------------------------------------
                         slack                                -15.801    

Slack (VIOLATED) :        -15.801ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.158ns  (logic 10.851ns (43.132%)  route 14.307ns (56.868%))
  Logic Levels:           54  (CARRY4=33 LUT2=5 LUT4=5 LUT6=11)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.706     3.000    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  pwm_i/rc_receiver_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.490     4.008    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.682 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.682    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.796 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.796    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.910    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.138 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.138    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.252    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.581 f  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.787     6.368    pwm_i/rc_receiver_0/inst/acc_loc_fu_132_p3[27]
    SLICE_X57Y87         LUT4 (Prop_lut4_I1_O)        0.306     6.674 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7/O
                         net (fo=1, routed)           0.794     7.467    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.591 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2/O
                         net (fo=2, routed)           0.175     7.767    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.891 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_1/O
                         net (fo=33, routed)          0.856     8.747    pwm_i/rc_receiver_0/inst/p_0_in7_out
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.871 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3/O
                         net (fo=1, routed)           0.000     8.871    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.269 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.269    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.611 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.611    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.725 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.725    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.839    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.074 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.792    10.866    pwm_i/rc_receiver_0/inst/acc_new_1_fu_190_p3[24]
    SLICE_X55Y89         LUT4 (Prop_lut4_I2_O)        0.299    11.165 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7/O
                         net (fo=1, routed)           0.810    11.975    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.099 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2/O
                         net (fo=1, routed)           0.159    12.258    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.382 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_1/O
                         net (fo=34, routed)          0.855    13.237    pwm_i/rc_receiver_0/inst/p_0_in8_out
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.361 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4/O
                         net (fo=1, routed)           0.000    13.361    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.911 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.253    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.488 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.046    15.534    pwm_i/rc_receiver_0/inst/acc_new_3_fu_252_p3[20]
    SLICE_X63Y83         LUT4 (Prop_lut4_I2_O)        0.299    15.833 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6/O
                         net (fo=1, routed)           0.665    16.498    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.622 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2/O
                         net (fo=1, routed)           0.151    16.774    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.124    16.898 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_1/O
                         net (fo=34, routed)          0.513    17.411    pwm_i/rc_receiver_0/inst/p_0_in9_out
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.124    17.535 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4/O
                         net (fo=1, routed)           0.000    17.535    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.085 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.085    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.199 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.313 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.313    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.427 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.427    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.541 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.541    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.655 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.655    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.003 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.724    19.727    pwm_i/rc_receiver_0/inst/acc_new_5_fu_314_p3[25]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.303    20.030 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7/O
                         net (fo=1, routed)           0.592    20.621    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    20.745 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2/O
                         net (fo=2, routed)           0.438    21.183    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.307 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_1/O
                         net (fo=33, routed)          0.557    21.864    pwm_i/rc_receiver_0/inst/p_0_in10_out
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.124    21.988 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4/O
                         net (fo=1, routed)           0.000    21.988    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.538 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.538    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.652    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.766    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.880    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.994    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.108 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.108    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.456 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.817    24.274    pwm_i/rc_receiver_0/inst/acc_new_7_fu_376_p3[25]
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.303    24.577 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7/O
                         net (fo=1, routed)           0.791    25.368    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    25.492 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2/O
                         net (fo=2, routed)           0.312    25.804    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.928 r  pwm_i/rc_receiver_0/inst/acc[31]_i_5/O
                         net (fo=1, routed)           0.553    26.481    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    26.605 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_2/O
                         net (fo=33, routed)          0.726    27.331    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/E[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    27.455 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.703    28.158    pwm_i/rc_receiver_0/inst/acc
    SLICE_X57Y85         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.532    12.711    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X57Y85         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[31]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X57Y85         FDRE (Setup_fdre_C_R)       -0.429    12.357    pwm_i/rc_receiver_0/inst/acc_reg[31]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -28.158    
  -------------------------------------------------------------------
                         slack                                -15.801    

Slack (VIOLATED) :        -15.801ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.158ns  (logic 10.851ns (43.132%)  route 14.307ns (56.868%))
  Logic Levels:           54  (CARRY4=33 LUT2=5 LUT4=5 LUT6=11)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.706     3.000    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  pwm_i/rc_receiver_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.490     4.008    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.682 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.682    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.796 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.796    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.910    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.138 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.138    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.252    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.581 f  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.787     6.368    pwm_i/rc_receiver_0/inst/acc_loc_fu_132_p3[27]
    SLICE_X57Y87         LUT4 (Prop_lut4_I1_O)        0.306     6.674 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7/O
                         net (fo=1, routed)           0.794     7.467    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.591 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2/O
                         net (fo=2, routed)           0.175     7.767    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.891 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_1/O
                         net (fo=33, routed)          0.856     8.747    pwm_i/rc_receiver_0/inst/p_0_in7_out
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.871 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3/O
                         net (fo=1, routed)           0.000     8.871    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.269 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.269    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.611 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.611    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.725 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.725    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.839    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.074 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.792    10.866    pwm_i/rc_receiver_0/inst/acc_new_1_fu_190_p3[24]
    SLICE_X55Y89         LUT4 (Prop_lut4_I2_O)        0.299    11.165 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7/O
                         net (fo=1, routed)           0.810    11.975    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.099 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2/O
                         net (fo=1, routed)           0.159    12.258    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.382 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_1/O
                         net (fo=34, routed)          0.855    13.237    pwm_i/rc_receiver_0/inst/p_0_in8_out
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.361 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4/O
                         net (fo=1, routed)           0.000    13.361    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.911 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.253    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.488 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.046    15.534    pwm_i/rc_receiver_0/inst/acc_new_3_fu_252_p3[20]
    SLICE_X63Y83         LUT4 (Prop_lut4_I2_O)        0.299    15.833 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6/O
                         net (fo=1, routed)           0.665    16.498    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.622 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2/O
                         net (fo=1, routed)           0.151    16.774    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.124    16.898 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_1/O
                         net (fo=34, routed)          0.513    17.411    pwm_i/rc_receiver_0/inst/p_0_in9_out
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.124    17.535 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4/O
                         net (fo=1, routed)           0.000    17.535    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.085 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.085    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.199 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.313 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.313    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.427 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.427    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.541 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.541    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.655 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.655    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.003 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.724    19.727    pwm_i/rc_receiver_0/inst/acc_new_5_fu_314_p3[25]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.303    20.030 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7/O
                         net (fo=1, routed)           0.592    20.621    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    20.745 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2/O
                         net (fo=2, routed)           0.438    21.183    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.307 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_1/O
                         net (fo=33, routed)          0.557    21.864    pwm_i/rc_receiver_0/inst/p_0_in10_out
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.124    21.988 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4/O
                         net (fo=1, routed)           0.000    21.988    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.538 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.538    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.652    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.766    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.880    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.994    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.108 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.108    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.456 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.817    24.274    pwm_i/rc_receiver_0/inst/acc_new_7_fu_376_p3[25]
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.303    24.577 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7/O
                         net (fo=1, routed)           0.791    25.368    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    25.492 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2/O
                         net (fo=2, routed)           0.312    25.804    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.928 r  pwm_i/rc_receiver_0/inst/acc[31]_i_5/O
                         net (fo=1, routed)           0.553    26.481    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    26.605 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_2/O
                         net (fo=33, routed)          0.726    27.331    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/E[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    27.455 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.703    28.158    pwm_i/rc_receiver_0/inst/acc
    SLICE_X57Y85         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.532    12.711    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X57Y85         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[4]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X57Y85         FDRE (Setup_fdre_C_R)       -0.429    12.357    pwm_i/rc_receiver_0/inst/acc_reg[4]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -28.158    
  -------------------------------------------------------------------
                         slack                                -15.801    

Slack (VIOLATED) :        -15.782ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.140ns  (logic 10.851ns (43.163%)  route 14.289ns (56.837%))
  Logic Levels:           54  (CARRY4=33 LUT2=5 LUT4=5 LUT6=11)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.706     3.000    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  pwm_i/rc_receiver_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.490     4.008    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.682 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.682    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.796 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.796    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.910    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.138 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.138    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.252    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.581 f  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.787     6.368    pwm_i/rc_receiver_0/inst/acc_loc_fu_132_p3[27]
    SLICE_X57Y87         LUT4 (Prop_lut4_I1_O)        0.306     6.674 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7/O
                         net (fo=1, routed)           0.794     7.467    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.591 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2/O
                         net (fo=2, routed)           0.175     7.767    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.891 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_1/O
                         net (fo=33, routed)          0.856     8.747    pwm_i/rc_receiver_0/inst/p_0_in7_out
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.871 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3/O
                         net (fo=1, routed)           0.000     8.871    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.269 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.269    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.611 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.611    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.725 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.725    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.839    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.074 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.792    10.866    pwm_i/rc_receiver_0/inst/acc_new_1_fu_190_p3[24]
    SLICE_X55Y89         LUT4 (Prop_lut4_I2_O)        0.299    11.165 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7/O
                         net (fo=1, routed)           0.810    11.975    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.099 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2/O
                         net (fo=1, routed)           0.159    12.258    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.382 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_1/O
                         net (fo=34, routed)          0.855    13.237    pwm_i/rc_receiver_0/inst/p_0_in8_out
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.361 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4/O
                         net (fo=1, routed)           0.000    13.361    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.911 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.253    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.488 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.046    15.534    pwm_i/rc_receiver_0/inst/acc_new_3_fu_252_p3[20]
    SLICE_X63Y83         LUT4 (Prop_lut4_I2_O)        0.299    15.833 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6/O
                         net (fo=1, routed)           0.665    16.498    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.622 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2/O
                         net (fo=1, routed)           0.151    16.774    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.124    16.898 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_1/O
                         net (fo=34, routed)          0.513    17.411    pwm_i/rc_receiver_0/inst/p_0_in9_out
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.124    17.535 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4/O
                         net (fo=1, routed)           0.000    17.535    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.085 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.085    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.199 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.313 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.313    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.427 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.427    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.541 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.541    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.655 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.655    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.003 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.724    19.727    pwm_i/rc_receiver_0/inst/acc_new_5_fu_314_p3[25]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.303    20.030 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7/O
                         net (fo=1, routed)           0.592    20.621    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    20.745 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2/O
                         net (fo=2, routed)           0.438    21.183    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.307 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_1/O
                         net (fo=33, routed)          0.557    21.864    pwm_i/rc_receiver_0/inst/p_0_in10_out
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.124    21.988 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4/O
                         net (fo=1, routed)           0.000    21.988    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.538 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.538    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.652    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.766    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.880    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.994    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.108 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.108    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.456 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.817    24.274    pwm_i/rc_receiver_0/inst/acc_new_7_fu_376_p3[25]
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.303    24.577 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7/O
                         net (fo=1, routed)           0.791    25.368    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    25.492 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2/O
                         net (fo=2, routed)           0.312    25.804    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.928 r  pwm_i/rc_receiver_0/inst/acc[31]_i_5/O
                         net (fo=1, routed)           0.553    26.481    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    26.605 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_2/O
                         net (fo=33, routed)          0.726    27.331    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/E[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    27.455 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.685    28.140    pwm_i/rc_receiver_0/inst/acc
    SLICE_X57Y87         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.533    12.712    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X57Y87         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[18]/C
                         clock pessimism              0.229    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X57Y87         FDRE (Setup_fdre_C_R)       -0.429    12.358    pwm_i/rc_receiver_0/inst/acc_reg[18]
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                         -28.140    
  -------------------------------------------------------------------
                         slack                                -15.782    

Slack (VIOLATED) :        -15.782ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.140ns  (logic 10.851ns (43.163%)  route 14.289ns (56.837%))
  Logic Levels:           54  (CARRY4=33 LUT2=5 LUT4=5 LUT6=11)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.706     3.000    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  pwm_i/rc_receiver_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.490     4.008    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.682 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.682    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.796 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.796    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.910    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.138 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.138    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.252    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.581 f  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.787     6.368    pwm_i/rc_receiver_0/inst/acc_loc_fu_132_p3[27]
    SLICE_X57Y87         LUT4 (Prop_lut4_I1_O)        0.306     6.674 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7/O
                         net (fo=1, routed)           0.794     7.467    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.591 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2/O
                         net (fo=2, routed)           0.175     7.767    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.891 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_1/O
                         net (fo=33, routed)          0.856     8.747    pwm_i/rc_receiver_0/inst/p_0_in7_out
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.871 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3/O
                         net (fo=1, routed)           0.000     8.871    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.269 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.269    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.611 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.611    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.725 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.725    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.839    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.074 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.792    10.866    pwm_i/rc_receiver_0/inst/acc_new_1_fu_190_p3[24]
    SLICE_X55Y89         LUT4 (Prop_lut4_I2_O)        0.299    11.165 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7/O
                         net (fo=1, routed)           0.810    11.975    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.099 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2/O
                         net (fo=1, routed)           0.159    12.258    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.382 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_1/O
                         net (fo=34, routed)          0.855    13.237    pwm_i/rc_receiver_0/inst/p_0_in8_out
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.361 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4/O
                         net (fo=1, routed)           0.000    13.361    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.911 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.253    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.488 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.046    15.534    pwm_i/rc_receiver_0/inst/acc_new_3_fu_252_p3[20]
    SLICE_X63Y83         LUT4 (Prop_lut4_I2_O)        0.299    15.833 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6/O
                         net (fo=1, routed)           0.665    16.498    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.622 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2/O
                         net (fo=1, routed)           0.151    16.774    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.124    16.898 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_1/O
                         net (fo=34, routed)          0.513    17.411    pwm_i/rc_receiver_0/inst/p_0_in9_out
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.124    17.535 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4/O
                         net (fo=1, routed)           0.000    17.535    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.085 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.085    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.199 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.313 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.313    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.427 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.427    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.541 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.541    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.655 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.655    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.003 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.724    19.727    pwm_i/rc_receiver_0/inst/acc_new_5_fu_314_p3[25]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.303    20.030 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7/O
                         net (fo=1, routed)           0.592    20.621    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    20.745 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2/O
                         net (fo=2, routed)           0.438    21.183    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.307 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_1/O
                         net (fo=33, routed)          0.557    21.864    pwm_i/rc_receiver_0/inst/p_0_in10_out
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.124    21.988 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4/O
                         net (fo=1, routed)           0.000    21.988    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.538 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.538    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.652    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.766    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.880    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.994    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.108 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.108    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.456 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.817    24.274    pwm_i/rc_receiver_0/inst/acc_new_7_fu_376_p3[25]
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.303    24.577 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7/O
                         net (fo=1, routed)           0.791    25.368    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    25.492 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2/O
                         net (fo=2, routed)           0.312    25.804    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.928 r  pwm_i/rc_receiver_0/inst/acc[31]_i_5/O
                         net (fo=1, routed)           0.553    26.481    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    26.605 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_2/O
                         net (fo=33, routed)          0.726    27.331    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/E[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    27.455 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.685    28.140    pwm_i/rc_receiver_0/inst/acc
    SLICE_X57Y87         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.533    12.712    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X57Y87         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[29]/C
                         clock pessimism              0.229    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X57Y87         FDRE (Setup_fdre_C_R)       -0.429    12.358    pwm_i/rc_receiver_0/inst/acc_reg[29]
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                         -28.140    
  -------------------------------------------------------------------
                         slack                                -15.782    

Slack (VIOLATED) :        -15.717ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.012ns  (logic 10.851ns (43.383%)  route 14.161ns (56.617%))
  Logic Levels:           54  (CARRY4=33 LUT2=5 LUT4=5 LUT6=11)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.706     3.000    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X54Y86         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  pwm_i/rc_receiver_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.490     4.008    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.682 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.682    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[3]_i_1_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.796 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.796    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[7]_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.910 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.910    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[11]_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[15]_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.138 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.138    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[19]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.252    pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[23]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.581 f  pwm_i/rc_receiver_0/inst/acc_loc_reg_614_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.787     6.368    pwm_i/rc_receiver_0/inst/acc_loc_fu_132_p3[27]
    SLICE_X57Y87         LUT4 (Prop_lut4_I1_O)        0.306     6.674 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7/O
                         net (fo=1, routed)           0.794     7.467    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_7_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.591 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2/O
                         net (fo=2, routed)           0.175     7.767    pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_2_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.891 f  pwm_i/rc_receiver_0/inst/or_cond_reg_619[0]_i_1/O
                         net (fo=33, routed)          0.856     8.747    pwm_i/rc_receiver_0/inst/p_0_in7_out
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.871 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3/O
                         net (fo=1, routed)           0.000     8.871    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625[3]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.269 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.269    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[3]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.383    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[7]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[11]_i_1_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.611 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.611    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[15]_i_1_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.725 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.725    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[19]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.839 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.839    pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[23]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.074 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_625_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.792    10.866    pwm_i/rc_receiver_0/inst/acc_new_1_fu_190_p3[24]
    SLICE_X55Y89         LUT4 (Prop_lut4_I2_O)        0.299    11.165 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7/O
                         net (fo=1, routed)           0.810    11.975    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_7_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.099 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2/O
                         net (fo=1, routed)           0.159    12.258    pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_2_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.382 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_630[0]_i_1/O
                         net (fo=34, routed)          0.855    13.237    pwm_i/rc_receiver_0/inst/p_0_in8_out
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.361 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4/O
                         net (fo=1, routed)           0.000    13.361    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637[7]_i_4_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.911 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[7]_i_1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[11]_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.139 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.139    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[15]_i_1_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.253 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.253    pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[19]_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.488 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_637_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.046    15.534    pwm_i/rc_receiver_0/inst/acc_new_3_fu_252_p3[20]
    SLICE_X63Y83         LUT4 (Prop_lut4_I2_O)        0.299    15.833 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6/O
                         net (fo=1, routed)           0.665    16.498    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.622 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2/O
                         net (fo=1, routed)           0.151    16.774    pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.124    16.898 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_642[0]_i_1/O
                         net (fo=34, routed)          0.513    17.411    pwm_i/rc_receiver_0/inst/p_0_in9_out
    SLICE_X61Y81         LUT2 (Prop_lut2_I1_O)        0.124    17.535 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4/O
                         net (fo=1, routed)           0.000    17.535    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649[3]_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.085 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.085    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[3]_i_1_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.199 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[7]_i_1_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.313 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.313    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[11]_i_1_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.427 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.427    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[15]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.541 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.541    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[19]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.655 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.655    pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[23]_i_1_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.003 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_649_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.724    19.727    pwm_i/rc_receiver_0/inst/acc_new_5_fu_314_p3[25]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.303    20.030 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7/O
                         net (fo=1, routed)           0.592    20.621    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_7_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124    20.745 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2/O
                         net (fo=2, routed)           0.438    21.183    pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_2_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.307 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_654[0]_i_1/O
                         net (fo=33, routed)          0.557    21.864    pwm_i/rc_receiver_0/inst/p_0_in10_out
    SLICE_X60Y80         LUT2 (Prop_lut2_I1_O)        0.124    21.988 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4/O
                         net (fo=1, routed)           0.000    21.988    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660[3]_i_4_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.538 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.538    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[3]_i_1_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.652 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.652    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[7]_i_1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.766 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.766    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[11]_i_1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.880 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.880    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[15]_i_1_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.994 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.994    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[19]_i_1_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.108 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.108    pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[23]_i_1_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.456 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_660_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.817    24.274    pwm_i/rc_receiver_0/inst/acc_new_7_fu_376_p3[25]
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.303    24.577 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7/O
                         net (fo=1, routed)           0.791    25.368    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_7_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    25.492 r  pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2/O
                         net (fo=2, routed)           0.312    25.804    pwm_i/rc_receiver_0/inst/or_cond_4_reg_665[0]_i_2_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.928 r  pwm_i/rc_receiver_0/inst/acc[31]_i_5/O
                         net (fo=1, routed)           0.553    26.481    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    26.605 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_2/O
                         net (fo=33, routed)          0.726    27.331    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/E[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    27.455 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.558    28.012    pwm_i/rc_receiver_0/inst/acc
    SLICE_X54Y83         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.529    12.708    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X54Y83         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[0]/C
                         clock pessimism              0.265    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X54Y83         FDRE (Setup_fdre_C_R)       -0.524    12.295    pwm_i/rc_receiver_0/inst/acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -28.012    
  -------------------------------------------------------------------
                         slack                                -15.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff1_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.560     0.896    pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/ap_clk
    SLICE_X37Y10         FDRE                                         r  pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff1_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff1_reg[7]__0/Q
                         net (fo=1, routed)           0.110     1.147    pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff1_reg[7]__0_n_0
    SLICE_X36Y9          SRL16E                                       r  pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.828     1.194    pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/ap_clk
    SLICE_X36Y9          SRL16E                                       r  pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2/CLK
                         clock pessimism             -0.281     0.913    
    SLICE_X36Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.096    pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pwm_i/mixer_0/inst/mul_reg_1853_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/mixer_0/inst/mixer_sub_101ns_1cud_U12/mixer_sub_101ns_1cud_AddSubnS_0_U/bin_s1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.227ns (55.633%)  route 0.181ns (44.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.545     0.881    pwm_i/mixer_0/inst/ap_clk
    SLICE_X51Y25         FDRE                                         r  pwm_i/mixer_0/inst/mul_reg_1853_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.128     1.008 f  pwm_i/mixer_0/inst/mul_reg_1853_reg[52]/Q
                         net (fo=1, routed)           0.181     1.190    pwm_i/mixer_0/inst/mixer_sub_101ns_1cud_U12/mixer_sub_101ns_1cud_AddSubnS_0_U/Q[52]
    SLICE_X49Y23         LUT1 (Prop_lut1_I0_O)        0.099     1.289 r  pwm_i/mixer_0/inst/mixer_sub_101ns_1cud_U12/mixer_sub_101ns_1cud_AddSubnS_0_U/bin_s1[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.289    pwm_i/mixer_0/inst/mixer_sub_101ns_1cud_U12/mixer_sub_101ns_1cud_AddSubnS_0_U/p_0_in[2]
    SLICE_X49Y23         FDRE                                         r  pwm_i/mixer_0/inst/mixer_sub_101ns_1cud_U12/mixer_sub_101ns_1cud_AddSubnS_0_U/bin_s1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.814     1.180    pwm_i/mixer_0/inst/mixer_sub_101ns_1cud_U12/mixer_sub_101ns_1cud_AddSubnS_0_U/ap_clk
    SLICE_X49Y23         FDRE                                         r  pwm_i/mixer_0/inst/mixer_sub_101ns_1cud_U12/mixer_sub_101ns_1cud_AddSubnS_0_U/bin_s1_reg[2]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y23         FDRE (Hold_fdre_C_D)         0.092     1.237    pwm_i/mixer_0/inst/mixer_sub_101ns_1cud_U12/mixer_sub_101ns_1cud_AddSubnS_0_U/bin_s1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/shadow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.386%)  route 0.144ns (43.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.638     0.974    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/S_DCLK_O
    SLICE_X49Y100        FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/shadow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/shadow_reg[4]/Q
                         net (fo=1, routed)           0.144     1.259    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/shadow_reg_n_0_[4]
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.304 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/shadow[3]_i_1__6/O
                         net (fo=1, routed)           0.000     1.304    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/shadow[3]_i_1__6_n_0
    SLICE_X49Y99         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.825     1.191    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/S_DCLK_O
    SLICE_X49Y99         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][443]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.591     0.927    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X22Y36         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][443]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][443]/Q
                         net (fo=1, routed)           0.108     1.198    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/WRITE_DATA_I[29]
    RAMB36_X1Y7          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.903     1.269    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/out
    RAMB36_X1Y7          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.987    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155     1.142    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][1001]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.117%)  route 0.285ns (66.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.556     0.892    pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_clk
    SLICE_X45Y53         FDRE                                         r  pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/rdata_reg[21]/Q
                         net (fo=3, routed)           0.285     1.317    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe153[21]
    SLICE_X50Y51         SRL16E                                       r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][1001]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.821     1.187    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X50Y51         SRL16E                                       r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][1001]_srl8/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.261    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][1001]_srl8
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][721]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.607     0.943    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X92Y51         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][721]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y51         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][721]/Q
                         net (fo=1, routed)           0.125     1.232    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/WRITE_DATA_I[11]
    RAMB36_X4Y10         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.918     1.284    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X4Y10         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     1.020    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.175    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][712]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.607     0.943    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X92Y50         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][712]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][712]/Q
                         net (fo=1, routed)           0.125     1.232    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/WRITE_DATA_I[2]
    RAMB36_X4Y10         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.918     1.284    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X4Y10         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     1.020    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.175    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][600]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.598     0.934    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X90Y69         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][600]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y69         FDRE (Prop_fdre_C_Q)         0.164     1.098 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][600]/Q
                         net (fo=1, routed)           0.106     1.204    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WRITE_DATA_I[34]
    RAMB36_X4Y13         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.909     1.275    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X4Y13         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.284     0.991    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.155     1.146    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][642]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.606     0.942    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X90Y56         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][642]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y56         FDRE (Prop_fdre_C_Q)         0.164     1.106 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][642]/Q
                         net (fo=1, routed)           0.106     1.212    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/WRITE_DATA_I[4]
    RAMB36_X4Y11         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.917     1.283    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X4Y11         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.284     0.999    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.154    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][474]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.114%)  route 0.109ns (39.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.587     0.923    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X22Y30         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][474]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][474]/Q
                         net (fo=1, routed)           0.109     1.195    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WRITE_DATA_I[24]
    RAMB36_X1Y6          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.898     1.264    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/out
    RAMB36_X1Y6          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.982    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.155     1.137    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4   pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/int_regs_in_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4   pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/int_regs_in_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y12  pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y30  pwm_i/rc_receiver_0/inst/rc_receiver_mixer_out_V_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.459ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.463ns (22.297%)  route 5.098ns (77.703%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 36.689 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.779     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.419     4.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.036     6.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y82        LUT4 (Prop_lut4_I1_O)        0.299     6.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=3, routed)           1.402     8.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X102Y79        LUT6 (Prop_lut6_I3_O)        0.124     8.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X102Y79        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X102Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.660    10.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X98Y83         LUT5 (Prop_lut5_I2_O)        0.124    10.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X98Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.604    36.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.474    37.163    
                         clock uncertainty           -0.035    37.128    
    SLICE_X98Y83         FDRE (Setup_fdre_C_D)        0.079    37.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.207    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                 26.459    

Slack (MET) :             26.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 1.463ns (22.439%)  route 5.057ns (77.561%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 36.689 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.779     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.419     4.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.036     6.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y82        LUT4 (Prop_lut4_I1_O)        0.299     6.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=3, routed)           1.402     8.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X102Y79        LUT6 (Prop_lut6_I3_O)        0.124     8.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X102Y79        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X102Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.619    10.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X98Y83         LUT5 (Prop_lut5_I2_O)        0.124    10.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X98Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.604    36.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.474    37.163    
                         clock uncertainty           -0.035    37.128    
    SLICE_X98Y83         FDRE (Setup_fdre_C_D)        0.079    37.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.207    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 26.501    

Slack (MET) :             26.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 1.463ns (22.492%)  route 5.042ns (77.508%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 36.689 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.779     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.419     4.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.036     6.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y82        LUT4 (Prop_lut4_I1_O)        0.299     6.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=3, routed)           1.402     8.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X102Y79        LUT6 (Prop_lut6_I3_O)        0.124     8.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X102Y79        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X102Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.604    10.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X98Y83         LUT5 (Prop_lut5_I2_O)        0.124    10.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X98Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.604    36.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.474    37.163    
                         clock uncertainty           -0.035    37.128    
    SLICE_X98Y83         FDRE (Setup_fdre_C_D)        0.077    37.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.205    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                 26.514    

Slack (MET) :             26.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 1.014ns (17.633%)  route 4.737ns (82.367%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 36.708 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.769     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y82        LUT5 (Prop_lut5_I0_O)        0.124     6.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.796     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X102Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y48        LUT6 (Prop_lut6_I5_O)        0.124     9.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.642     9.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X101Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.623    36.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X101Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.322    37.030    
                         clock uncertainty           -0.035    36.995    
    SLICE_X101Y49        FDRE (Setup_fdre_C_R)       -0.429    36.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.566    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                 26.629    

Slack (MET) :             26.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 1.463ns (22.994%)  route 4.900ns (77.006%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 36.689 - 33.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.779     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.419     4.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.036     6.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X103Y82        LUT4 (Prop_lut4_I1_O)        0.299     6.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=3, routed)           1.402     8.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X102Y79        LUT6 (Prop_lut6_I3_O)        0.124     8.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X102Y79        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X102Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.462    10.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X98Y83         LUT5 (Prop_lut5_I2_O)        0.124    10.548 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X98Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.604    36.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.474    37.163    
                         clock uncertainty           -0.035    37.128    
    SLICE_X98Y83         FDRE (Setup_fdre_C_D)        0.081    37.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                 26.660    

Slack (MET) :             26.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.014ns (17.912%)  route 4.647ns (82.088%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 36.708 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.769     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y82        LUT5 (Prop_lut5_I0_O)        0.124     6.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.796     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X102Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y48        LUT6 (Prop_lut6_I5_O)        0.124     9.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.552     9.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X99Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.623    36.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X99Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.322    37.030    
                         clock uncertainty           -0.035    36.995    
    SLICE_X99Y48         FDRE (Setup_fdre_C_R)       -0.429    36.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.566    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                 26.718    

Slack (MET) :             26.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.014ns (17.912%)  route 4.647ns (82.088%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 36.708 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.769     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y82        LUT5 (Prop_lut5_I0_O)        0.124     6.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.796     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X102Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y48        LUT6 (Prop_lut6_I5_O)        0.124     9.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.552     9.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X99Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.623    36.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X99Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.322    37.030    
                         clock uncertainty           -0.035    36.995    
    SLICE_X99Y48         FDRE (Setup_fdre_C_R)       -0.429    36.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.566    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                 26.718    

Slack (MET) :             26.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.014ns (17.912%)  route 4.647ns (82.088%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 36.708 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.769     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y82        LUT5 (Prop_lut5_I0_O)        0.124     6.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.796     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X102Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y48        LUT6 (Prop_lut6_I5_O)        0.124     9.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.552     9.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X99Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.623    36.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X99Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.322    37.030    
                         clock uncertainty           -0.035    36.995    
    SLICE_X99Y48         FDRE (Setup_fdre_C_R)       -0.429    36.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.566    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                 26.718    

Slack (MET) :             26.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.014ns (17.912%)  route 4.647ns (82.088%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 36.708 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.769     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y82        LUT5 (Prop_lut5_I0_O)        0.124     6.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.796     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X102Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y48        LUT6 (Prop_lut6_I5_O)        0.124     9.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.552     9.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X99Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.623    36.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X99Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.322    37.030    
                         clock uncertainty           -0.035    36.995    
    SLICE_X99Y48         FDRE (Setup_fdre_C_R)       -0.429    36.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.566    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                 26.718    

Slack (MET) :             26.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.014ns (17.912%)  route 4.647ns (82.088%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 36.708 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.769     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y82        LUT5 (Prop_lut5_I0_O)        0.124     6.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.796     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X102Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X102Y48        LUT6 (Prop_lut6_I5_O)        0.124     9.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.552     9.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X99Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.623    36.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X99Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.322    37.030    
                         clock uncertainty           -0.035    36.995    
    SLICE_X99Y48         FDRE (Setup_fdre_C_R)       -0.429    36.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.566    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                 26.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.664%)  route 0.291ns (67.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.637     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X106Y54        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y54        FDRE (Prop_fdre_C_Q)         0.141     1.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.291     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/D[0]
    SLICE_X106Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.911     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X106Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism             -0.135     1.965    
    SLICE_X106Y49        FDRE (Hold_fdre_C_D)         0.070     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.900%)  route 0.301ns (68.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.637     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X106Y54        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y54        FDRE (Prop_fdre_C_Q)         0.141     1.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.301     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/D[0]
    SLICE_X106Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.911     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism             -0.135     1.965    
    SLICE_X106Y48        FDCE (Hold_fdce_C_D)         0.072     2.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.633     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y65        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.141     1.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/Q
                         net (fo=1, routed)           0.052     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[7]
    SLICE_X108Y65        LUT2 (Prop_lut2_I1_O)        0.045     1.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1/O
                         net (fo=1, routed)           0.000     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1_n_0
    SLICE_X108Y65        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.901     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X108Y65        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C
                         clock pessimism             -0.390     1.700    
    SLICE_X108Y65        FDRE (Hold_fdre_C_D)         0.121     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.601     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X91Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y29         FDCE (Prop_fdce_C_Q)         0.141     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X91Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.868     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X91Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.402     1.654    
    SLICE_X91Y29         FDCE (Hold_fdce_C_D)         0.078     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.601     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X91Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y29         FDCE (Prop_fdce_C_Q)         0.141     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X91Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.868     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X91Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.402     1.654    
    SLICE_X91Y29         FDCE (Hold_fdce_C_D)         0.076     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.607     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y33        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y33        FDRE (Prop_fdre_C_Q)         0.141     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.056     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X103Y33        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.875     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y33        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.403     1.660    
    SLICE_X103Y33        FDRE (Hold_fdre_C_D)         0.075     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.601     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X97Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X97Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.868     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X97Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.402     1.654    
    SLICE_X97Y27         FDPE (Hold_fdpe_C_D)         0.075     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.608     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDRE (Prop_fdre_C_Q)         0.141     1.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.056     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X103Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.876     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y34        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.403     1.661    
    SLICE_X103Y34        FDRE (Hold_fdre_C_D)         0.075     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.601     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X91Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y29         FDCE (Prop_fdce_C_Q)         0.141     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X91Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.868     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X91Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.402     1.654    
    SLICE_X91Y29         FDCE (Hold_fdce_C_D)         0.075     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.584     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X88Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y36         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.062     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X88Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.851     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X88Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.402     1.637    
    SLICE_X88Y36         FDRE (Hold_fdre_C_D)         0.078     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X101Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X101Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X100Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X100Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X99Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X99Y36   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X98Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X99Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X99Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X90Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X90Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.773ns (32.300%)  route 1.620ns (67.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.788     3.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X96Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y28         FDRE (Prop_fdre_C_Q)         0.478     3.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X96Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.767     5.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X95Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.612    12.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.268    13.059    
                         clock uncertainty           -0.154    12.905    
    SLICE_X95Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    12.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.773ns (32.300%)  route 1.620ns (67.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.788     3.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X96Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y28         FDRE (Prop_fdre_C_Q)         0.478     3.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X96Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.767     5.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X95Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.612    12.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.268    13.059    
                         clock uncertainty           -0.154    12.905    
    SLICE_X95Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    12.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.773ns (32.300%)  route 1.620ns (67.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.788     3.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X96Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y28         FDRE (Prop_fdre_C_Q)         0.478     3.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X96Y28         LUT2 (Prop_lut2_I1_O)        0.295     4.708 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.767     5.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X95Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.612    12.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.268    13.059    
                         clock uncertainty           -0.154    12.905    
    SLICE_X95Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    12.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.518ns (23.740%)  route 1.664ns (76.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.798     3.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y37        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y37        FDRE (Prop_fdre_C_Q)         0.518     3.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.664     5.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X97Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.613    12.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X97Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.230    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X97Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.518ns (23.740%)  route 1.664ns (76.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.798     3.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y37        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y37        FDRE (Prop_fdre_C_Q)         0.518     3.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.664     5.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X97Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.613    12.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X97Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.230    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X97Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.518ns (23.740%)  route 1.664ns (76.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.798     3.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y37        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y37        FDRE (Prop_fdre_C_Q)         0.518     3.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.664     5.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X97Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.613    12.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X97Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.230    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X97Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.518ns (23.740%)  route 1.664ns (76.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.798     3.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y37        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y37        FDRE (Prop_fdre_C_Q)         0.518     3.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.664     5.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X96Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.613    12.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X96Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.230    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X96Y30         FDCE (Recov_fdce_C_CLR)     -0.319    12.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.779ns (36.925%)  route 1.331ns (63.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.793     3.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X96Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y32         FDRE (Prop_fdre_C_Q)         0.478     3.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.649     4.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X95Y32         LUT2 (Prop_lut2_I1_O)        0.301     4.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.681     5.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X96Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.613    12.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X96Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.268    13.060    
                         clock uncertainty           -0.154    12.906    
    SLICE_X96Y29         FDPE (Recov_fdpe_C_PRE)     -0.361    12.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.779ns (36.925%)  route 1.331ns (63.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.793     3.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X96Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y32         FDRE (Prop_fdre_C_Q)         0.478     3.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.649     4.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X95Y32         LUT2 (Prop_lut2_I1_O)        0.301     4.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.681     5.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X96Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.613    12.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X96Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.268    13.060    
                         clock uncertainty           -0.154    12.906    
    SLICE_X96Y29         FDPE (Recov_fdpe_C_PRE)     -0.361    12.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.779ns (36.925%)  route 1.331ns (63.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.793     3.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X96Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y32         FDRE (Prop_fdre_C_Q)         0.478     3.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.649     4.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X95Y32         LUT2 (Prop_lut2_I1_O)        0.301     4.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.681     5.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X96Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       1.613    12.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X96Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.268    13.060    
                         clock uncertainty           -0.154    12.906    
    SLICE_X96Y29         FDPE (Recov_fdpe_C_PRE)     -0.361    12.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  7.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.424%)  route 0.191ns (57.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.606     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X97Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y31         FDCE (Prop_fdce_C_Q)         0.141     1.082 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.191     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X98Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.874     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X98Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.263     0.977    
    SLICE_X98Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.435%)  route 0.184ns (56.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.603     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.184     1.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X95Y30         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.873     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X95Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.284     0.955    
    SLICE_X95Y30         FDPE (Remov_fdpe_C_PRE)     -0.095     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.038%)  route 0.192ns (53.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.611     0.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y37        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y37        FDRE (Prop_fdre_C_Q)         0.164     1.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.192     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X100Y35        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.878     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X100Y35        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.284     0.961    
    SLICE_X100Y35        FDCE (Remov_fdce_C_CLR)     -0.067     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.604     0.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X97Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.871     1.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.284     0.953    
    SLICE_X97Y28         FDPE (Remov_fdpe_C_PRE)     -0.149     0.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.064%)  route 0.250ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.603     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.250     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X93Y30         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.872     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X93Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.263     0.975    
    SLICE_X93Y30         FDPE (Remov_fdpe_C_PRE)     -0.095     0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.362%)  route 0.295ns (67.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.603     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.295     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X92Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.872     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X92Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.263     0.975    
    SLICE_X92Y30         FDCE (Remov_fdce_C_CLR)     -0.067     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.362%)  route 0.295ns (67.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.603     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.295     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X92Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.872     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X92Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.263     0.975    
    SLICE_X92Y30         FDCE (Remov_fdce_C_CLR)     -0.067     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.362%)  route 0.295ns (67.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.603     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.295     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X92Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.872     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X92Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.263     0.975    
    SLICE_X92Y30         FDCE (Remov_fdce_C_CLR)     -0.067     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.362%)  route 0.295ns (67.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.603     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.295     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X92Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.872     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X92Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.263     0.975    
    SLICE_X92Y30         FDCE (Remov_fdce_C_CLR)     -0.067     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.362%)  route 0.295ns (67.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.603     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.295     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X92Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30813, routed)       0.872     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X92Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.263     0.975    
    SLICE_X92Y30         FDCE (Remov_fdce_C_CLR)     -0.067     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.321ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 0.890ns (14.429%)  route 5.278ns (85.571%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 36.708 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.757     6.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.324     8.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X106Y48        LUT1 (Prop_lut1_I0_O)        0.124     9.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.337    10.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X102Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.623    36.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.322    37.030    
                         clock uncertainty           -0.035    36.995    
    SLICE_X102Y48        FDCE (Recov_fdce_C_CLR)     -0.319    36.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.676    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                 26.321    

Slack (MET) :             26.321ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 0.890ns (14.429%)  route 5.278ns (85.571%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 36.708 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.757     6.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.324     8.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X106Y48        LUT1 (Prop_lut1_I0_O)        0.124     9.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.337    10.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X102Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.623    36.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.322    37.030    
                         clock uncertainty           -0.035    36.995    
    SLICE_X102Y48        FDCE (Recov_fdce_C_CLR)     -0.319    36.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.676    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                 26.321    

Slack (MET) :             26.321ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 0.890ns (14.429%)  route 5.278ns (85.571%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 36.708 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.757     6.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.324     8.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X106Y48        LUT1 (Prop_lut1_I0_O)        0.124     9.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.337    10.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X102Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.623    36.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.322    37.030    
                         clock uncertainty           -0.035    36.995    
    SLICE_X102Y48        FDCE (Recov_fdce_C_CLR)     -0.319    36.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.676    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                 26.321    

Slack (MET) :             26.321ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 0.890ns (14.429%)  route 5.278ns (85.571%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 36.708 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.757     6.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.324     8.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X106Y48        LUT1 (Prop_lut1_I0_O)        0.124     9.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.337    10.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X102Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.623    36.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.322    37.030    
                         clock uncertainty           -0.035    36.995    
    SLICE_X102Y48        FDCE (Recov_fdce_C_CLR)     -0.319    36.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.676    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                 26.321    

Slack (MET) :             27.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 0.890ns (16.260%)  route 4.584ns (83.740%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 36.783 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.757     6.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.324     8.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X106Y48        LUT1 (Prop_lut1_I0_O)        0.124     9.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.643     9.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X106Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.698    36.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.322    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X106Y48        FDCE (Recov_fdce_C_CLR)     -0.405    36.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.665    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 27.004    

Slack (MET) :             27.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 0.890ns (16.260%)  route 4.584ns (83.740%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 36.783 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.757     6.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.324     8.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X106Y48        LUT1 (Prop_lut1_I0_O)        0.124     9.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.643     9.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X106Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.698    36.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.322    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X106Y48        FDCE (Recov_fdce_C_CLR)     -0.405    36.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.665    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 27.004    

Slack (MET) :             27.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 0.890ns (16.260%)  route 4.584ns (83.740%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 36.783 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.757     6.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.324     8.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X106Y48        LUT1 (Prop_lut1_I0_O)        0.124     9.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.643     9.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X106Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.698    36.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.322    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X106Y48        FDCE (Recov_fdce_C_CLR)     -0.405    36.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.665    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 27.004    

Slack (MET) :             27.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 0.890ns (16.260%)  route 4.584ns (83.740%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 36.783 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.757     6.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.324     8.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X106Y48        LUT1 (Prop_lut1_I0_O)        0.124     9.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.643     9.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X106Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.698    36.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.322    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X106Y48        FDCE (Recov_fdce_C_CLR)     -0.405    36.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.665    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 27.004    

Slack (MET) :             27.009ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.890ns (16.272%)  route 4.579ns (83.728%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 36.783 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.757     6.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.324     8.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X106Y48        LUT1 (Prop_lut1_I0_O)        0.124     9.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.639     9.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X107Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.698    36.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.322    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X107Y48        FDCE (Recov_fdce_C_CLR)     -0.405    36.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.665    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                 27.009    

Slack (MET) :             27.009ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.890ns (16.272%)  route 4.579ns (83.728%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 36.783 - 33.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.780     4.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y83        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDRE (Prop_fdre_C_Q)         0.518     4.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y83        LUT6 (Prop_lut6_I1_O)        0.124     5.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.757     6.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.324     8.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X106Y48        LUT1 (Prop_lut1_I0_O)        0.124     9.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.639     9.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X107Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.698    36.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.322    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X107Y48        FDCE (Recov_fdce_C_CLR)     -0.405    36.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.665    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                 27.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.563%)  route 0.188ns (53.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.188     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X96Y37         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.877     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X96Y37         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.368     1.697    
    SLICE_X96Y37         FDPE (Remov_fdpe_C_PRE)     -0.071     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.563%)  route 0.188ns (53.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.188     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X96Y37         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.877     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X96Y37         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.368     1.697    
    SLICE_X96Y37         FDPE (Remov_fdpe_C_PRE)     -0.071     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.775%)  route 0.202ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X96Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.879     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X96Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.368     1.699    
    SLICE_X96Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.775%)  route 0.202ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X96Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.879     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X96Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.368     1.699    
    SLICE_X96Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.775%)  route 0.202ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X96Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.879     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X96Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.368     1.699    
    SLICE_X96Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.775%)  route 0.202ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X96Y38         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.879     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X96Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.368     1.699    
    SLICE_X96Y38         FDPE (Remov_fdpe_C_PRE)     -0.071     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.775%)  route 0.202ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X96Y38         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.879     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X96Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.368     1.699    
    SLICE_X96Y38         FDPE (Remov_fdpe_C_PRE)     -0.071     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.775%)  route 0.202ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X96Y38         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.879     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X96Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.368     1.699    
    SLICE_X96Y38         FDPE (Remov_fdpe_C_PRE)     -0.071     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.775%)  route 0.202ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X96Y38         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.879     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X96Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.368     1.699    
    SLICE_X96Y38         FDPE (Remov_fdpe_C_PRE)     -0.071     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.775%)  route 0.202ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X96Y38         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.879     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X96Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.368     1.699    
    SLICE_X96Y38         FDPE (Remov_fdpe_C_PRE)     -0.071     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.401    





