# Loading project parity_davio_tb
# Compile of lab1.vo was successful.
# Compile of lab1_parity_davio_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of lab1.vo was successful.
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
# Compile of lab1.vo was successful.
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
# Compile of lab1.vo was successful.
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
# Compile of lab1.vo was successful.
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
# Compile of lab1.vo was successful.
# Compile of lab1_parity_davio_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of lab1_parity_davio_tb.v failed with 1 errors.
# Compile of lab1.vo was successful.
# 2 compiles, 1 failed with 1 error.
compile -all
# wrong # args: should be "compile w cmd ?arg ...?"
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# Compile of lab1.vo was successful.
# 2 compiles, 0 failed with no errors.
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# Compile of lab1.vo was successful.
# 2 compiles, 0 failed with no errors.
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# Compile of lab1.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim work.lab1_parity_davio_tb -L altera_mf_ver -L altera_ver -L cycloneive_ver
# vsim work.lab1_parity_davio_tb -L altera_mf_ver -L altera_ver -L cycloneive_ver 
# Start time: 12:15:07 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# ** Error: (vsim-3033) Instantiation of 'lab1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
#         Searched libraries:
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/altera
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/cycloneive
#             /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/work
# Error loading design
# End time: 12:15:07 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 13
vsim -L altera_mf_ver -L altera_ver -L cycloneive_ver work.lab1_parity_davio_tb work.parity_davio
# vsim -L altera_mf_ver -L altera_ver -L cycloneive_ver work.lab1_parity_davio_tb work.parity_davio 
# Start time: 12:16:51 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# ** Error: (vsim-3033) Instantiation of 'lab1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
#         Searched libraries:
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/altera
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/cycloneive
#             /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/work
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Error loading design
# End time: 12:16:52 on Sep 21,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim work.hard_block
# vsim work.hard_block 
# Start time: 12:17:04 on Sep 21,2022
# Loading work.hard_block
vsim work.lab1_parity_davio_tb
# End time: 12:17:23 on Sep 21,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 1
# vsim work.lab1_parity_davio_tb 
# Start time: 12:17:23 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# ** Error: (vsim-3033) Instantiation of 'lab1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
#         Searched libraries:
#             /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/work
# Error loading design
# End time: 12:17:23 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim work.lab1_parity_davio_tb
# vsim work.lab1_parity_davio_tb 
# Start time: 12:17:26 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# ** Error: (vsim-3033) Instantiation of 'lab1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
#         Searched libraries:
#             /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/work
# Error loading design
# End time: 12:17:27 on Sep 21,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim work.lab1_parity_davio_tb
# vsim work.lab1_parity_davio_tb 
# Start time: 12:17:27 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# ** Error: (vsim-3033) Instantiation of 'lab1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
#         Searched libraries:
#             /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/work
# Error loading design
vsim work.lab1_parity_davio_tb
# End time: 12:17:27 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# vsim work.lab1_parity_davio_tb 
# Start time: 12:17:27 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# ** Error: (vsim-3033) Instantiation of 'lab1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
#         Searched libraries:
#             /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/work
# Error loading design
# End time: 12:17:27 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim work.hard_block
# vsim work.hard_block 
# Start time: 12:17:30 on Sep 21,2022
# Loading work.hard_block
vsim work.lab1_parity_davio_tb
# End time: 12:17:44 on Sep 21,2022, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
# vsim work.lab1_parity_davio_tb 
# Start time: 12:17:44 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# ** Error: (vsim-3033) Instantiation of 'lab1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
#         Searched libraries:
#             /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/work
# Error loading design
# End time: 12:17:44 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# Compile of lab1.vo was successful.
# 2 compiles, 0 failed with no errors.
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# Compile of lab1.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim work.hard_block work.lab1_parity_davio_tb work.parity_davio -L cycloneive_ver -L altera_mf_ver -L altera_ver
# vsim work.hard_block work.lab1_parity_davio_tb work.parity_davio -L cycloneive_ver -L altera_mf_ver -L altera_ver 
# Start time: 12:19:57 on Sep 21,2022
# Loading work.hard_block
# Loading work.lab1_parity_davio_tb
# ** Error: (vsim-3033) Instantiation of 'lab1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
#         Searched libraries:
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/altera
#             /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/work
# Loading work.parity_davio
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Error loading design
# End time: 12:19:57 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
vsim work.lab1_parity_davio_tb -L cycloneive_ver -L altera_mf_ver -L altera_ver
# vsim work.lab1_parity_davio_tb -L cycloneive_ver -L altera_mf_ver -L altera_ver 
# Start time: 12:22:23 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# ** Error: (vsim-3033) Instantiation of 'lab1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
#         Searched libraries:
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/altera
#             /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/work
# Error loading design
# End time: 12:22:23 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb_v_unit
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb_v_unit 
# Start time: 12:23:43 on Sep 21,2022
# Loading sv_std.std
# Loading work.lab1_parity_davio_tb_v_unit
# ** Fatal: (SIGFPE) Floating point exception.
#    Time: 0 ps  Iteration: 0  Unknown: <UNKNOWN> File: UNKNOWN
# FATAL ERROR while loading design
# Error loading design
# End time: 12:23:44 on Sep 21,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# Compile of lab1.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 12:33:15 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# ** Error: (vsim-3033) Instantiation of 'lab1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
#         Searched libraries:
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/20.1.1/modelsim_ase/altera/verilog/altera
#             /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/work
# Error loading design
# End time: 12:33:15 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# Compile of lab1.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 12:33:58 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_conventional File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F_conventional'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_conventional File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
# Error loading design
# End time: 12:33:58 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# Compile of lab1.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 12:34:52 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F_conventional'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
# Error loading design
# End time: 12:34:52 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# Compile of lab1.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 12:35:16 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_davio'.  Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 14
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v(14): [TFMPC] - Missing connection for port 'F_conventional'.
# Error loading design
# End time: 12:35:16 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
# Compile of lab1_parity_davio_tb.v failed with 2 errors.
# Compile of lab1.vo was successful.
# 2 compiles, 1 failed with 2 errors.
# Load canceled
# Compile of lab1_parity_davio_tb.v failed with 2 errors.
# Compile of lab1.vo was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# Compile of lab1.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 12:37:20 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F_conventional'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 19
# Error loading design
# End time: 12:37:20 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 4
# Compile of lab1_parity_davio_tb.v was successful with warnings.
# Compile of lab1.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 12:39:51 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F_conventional'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/Lab 1/simulation/modelsim/lab1_parity_davio_tb.v Line: 19
# Error loading design
# End time: 12:39:51 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 4
# reading /opt/intelFPGA/20.1.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project parity_davio_testbench
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 12:45:50 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F_conventional'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v Line: 19
# Error loading design
# End time: 12:45:50 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 6
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 12:46:28 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F_conventional'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v Line: 19
# Error loading design
# End time: 12:46:29 on Sep 21,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 3
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb work.parity_davio work.parity_davio_tb_v_unit
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb work.parity_davio work.parity_davio_tb_v_unit 
# Start time: 12:47:48 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading sv_std.std
# Loading work.parity_davio_tb_v_unit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'F_conventional'.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v Line: 19
# Error loading design
# End time: 12:47:48 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb work.parity_davio work.parity_davio_tb_v_unit
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb work.parity_davio work.parity_davio_tb_v_unit 
# Start time: 12:48:15 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading sv_std.std
# Loading work.parity_davio_tb_v_unit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_davio'.  Expected 3, found 1.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v Line: 19
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(19): [TFMPC] - Missing connection for port 'F'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(19): [TFMPC] - Missing connection for port 'F_conventional'.
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(16)
#    Time: 150 ns  Iteration: 0  Instance: /lab1_parity_davio_tb
# Break in Module lab1_parity_davio_tb at /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v line 16
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# End time: 12:50:09 on Sep 21,2022, Elapsed time: 0:01:54
# Errors: 0, Warnings: 6
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 12:50:09 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_davio'.  Expected 3, found 1.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v Line: 16
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(16): [TFMPC] - Missing connection for port 'F'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(16): [TFMPC] - Missing connection for port 'F_conventional'.
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(21)
#    Time: 150 ns  Iteration: 0  Instance: /lab1_parity_davio_tb
# Break in Module lab1_parity_davio_tb at /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v line 21
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/D
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/F \
sim:/lab1_parity_davio_tb/F_conventional
run -all
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/D \
sim:/lab1_parity_davio_tb/F \
sim:/lab1_parity_davio_tb/F_conventional
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# End time: 12:53:12 on Sep 21,2022, Elapsed time: 0:03:03
# Errors: 0, Warnings: 5
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 12:53:12 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_davio'.  Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_parity_davio_tb/parity_davio File: /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v Line: 16
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(16): [TFMPC] - Missing connection for port 'F_conventional'.
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# End time: 12:53:57 on Sep 21,2022, Elapsed time: 0:00:45
# Errors: 0, Warnings: 4
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 12:53:57 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/D \
sim:/lab1_parity_davio_tb/F \
sim:/lab1_parity_davio_tb/F_conventional
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(23)
#    Time: 150 ns  Iteration: 0  Instance: /lab1_parity_davio_tb
# Break in Module lab1_parity_davio_tb at /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v line 23
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# End time: 12:58:37 on Sep 21,2022, Elapsed time: 0:04:40
# Errors: 0, Warnings: 2
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 12:58:37 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(23)
#    Time: 100 ns  Iteration: 0  Instance: /lab1_parity_davio_tb
# Break in Module lab1_parity_davio_tb at /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v line 23
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/D \
sim:/lab1_parity_davio_tb/F \
sim:/lab1_parity_davio_tb/F_conventional
run
run -all
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/D \
sim:/lab1_parity_davio_tb/F \
sim:/lab1_parity_davio_tb/F_conventional
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# End time: 12:59:26 on Sep 21,2022, Elapsed time: 0:00:49
# Errors: 0, Warnings: 1
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 12:59:26 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/D \
sim:/lab1_parity_davio_tb/F \
sim:/lab1_parity_davio_tb/F_conventional
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(23)
#    Time: 100 ns  Iteration: 0  Instance: /lab1_parity_davio_tb
# Break in Module lab1_parity_davio_tb at /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v line 23
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# End time: 13:01:31 on Sep 21,2022, Elapsed time: 0:02:05
# Errors: 0, Warnings: 2
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 13:01:31 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/D \
sim:/lab1_parity_davio_tb/F \
sim:/lab1_parity_davio_tb/F_conventional
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(23)
#    Time: 100 ns  Iteration: 0  Instance: /lab1_parity_davio_tb
# Break in Module lab1_parity_davio_tb at /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v line 23
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# End time: 13:02:08 on Sep 21,2022, Elapsed time: 0:00:37
# Errors: 0, Warnings: 3
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 13:02:08 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/D \
sim:/lab1_parity_davio_tb/F \
sim:/lab1_parity_davio_tb/F_conventional
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(23)
#    Time: 100 ns  Iteration: 0  Instance: /lab1_parity_davio_tb
# Break in Module lab1_parity_davio_tb at /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v line 23
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# End time: 13:04:38 on Sep 21,2022, Elapsed time: 0:02:30
# Errors: 0, Warnings: 6
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 13:04:38 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/D \
sim:/lab1_parity_davio_tb/F \
sim:/lab1_parity_davio_tb/F_conventional
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(23)
#    Time: 200 ns  Iteration: 0  Instance: /lab1_parity_davio_tb
# Break in Module lab1_parity_davio_tb at /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v line 23
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# End time: 13:05:33 on Sep 21,2022, Elapsed time: 0:00:55
# Errors: 0, Warnings: 2
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 13:05:33 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/D \
sim:/lab1_parity_davio_tb/F \
sim:/lab1_parity_davio_tb/F_conventional
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(23)
#    Time: 400 ns  Iteration: 0  Instance: /lab1_parity_davio_tb
# Break in Module lab1_parity_davio_tb at /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v line 23
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# End time: 13:07:20 on Sep 21,2022, Elapsed time: 0:01:47
# Errors: 0, Warnings: 2
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 13:07:20 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/D \
sim:/lab1_parity_davio_tb/F \
sim:/lab1_parity_davio_tb/F_conventional
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(23)
#    Time: 400 ns  Iteration: 0  Instance: /lab1_parity_davio_tb
# Break in Module lab1_parity_davio_tb at /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v line 23
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# End time: 13:21:42 on Sep 21,2022, Elapsed time: 0:14:22
# Errors: 0, Warnings: 2
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 13:21:42 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/D \
sim:/lab1_parity_davio_tb/F \
sim:/lab1_parity_davio_tb/F_conventional
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(23)
#    Time: 200 ns  Iteration: 0  Instance: /lab1_parity_davio_tb
# Break in Module lab1_parity_davio_tb at /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v line 23
# Compile of parity_davio.vo was successful.
# Compile of parity_davio_tb.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
run -all
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb
# End time: 13:22:20 on Sep 21,2022, Elapsed time: 0:00:38
# Errors: 0, Warnings: 2
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.lab1_parity_davio_tb 
# Start time: 13:22:20 on Sep 21,2022
# Loading work.lab1_parity_davio_tb
# Loading work.parity_davio
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
add wave -position insertpoint  \
sim:/lab1_parity_davio_tb/D \
sim:/lab1_parity_davio_tb/F \
sim:/lab1_parity_davio_tb/F_conventional
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v(23)
#    Time: 400 ns  Iteration: 0  Instance: /lab1_parity_davio_tb
# Break in Module lab1_parity_davio_tb at /home/dtv782/engr-ece/CME 433/labs/lab 1/simulation/modelsim/parity_davio_tb.v line 23
# End time: 14:11:05 on Sep 21,2022, Elapsed time: 0:48:45
# Errors: 0, Warnings: 1
