<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\projects\I2C_PWM\gowin_project\i2c_pwm\impl\gwsynthesis\i2c_pwm.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\projects\I2C_PWM\gowin_project\i2c_pwm\src\i2c_pwm.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN32C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Mar 28 20:31:01 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2514</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1237</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>60.000(MHz)</td>
<td>71.341(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.649</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.617</td>
</tr>
<tr>
<td>2</td>
<td>2.688</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[6]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.935</td>
</tr>
<tr>
<td>3</td>
<td>2.688</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[4]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.935</td>
</tr>
<tr>
<td>4</td>
<td>2.709</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[5]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.915</td>
</tr>
<tr>
<td>5</td>
<td>2.709</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[4]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.915</td>
</tr>
<tr>
<td>6</td>
<td>2.771</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[5]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.852</td>
</tr>
<tr>
<td>7</td>
<td>2.771</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[4]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.852</td>
</tr>
<tr>
<td>8</td>
<td>2.821</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[7]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.802</td>
</tr>
<tr>
<td>9</td>
<td>3.170</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[7]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.453</td>
</tr>
<tr>
<td>10</td>
<td>3.170</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[6]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.453</td>
</tr>
<tr>
<td>11</td>
<td>3.238</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[6]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.385</td>
</tr>
<tr>
<td>12</td>
<td>3.238</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.385</td>
</tr>
<tr>
<td>13</td>
<td>3.238</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[4]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.385</td>
</tr>
<tr>
<td>14</td>
<td>3.308</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0/Q</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_stateReg_0_s1/CE</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.315</td>
</tr>
<tr>
<td>15</td>
<td>3.308</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0/Q</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_stateReg_1_s1/CE</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.315</td>
</tr>
<tr>
<td>16</td>
<td>3.468</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[5]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.155</td>
</tr>
<tr>
<td>17</td>
<td>3.468</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[4]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.155</td>
</tr>
<tr>
<td>18</td>
<td>3.473</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[7]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.151</td>
</tr>
<tr>
<td>19</td>
<td>3.473</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[5]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.151</td>
</tr>
<tr>
<td>20</td>
<td>3.486</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_19_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.781</td>
</tr>
<tr>
<td>21</td>
<td>3.540</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[7]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.084</td>
</tr>
<tr>
<td>22</td>
<td>3.540</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[6]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.084</td>
</tr>
<tr>
<td>23</td>
<td>3.613</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_6_G[6]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.010</td>
</tr>
<tr>
<td>24</td>
<td>3.661</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[7]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.962</td>
</tr>
<tr>
<td>25</td>
<td>3.668</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_3_G[7]_s15/RESET</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>12.955</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.571</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_6_s0/Q</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_7_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>2</td>
<td>0.572</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_2_s0/Q</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_is_high_8bit_s4/Q</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_is_high_8bit_s4/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_31_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_31_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>spi_pwm_1/apb_operation_phase_0_s0/Q</td>
<td>spi_pwm_1/apb_operation_phase_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_0_s0/Q</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_0_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_1_s0/Q</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_3_s0/Q</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0/Q</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>spi_pwm_1/spi_fsm_ss_has_fallen_s6/Q</td>
<td>spi_pwm_1/spi_fsm_ss_has_fallen_s6/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1/Q</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_22_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_22_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_2_s0/Q</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_2_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_0_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1/Q</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.711</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_0_s1/Q</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_0_s1/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>23</td>
<td>0.712</td>
<td>spi_pwm_1/apb_m_PADDR_3_s0/Q</td>
<td>spi_pwm_1/apb_m_PADDR_3_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>24</td>
<td>0.712</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_4_s0/Q</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_4_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>25</td>
<td>0.712</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_9_s0/Q</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_9_s0/D</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/_zz_when_utils_l25_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/_zz_when_utils_l25_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_14_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/spi_fsm_stateReg_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1</td>
</tr>
<tr>
<td>8</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_5_G[6]_s15</td>
</tr>
<tr>
<td>9</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[5]_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.419</td>
<td>7.669</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[4]_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1/Q</td>
</tr>
<tr>
<td>3.601</td>
<td>2.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[0][A]</td>
<td>spi_pwm_1/n1843_s2/I3</td>
</tr>
<tr>
<td>4.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R10C14[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1843_s2/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[3][A]</td>
<td>spi_pwm_1/n1840_s2/I3</td>
</tr>
<tr>
<td>5.827</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R10C16[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1840_s2/F</td>
</tr>
<tr>
<td>7.126</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>spi_pwm_1/n1837_s2/I3</td>
</tr>
<tr>
<td>7.752</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1837_s2/F</td>
</tr>
<tr>
<td>9.551</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>spi_pwm_1/n1829_s2/I2</td>
</tr>
<tr>
<td>10.650</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1829_s2/F</td>
</tr>
<tr>
<td>12.114</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>spi_pwm_1/n1828_s2/I1</td>
</tr>
<tr>
<td>12.740</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1828_s2/F</td>
</tr>
<tr>
<td>13.545</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>spi_pwm_1/n1827_s1/I1</td>
</tr>
<tr>
<td>14.644</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1827_s1/F</td>
</tr>
<tr>
<td>14.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/CLK</td>
</tr>
<tr>
<td>17.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.175, 38.003%; route: 7.984, 58.631%; tC2Q: 0.458, 3.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[6]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>spi_pwm_1/regs_data_s5795/I1</td>
</tr>
<tr>
<td>11.002</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5795/F</td>
</tr>
<tr>
<td>12.813</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s268/I2</td>
</tr>
<tr>
<td>13.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s268/F</td>
</tr>
<tr>
<td>14.962</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_2_G[6]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[6]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[6]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.427, 38.945%; route: 8.050, 57.766%; tC2Q: 0.458, 3.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[4]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>spi_pwm_1/regs_data_s5795/I1</td>
</tr>
<tr>
<td>11.002</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5795/F</td>
</tr>
<tr>
<td>12.813</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s268/I2</td>
</tr>
<tr>
<td>13.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s268/F</td>
</tr>
<tr>
<td>14.962</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_2_G[4]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[4]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[4]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.427, 38.945%; route: 8.050, 57.766%; tC2Q: 0.458, 3.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[5]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.519</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5801/I2</td>
</tr>
<tr>
<td>11.341</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5801/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s263/I2</td>
</tr>
<tr>
<td>12.395</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s263/F</td>
</tr>
<tr>
<td>14.941</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_8_G[5]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[5]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[5]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.427, 39.002%; route: 8.029, 57.704%; tC2Q: 0.458, 3.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[4]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.519</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>spi_pwm_1/regs_data_s5801/I2</td>
</tr>
<tr>
<td>11.341</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5801/F</td>
</tr>
<tr>
<td>11.369</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s263/I2</td>
</tr>
<tr>
<td>12.395</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s263/F</td>
</tr>
<tr>
<td>14.941</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_8_G[4]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[4]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_8_G[4]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.427, 39.002%; route: 8.029, 57.704%; tC2Q: 0.458, 3.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[5]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>spi_pwm_1/regs_data_s5803/I1</td>
</tr>
<tr>
<td>11.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5803/F</td>
</tr>
<tr>
<td>12.711</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s261/I2</td>
</tr>
<tr>
<td>13.772</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s261/F</td>
</tr>
<tr>
<td>14.879</td>
<td>1.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_10_G[5]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[5]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[5]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.672, 40.947%; route: 7.722, 55.744%; tC2Q: 0.458, 3.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[4]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>spi_pwm_1/regs_data_s5803/I1</td>
</tr>
<tr>
<td>11.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5803/F</td>
</tr>
<tr>
<td>12.711</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s261/I2</td>
</tr>
<tr>
<td>13.772</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s261/F</td>
</tr>
<tr>
<td>14.879</td>
<td>1.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_10_G[4]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[4]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[4]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.672, 40.947%; route: 7.722, 55.744%; tC2Q: 0.458, 3.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[7]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>spi_pwm_1/regs_data_s5793/I3</td>
</tr>
<tr>
<td>11.002</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5793/F</td>
</tr>
<tr>
<td>12.977</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s270/I2</td>
</tr>
<tr>
<td>14.038</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s270/F</td>
</tr>
<tr>
<td>14.829</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_0_G[7]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[7]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[7]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.462, 39.574%; route: 7.882, 57.105%; tC2Q: 0.458, 3.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[7]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.042</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>spi_pwm_1/regs_data_s5802/I2</td>
</tr>
<tr>
<td>11.074</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5802/F</td>
</tr>
<tr>
<td>11.895</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s262/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s262/F</td>
</tr>
<tr>
<td>14.480</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_9_G[7]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[7]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[7]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.672, 42.162%; route: 7.323, 54.432%; tC2Q: 0.458, 3.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[6]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.042</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>spi_pwm_1/regs_data_s5802/I2</td>
</tr>
<tr>
<td>11.074</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5802/F</td>
</tr>
<tr>
<td>11.895</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s262/I2</td>
</tr>
<tr>
<td>12.956</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s262/F</td>
</tr>
<tr>
<td>14.480</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_9_G[6]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[6]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_9_G[6]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.672, 42.162%; route: 7.323, 54.432%; tC2Q: 0.458, 3.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[6]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>spi_pwm_1/regs_data_s5793/I3</td>
</tr>
<tr>
<td>11.002</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5793/F</td>
</tr>
<tr>
<td>12.977</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s270/I2</td>
</tr>
<tr>
<td>14.038</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s270/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_0_G[6]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[6]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[6]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.462, 40.807%; route: 7.465, 55.769%; tC2Q: 0.458, 3.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>spi_pwm_1/regs_data_s5793/I3</td>
</tr>
<tr>
<td>11.002</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5793/F</td>
</tr>
<tr>
<td>12.977</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s270/I2</td>
</tr>
<tr>
<td>14.038</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s270/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.462, 40.807%; route: 7.465, 55.769%; tC2Q: 0.458, 3.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[4]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>spi_pwm_1/regs_data_s5793/I3</td>
</tr>
<tr>
<td>11.002</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5793/F</td>
</tr>
<tr>
<td>12.977</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s270/I2</td>
</tr>
<tr>
<td>14.038</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s270/F</td>
</tr>
<tr>
<td>14.412</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_0_G[4]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[4]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_0_G[4]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.462, 40.807%; route: 7.465, 55.769%; tC2Q: 0.458, 3.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_stateReg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R10C6[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0/Q</td>
</tr>
<tr>
<td>5.071</td>
<td>3.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/I2</td>
</tr>
<tr>
<td>6.132</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/F</td>
</tr>
<tr>
<td>6.552</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2/I2</td>
</tr>
<tr>
<td>7.651</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2/F</td>
</tr>
<tr>
<td>8.461</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>spi_pwm_1/n1547_s5/I0</td>
</tr>
<tr>
<td>9.087</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C17[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1547_s5/F</td>
</tr>
<tr>
<td>9.897</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[3][B]</td>
<td>spi_pwm_1/n1546_s4/I0</td>
</tr>
<tr>
<td>10.929</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1546_s4/F</td>
</tr>
<tr>
<td>13.204</td>
<td>2.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>spi_pwm_1/n1546_s2/I1</td>
</tr>
<tr>
<td>14.006</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1546_s2/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_stateReg_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_stateReg_0_s1/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_stateReg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.620, 34.697%; route: 8.237, 61.861%; tC2Q: 0.458, 3.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_stateReg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R10C6[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0/Q</td>
</tr>
<tr>
<td>5.071</td>
<td>3.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/I2</td>
</tr>
<tr>
<td>6.132</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/F</td>
</tr>
<tr>
<td>6.552</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2/I2</td>
</tr>
<tr>
<td>7.651</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2/F</td>
</tr>
<tr>
<td>8.461</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>spi_pwm_1/n1547_s5/I0</td>
</tr>
<tr>
<td>9.087</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C17[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1547_s5/F</td>
</tr>
<tr>
<td>9.897</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[3][B]</td>
<td>spi_pwm_1/n1546_s4/I0</td>
</tr>
<tr>
<td>10.929</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1546_s4/F</td>
</tr>
<tr>
<td>13.204</td>
<td>2.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>spi_pwm_1/n1546_s2/I1</td>
</tr>
<tr>
<td>14.006</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1546_s2/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_stateReg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_stateReg_1_s1/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_stateReg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.620, 34.697%; route: 8.237, 61.861%; tC2Q: 0.458, 3.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[5]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.042</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>spi_pwm_1/regs_data_s5794/I3</td>
</tr>
<tr>
<td>11.074</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5794/F</td>
</tr>
<tr>
<td>12.416</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s269/I2</td>
</tr>
<tr>
<td>13.442</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s269/F</td>
</tr>
<tr>
<td>14.182</td>
<td>0.739</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_1_G[5]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[5]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[5]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.637, 42.851%; route: 7.060, 53.665%; tC2Q: 0.458, 3.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[4]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.042</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>spi_pwm_1/regs_data_s5794/I3</td>
</tr>
<tr>
<td>11.074</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5794/F</td>
</tr>
<tr>
<td>12.416</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s269/I2</td>
</tr>
<tr>
<td>13.442</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s269/F</td>
</tr>
<tr>
<td>14.182</td>
<td>0.739</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_1_G[4]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[4]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_1_G[4]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.637, 42.851%; route: 7.060, 53.665%; tC2Q: 0.458, 3.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[7]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>spi_pwm_1/regs_data_s5795/I1</td>
</tr>
<tr>
<td>11.002</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5795/F</td>
</tr>
<tr>
<td>12.813</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s268/I2</td>
</tr>
<tr>
<td>13.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s268/F</td>
</tr>
<tr>
<td>14.177</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_2_G[7]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[7]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[7]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.427, 41.268%; route: 7.265, 55.247%; tC2Q: 0.458, 3.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[5]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>spi_pwm_1/regs_data_s5795/I1</td>
</tr>
<tr>
<td>11.002</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5795/F</td>
</tr>
<tr>
<td>12.813</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s268/I2</td>
</tr>
<tr>
<td>13.839</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s268/F</td>
</tr>
<tr>
<td>14.177</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_2_G[5]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[5]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_2_G[5]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.427, 41.268%; route: 7.265, 55.247%; tC2Q: 0.458, 3.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1/Q</td>
</tr>
<tr>
<td>3.601</td>
<td>2.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[0][A]</td>
<td>spi_pwm_1/n1843_s2/I3</td>
</tr>
<tr>
<td>4.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R10C14[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1843_s2/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[3][A]</td>
<td>spi_pwm_1/n1840_s2/I3</td>
</tr>
<tr>
<td>5.827</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R10C16[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1840_s2/F</td>
</tr>
<tr>
<td>7.126</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>spi_pwm_1/n1837_s2/I3</td>
</tr>
<tr>
<td>7.752</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1837_s2/F</td>
</tr>
<tr>
<td>9.551</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>spi_pwm_1/n1829_s2/I2</td>
</tr>
<tr>
<td>10.650</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1829_s2/F</td>
</tr>
<tr>
<td>11.800</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>spi_pwm_1/n1828_s3/I2</td>
</tr>
<tr>
<td>12.832</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1828_s3/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[2][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[2][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_19_s1/CLK</td>
</tr>
<tr>
<td>17.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[2][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.482, 35.069%; route: 7.840, 61.345%; tC2Q: 0.458, 3.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[7]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>spi_pwm_1/regs_data_s5803/I1</td>
</tr>
<tr>
<td>11.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5803/F</td>
</tr>
<tr>
<td>12.711</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s261/I2</td>
</tr>
<tr>
<td>13.772</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s261/F</td>
</tr>
<tr>
<td>14.110</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_10_G[7]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[7]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C10[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[7]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.672, 43.352%; route: 6.953, 53.145%; tC2Q: 0.458, 3.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[6]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.032</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>spi_pwm_1/regs_data_s5803/I1</td>
</tr>
<tr>
<td>11.064</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5803/F</td>
</tr>
<tr>
<td>12.711</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s261/I2</td>
</tr>
<tr>
<td>13.772</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s261/F</td>
</tr>
<tr>
<td>14.110</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_10_G[6]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[6]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_10_G[6]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.672, 43.352%; route: 6.953, 53.145%; tC2Q: 0.458, 3.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_6_G[6]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>4.734</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>spi_pwm_1/regs_data_s5819/I1</td>
</tr>
<tr>
<td>5.556</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5819/F</td>
</tr>
<tr>
<td>5.567</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][A]</td>
<td>spi_pwm_1/regs_data_s5833/I3</td>
</tr>
<tr>
<td>6.599</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C14[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5833/F</td>
</tr>
<tr>
<td>8.411</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>spi_pwm_1/regs_data_s5826/I0</td>
</tr>
<tr>
<td>9.510</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5826/F</td>
</tr>
<tr>
<td>11.485</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s264/I2</td>
</tr>
<tr>
<td>12.511</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s264/F</td>
</tr>
<tr>
<td>14.037</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_6_G[6]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_6_G[6]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_6_G[6]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.078, 39.030%; route: 7.474, 57.447%; tC2Q: 0.458, 3.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[7]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>10.519</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>spi_pwm_1/regs_data_s5812/I2</td>
</tr>
<tr>
<td>11.341</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5812/F</td>
</tr>
<tr>
<td>11.352</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s266/I3</td>
</tr>
<tr>
<td>12.413</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s266/F</td>
</tr>
<tr>
<td>13.989</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_4_G[7]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[7]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_4_G[7]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.462, 42.138%; route: 7.042, 54.326%; tC2Q: 0.458, 3.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_3_G[7]_s15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.027</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.485</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C14[2][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.820</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>spi_pwm_1/regs_data_s5818/I1</td>
</tr>
<tr>
<td>3.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5818/F</td>
</tr>
<tr>
<td>5.720</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>spi_pwm_1/regs_data_s5822/I1</td>
</tr>
<tr>
<td>6.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5822/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>spi_pwm_1/regs_data_s5814/I0</td>
</tr>
<tr>
<td>7.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5814/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>spi_pwm_1/regs_data_s5811/I3</td>
</tr>
<tr>
<td>8.222</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5811/F</td>
</tr>
<tr>
<td>9.701</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>spi_pwm_1/regs_data_s5796/I2</td>
</tr>
<tr>
<td>10.800</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/regs_data_s5796/F</td>
</tr>
<tr>
<td>12.128</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>spi_slave_ctrl/io_apb_PRDATA_4_s267/I2</td>
</tr>
<tr>
<td>13.189</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/io_apb_PRDATA_4_s267/F</td>
</tr>
<tr>
<td>13.982</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">spi_pwm_1/regs_data_regs_data_RAMREG_3_G[7]_s15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.693</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_3_G[7]_s15/CLK</td>
</tr>
<tr>
<td>17.650</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_3_G[7]_s15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.739, 44.299%; route: 6.758, 52.163%; tC2Q: 0.458, 3.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_6_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C16[0][B]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/buffer_1_6_s0/Q</td>
</tr>
<tr>
<td>1.302</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/buffer_1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_7_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_2_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C16[1][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/buffer_1_2_s0/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][B]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/buffer_1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][B]</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_3_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[1][B]</td>
<td>spi_slave_ctrl/spiCtrl/buffer_1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_is_high_8bit_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_is_high_8bit_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_is_high_8bit_s4/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_is_high_8bit_s4/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>spi_pwm_1/n2054_s7/I2</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n2054_s7/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_is_high_8bit_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_is_high_8bit_s4/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_is_high_8bit_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C17[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>spi_pwm_1/n1820_s1/I2</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1820_s1/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_31_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_31_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>spi_pwm_1/n1816_s1/I2</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1816_s1/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_31_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/apb_operation_phase_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/apb_operation_phase_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>spi_pwm_1/apb_operation_phase_0_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/apb_operation_phase_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>spi_pwm_1/n2021_s6/I1</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n2021_s6/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/apb_operation_phase_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>spi_pwm_1/apb_operation_phase_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>spi_pwm_1/apb_operation_phase_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_0_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_sclk_count_value_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>spi_pwm_1/spi_fsm_sclk_count_valueNext_0_s1/I1</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/spi_fsm_sclk_count_valueNext_0_s1/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_sclk_count_value_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>spi_pwm_1/spi_fsm_sclk_count_value_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pre_divicder_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>spi_pwm_1/n1781_s1/I0</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1781_s1/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pre_divicder_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pre_divicder_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>spi_pwm_1/n1779_s1/I0</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1779_s1/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pre_divicder_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R10C6[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n64_s1/I1</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C6[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n64_s1/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C6[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C6[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_ss_has_fallen_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/spi_fsm_ss_has_fallen_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>spi_pwm_1/spi_fsm_ss_has_fallen_s6/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C16[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_ss_has_fallen_s6/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>spi_pwm_1/when_SPI_PWM_l70_s2/I0</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/when_SPI_PWM_l70_s2/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_ss_has_fallen_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>spi_pwm_1/spi_fsm_ss_has_fallen_s6/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>spi_pwm_1/spi_fsm_ss_has_fallen_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>spi_pwm_1/n2067_s5/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n2067_s5/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>spi_pwm_1/n2063_s5/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n2063_s5/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>spi_pwm_1/n1827_s1/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1827_s1/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>spi_pwm_1/n1826_s1/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1826_s1/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_22_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_22_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>spi_pwm_1/n1825_s3/I0</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1825_s3/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_22_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R10C17[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td>spi_pwm_1/n1822_s3/I0</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1822_s3/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C17[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pre_divicder_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>spi_pwm_1/n1780_s1/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1780_s1/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pre_divicder_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>spi_pwm_1/pwm_pre_divicder_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>spi_pwm_1/n1847_s4/I0</td>
</tr>
<tr>
<td>1.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1847_s4/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_0_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_0_s1/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>spi_pwm_1/n2069_s5/I1</td>
</tr>
<tr>
<td>1.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n2069_s5/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/spi_fsm_being_written_fsm_ptr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_0_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>spi_pwm_1/spi_fsm_being_written_fsm_ptr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>spi_pwm_1/n1824_s3/I0</td>
</tr>
<tr>
<td>1.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1824_s3/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_sub_pwms_0_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.070</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>spi_pwm_1/n1930_s4/I0</td>
</tr>
<tr>
<td>1.442</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1930_s4/F</td>
</tr>
<tr>
<td>1.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_sub_pwms_0_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/apb_m_PADDR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/apb_m_PADDR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>spi_pwm_1/apb_m_PADDR_3_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/apb_m_PADDR_3_s0/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>spi_pwm_1/n2384_s5/I1</td>
</tr>
<tr>
<td>1.443</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n2384_s5/F</td>
</tr>
<tr>
<td>1.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/apb_m_PADDR_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>spi_pwm_1/apb_m_PADDR_3_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>spi_pwm_1/apb_m_PADDR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_4_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_4_s0/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>spi_pwm_1/n1959_s3/I0</td>
</tr>
<tr>
<td>1.443</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1959_s3/F</td>
</tr>
<tr>
<td>1.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_4_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_sub_pwms_0_counter_9_s0/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>spi_pwm_1/n1921_s1/I2</td>
</tr>
<tr>
<td>1.443</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" background: #97FFFF;">spi_pwm_1/n1921_s1/F</td>
</tr>
<tr>
<td>1.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">spi_pwm_1/pwm_sub_pwms_0_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>R12C0</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_9_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/_zz_when_utils_l25_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/_zz_when_utils_l25_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/_zz_when_utils_l25_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/_zz_when_utils_l25_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/_zz_when_utils_l25_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/_zz_when_utils_l25_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_14_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/pwm_sub_pwms_0_counter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/spi_fsm_stateReg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/spi_fsm_stateReg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/spi_fsm_stateReg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/pwm_pwm_area_timeout_area_counter_25_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_5_G[6]_s15</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_5_G[6]_s15/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_pwm_1/regs_data_regs_data_RAMREG_5_G[6]_s15/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[5]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[5]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[5]_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.419</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[4]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.728</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[4]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>17.397</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_ram_logic_ram_RAMREG_0_G[4]_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>537</td>
<td>osc_oscout</td>
<td>2.649</td>
<td>1.395</td>
</tr>
<tr>
<td>129</td>
<td>_zz_apb_m_PWDATA_1[3]</td>
<td>5.058</td>
<td>1.725</td>
</tr>
<tr>
<td>64</td>
<td>_zz_apb_m_PWDATA_1[2]</td>
<td>7.471</td>
<td>1.677</td>
</tr>
<tr>
<td>32</td>
<td>_zz_apb_m_PWDATA_1[1]</td>
<td>7.306</td>
<td>1.997</td>
</tr>
<tr>
<td>31</td>
<td>pwm_pwm_area_timeout_area_counter_31_13</td>
<td>10.822</td>
<td>2.947</td>
</tr>
<tr>
<td>25</td>
<td>spi_pwm_1_apb_m_PADDR[2]</td>
<td>6.914</td>
<td>2.474</td>
</tr>
<tr>
<td>25</td>
<td>spi_pwm_1_apb_m_PADDR[3]</td>
<td>6.671</td>
<td>2.155</td>
</tr>
<tr>
<td>22</td>
<td>regs_data_regs_data_RAMREG_11_G[15]_16</td>
<td>9.275</td>
<td>2.639</td>
</tr>
<tr>
<td>22</td>
<td>pwm_pwm_area_timeout_area_flag</td>
<td>9.730</td>
<td>2.479</td>
</tr>
<tr>
<td>22</td>
<td>n1107_3</td>
<td>8.702</td>
<td>2.534</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C18</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
