
library IEEE;
use IEEE.std_logic_1164.all;

entity portas is
    port(
        a : in std_logic; 
        x : out std_logic 
    );
end portas;
architecture main of portas is
begin
  process(a) is
  begin
    x <= not(not(a));
  end process;
end main;
