<!doctype html>
<html>
<head>
<title>FI_ECC (PMU_LMB_BRAM) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pmu_lmb_bram.html")>PMU_LMB_BRAM Module</a> &gt; FI_ECC (PMU_LMB_BRAM) Register</p><h1>FI_ECC (PMU_LMB_BRAM) Register</h1>
<h2>FI_ECC (PMU_LMB_BRAM) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>FI_ECC</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class="noborder hex" id="registerOffset">0x0000000380</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<span class="hex">0x00FFD50380</span> (PMU_LMB_RAM)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">mixed<span class="tooltiptext2rr">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="noborder hex">0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Fault Inject ECC</td></tr>
</table>
<p>This register is used to inject errors in the generated ECC written to the block RAM and can be used to test the error correction and error signalling. The bits set in the register toggle the corresponding ECC bits of the next data written to block RAM. After the fault has been injected, the Fault Injection ECC Register is cleared automatically. IMPORTANT: Injecting faults should be performed in a critical region in software, that is, writing to this register and the subsequent write to LMB BRAM must not be interrupted.</p>
<h2>FI_ECC (PMU_LMB_BRAM) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:8</td><td class="tooltip3rr grayback">raz<span class="tooltiptext2rr">Read as zero</span></td><td class="hex center grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>fi_ecc</td><td class="center"> 7:0</td><td class="tooltip3rr">wo<span class="tooltiptext2rr">Write-only</span></td><td class="hex center">0x0</td><td>Bit positions set to 1 toggle the corresponding bit of the next ECC written to the LMB BRAM. The register is automatically cleared after the fault has been injected.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>