Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Apr 23 16:23:26 2024
| Host              : 7ca2124810b8 running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file logicnet_timing_summary_routed.rpt -pb logicnet_timing_summary_routed.pb -rpx logicnet_timing_summary_routed.rpx -warn_on_violation
| Design            : logicnet
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  543         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (198)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (198)
--------------------------------
 There are 198 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.176        0.000                      0                  252        0.044        0.000                      0                  252        0.225        0.000                       0                   449  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.176        0.000                      0                  252        0.044        0.000                      0                  252        0.225        0.000                       0                   449  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.304ns (37.764%)  route 0.501ns (62.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.030     0.030    layer1_reg/clk
    SLICE_X42Y82         FDRE                                         r  layer1_reg/data_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 f  layer1_reg/data_out_reg[21]/Q
                         net (fo=4, routed)           0.300     0.410    layer1_inst/layer1_N1_inst/data_out_reg[2]_rep_0
    SLICE_X42Y82         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     0.509 r  layer1_inst/layer1_N1_inst/data_out[2]_i_2/O
                         net (fo=2, routed)           0.143     0.652    layer1_inst/layer1_N1_inst/data_out[2]_i_2_n_0
    SLICE_X42Y82         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     0.777 r  layer1_inst/layer1_N1_inst/data_out[2]_rep_i_1/O
                         net (fo=1, routed)           0.058     0.835    layer2_reg/data_out_reg[2]_rep_1
    SLICE_X42Y82         FDRE                                         r  layer2_reg/data_out_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=448, unset)          0.021     1.021    layer2_reg/clk
    SLICE_X42Y82         FDRE                                         r  layer2_reg/data_out_reg[2]_rep/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X42Y82         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[437]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.128ns (16.389%)  route 0.653ns (83.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X37Y81         FDRE                                         r  layer0_reg/data_out_reg[437]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.107 f  layer0_reg/data_out_reg[437]/Q
                         net (fo=4, routed)           0.602     0.709    layer0_reg/data_out_reg_n_0_[437]
    SLICE_X47Y76         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     0.760 r  layer0_reg/g0_b0__28/O
                         net (fo=1, routed)           0.051     0.811    layer1_reg/data_out_reg[251]_1[57]
    SLICE_X47Y76         FDRE                                         r  layer1_reg/data_out_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=448, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X47Y76         FDRE                                         r  layer1_reg/data_out_reg[96]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X47Y76         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[96]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.221ns (28.406%)  route 0.557ns (71.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.028     0.028    layer1_reg/clk
    SLICE_X40Y82         FDRE                                         r  layer1_reg/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[12]/Q
                         net (fo=13, routed)          0.373     0.480    layer1_inst/layer1_N6_inst/data_out_reg[13]_5
    SLICE_X39Y82         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     0.570 r  layer1_inst/layer1_N6_inst/data_out[13]_i_2/O
                         net (fo=1, routed)           0.129     0.699    layer1_inst/layer1_N6_inst/data_out[13]_i_2_n_0
    SLICE_X39Y82         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     0.751 r  layer1_inst/layer1_N6_inst/data_out[13]_i_1/O
                         net (fo=1, routed)           0.055     0.806    layer2_reg/M2[11]
    SLICE_X39Y82         FDRE                                         r  layer2_reg/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=448, unset)          0.021     1.021    layer2_reg/clk
    SLICE_X39Y82         FDRE                                         r  layer2_reg/data_out_reg[13]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X39Y82         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.314ns (40.516%)  route 0.461ns (59.484%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.030     0.030    layer1_reg/clk
    SLICE_X42Y82         FDRE                                         r  layer1_reg/data_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 f  layer1_reg/data_out_reg[21]/Q
                         net (fo=4, routed)           0.300     0.410    layer1_inst/layer1_N1_inst/data_out_reg[2]_rep_0
    SLICE_X42Y82         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     0.509 r  layer1_inst/layer1_N1_inst/data_out[2]_i_2/O
                         net (fo=2, routed)           0.143     0.652    layer1_inst/layer1_N1_inst/data_out[2]_i_2_n_0
    SLICE_X42Y82         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     0.787 r  layer1_inst/layer1_N1_inst/data_out[2]_i_1/O
                         net (fo=1, routed)           0.018     0.805    layer2_reg/M2[2]
    SLICE_X42Y82         FDRE                                         r  layer2_reg/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=448, unset)          0.021     1.021    layer2_reg/clk
    SLICE_X42Y82         FDRE                                         r  layer2_reg/data_out_reg[2]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X42Y82         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[158]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.352ns (45.596%)  route 0.420ns (54.404%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.028     0.028    layer1_reg/clk
    SLICE_X43Y76         FDRE                                         r  layer1_reg/data_out_reg[158]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[158]/Q
                         net (fo=8, routed)           0.323     0.430    layer1_inst/layer1_N26_inst/data_out_reg[52]_3
    SLICE_X43Y77         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     0.579 r  layer1_inst/layer1_N26_inst/data_out[52]_i_3/O
                         net (fo=1, routed)           0.048     0.627    layer1_inst/layer1_N26_inst/data_out[52]_i_3_n_0
    SLICE_X43Y77         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     0.751 r  layer1_inst/layer1_N26_inst/data_out[52]_i_1/O
                         net (fo=1, routed)           0.049     0.800    layer2_reg/M2[50]
    SLICE_X43Y77         FDRE                                         r  layer2_reg/data_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=448, unset)          0.020     1.020    layer2_reg/clk
    SLICE_X43Y77         FDRE                                         r  layer2_reg/data_out_reg[52]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X43Y77         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[52]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.258ns (33.681%)  route 0.508ns (66.319%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.028     0.028    layer1_reg/clk
    SLICE_X40Y82         FDRE                                         r  layer1_reg/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[12]/Q
                         net (fo=13, routed)          0.371     0.478    layer1_inst/layer1_N6_inst/data_out_reg[13]_5
    SLICE_X39Y82         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     0.568 r  layer1_inst/layer1_N6_inst/data_out[12]_i_2/O
                         net (fo=1, routed)           0.090     0.658    layer1_inst/layer1_N6_inst/data_out[12]_i_2_n_0
    SLICE_X38Y82         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     0.747 r  layer1_inst/layer1_N6_inst/data_out[12]_i_1/O
                         net (fo=1, routed)           0.047     0.794    layer2_reg/M2[10]
    SLICE_X38Y82         FDRE                                         r  layer2_reg/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=448, unset)          0.020     1.020    layer2_reg/clk
    SLICE_X38Y82         FDRE                                         r  layer2_reg/data_out_reg[12]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X38Y82         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[154]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[50]_fret__1/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.304ns (40.860%)  route 0.440ns (59.140%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X42Y73         FDRE                                         r  layer0_reg/data_out_reg[154]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  layer0_reg/data_out_reg[154]/Q
                         net (fo=1, routed)           0.232     0.341    layer0_reg/data_out_reg_n_0_[154]
    SLICE_X42Y73         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     0.431 f  layer0_reg/g0_b0__8/O
                         net (fo=4, routed)           0.178     0.609    layer0_reg/data_out_reg[43]_0[18]
    SLICE_X42Y73         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     0.744 r  layer0_reg/g0_b1__8__0/O
                         net (fo=1, routed)           0.030     0.774    layer1_reg/data_out_reg[50]_fret__1_1
    SLICE_X42Y73         FDSE                                         r  layer1_reg/data_out_reg[50]_fret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=448, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X42Y73         FDSE                                         r  layer1_reg/data_out_reg[50]_fret__1/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X42Y73         FDSE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[50]_fret__1
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[461]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.081ns (10.946%)  route 0.659ns (89.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.029     0.029    layer0_reg/clk
    SLICE_X38Y75         FDRE                                         r  layer0_reg/data_out_reg[461]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  layer0_reg/data_out_reg[461]/Q
                         net (fo=4, routed)           0.659     0.769    layer1_reg/data_out_reg[251]_1[9]
    SLICE_X40Y81         FDRE                                         r  layer1_reg/data_out_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=448, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X40Y81         FDRE                                         r  layer1_reg/data_out_reg[253]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X40Y81         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[253]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.199ns (26.928%)  route 0.540ns (73.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X39Y78         FDRE                                         r  layer0_reg/data_out_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  layer0_reg/data_out_reg[168]/Q
                         net (fo=5, routed)           0.474     0.580    layer0_reg/data_out_reg_n_0_[168]
    SLICE_X42Y78         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.703 r  layer0_reg/g0_b0__9/O
                         net (fo=1, routed)           0.066     0.769    layer1_reg/data_out_reg[251]_1[21]
    SLICE_X42Y78         FDRE                                         r  layer1_reg/data_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=448, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X42Y78         FDRE                                         r  layer1_reg/data_out_reg[34]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X42Y78         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[34]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.230ns (31.208%)  route 0.507ns (68.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.029     0.029    layer0_reg/clk
    SLICE_X40Y71         FDRE                                         r  layer0_reg/data_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  layer0_reg/data_out_reg[37]/Q
                         net (fo=2, routed)           0.459     0.569    layer0_reg/data_out_reg_n_0_[37]
    SLICE_X40Y71         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     0.718 r  layer0_reg/g0_b1__31/O
                         net (fo=1, routed)           0.048     0.766    layer1_reg/data_out_reg[251]_1[78]
    SLICE_X40Y71         FDRE                                         r  layer1_reg/data_out_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=448, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X40Y71         FDRE                                         r  layer1_reg/data_out_reg[129]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X40Y71         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[129]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  0.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[283]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.054ns (56.842%)  route 0.041ns (43.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X40Y71         FDRE                                         r  layer0_reg/data_out_reg[283]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[283]/Q
                         net (fo=2, routed)           0.026     0.078    layer0_reg/data_out_reg_n_0_[283]
    SLICE_X40Y72         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  layer0_reg/g0_b0__39/O
                         net (fo=1, routed)           0.015     0.108    layer1_reg/data_out_reg[251]_1[77]
    SLICE_X40Y72         FDRE                                         r  layer1_reg/data_out_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X40Y72         FDRE                                         r  layer1_reg/data_out_reg[128]/C
                         clock pessimism              0.000     0.018    
    SLICE_X40Y72         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[128]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.054ns (56.842%)  route 0.041ns (43.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X38Y74         FDRE                                         r  layer0_reg/data_out_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[97]/Q
                         net (fo=2, routed)           0.026     0.078    layer0_reg/data_out_reg_n_0_[97]
    SLICE_X38Y75         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  layer0_reg/g0_b1__48/O
                         net (fo=1, routed)           0.015     0.108    layer1_reg/data_out_reg[251]_1[128]
    SLICE_X38Y75         FDRE                                         r  layer1_reg/data_out_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X38Y75         FDRE                                         r  layer1_reg/data_out_reg[251]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y75         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[251]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[381]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X40Y70         FDRE                                         r  layer0_reg/data_out_reg[381]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[381]/Q
                         net (fo=2, routed)           0.060     0.112    layer1_reg/data_out_reg[251]_1[20]
    SLICE_X40Y70         FDRE                                         r  layer1_reg/data_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X40Y70         FDRE                                         r  layer1_reg/data_out_reg[33]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y70         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    layer1_reg/data_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[511]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X45Y72         FDRE                                         r  layer0_reg/data_out_reg[511]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[511]/Q
                         net (fo=1, routed)           0.023     0.075    layer0_reg/data_out_reg_n_0_[511]
    SLICE_X45Y72         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.097 r  layer0_reg/g0_b0__58/O
                         net (fo=1, routed)           0.016     0.113    layer1_reg/data_out_reg[251]_1[113]
    SLICE_X45Y72         FDRE                                         r  layer1_reg/data_out_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X45Y72         FDRE                                         r  layer1_reg/data_out_reg[206]/C
                         clock pessimism              0.000     0.018    
    SLICE_X45Y72         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[206]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[308]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.095%)  route 0.044ns (41.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X47Y76         FDRE                                         r  layer0_reg/data_out_reg[308]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[308]/Q
                         net (fo=2, routed)           0.028     0.080    layer0_reg/data_out_reg_n_0_[308]
    SLICE_X47Y76         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.102 r  layer0_reg/g0_b1__17/O
                         net (fo=1, routed)           0.016     0.118    layer1_reg/data_out_reg[251]_1[44]
    SLICE_X47Y76         FDRE                                         r  layer1_reg/data_out_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X47Y76         FDRE                                         r  layer1_reg/data_out_reg[69]/C
                         clock pessimism              0.000     0.019    
    SLICE_X47Y76         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[69]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[381]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X40Y70         FDRE                                         r  layer0_reg/data_out_reg[381]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[381]/Q
                         net (fo=2, routed)           0.067     0.119    layer1_reg/data_out_reg[251]_1[20]
    SLICE_X40Y70         FDRE                                         r  layer1_reg/data_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X40Y70         FDRE                                         r  layer1_reg/data_out_reg[32]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y70         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[14]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.053ns (50.000%)  route 0.053ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer1_reg/clk
    SLICE_X46Y77         FDRE                                         r  layer1_reg/data_out_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer1_reg/data_out_reg[57]/Q
                         net (fo=4, routed)           0.029     0.081    layer1_inst/layer1_N7_inst/data_out_reg[15]_rep
    SLICE_X46Y77         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.014     0.095 r  layer1_inst/layer1_N7_inst/data_out[14]_rep_i_1/O
                         net (fo=1, routed)           0.024     0.119    layer2_reg/data_out_reg[14]_rep_1
    SLICE_X46Y77         FDRE                                         r  layer2_reg/data_out_reg[14]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer2_reg/clk
    SLICE_X46Y77         FDRE                                         r  layer2_reg/data_out_reg[14]_rep/C
                         clock pessimism              0.000     0.019    
    SLICE_X46Y77         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.065    layer2_reg/data_out_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer1_reg/clk
    SLICE_X42Y81         FDRE                                         r  layer1_reg/data_out_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer1_reg/data_out_reg[218]/Q
                         net (fo=4, routed)           0.031     0.083    layer1_inst/layer1_N1_inst/data_out_reg[3]_rep
    SLICE_X42Y81         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     0.097 r  layer1_inst/layer1_N1_inst/data_out[3]_rep_i_1/O
                         net (fo=1, routed)           0.024     0.121    layer2_reg/data_out_reg[3]_rep_1
    SLICE_X42Y81         FDRE                                         r  layer2_reg/data_out_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer2_reg/clk
    SLICE_X42Y81         FDRE                                         r  layer2_reg/data_out_reg[3]_rep/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y81         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.065    layer2_reg/data_out_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[278]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.059ns (54.128%)  route 0.050ns (45.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X37Y79         FDRE                                         r  layer0_reg/data_out_reg[278]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 f  layer0_reg/data_out_reg[278]/Q
                         net (fo=2, routed)           0.029     0.079    layer0_reg/data_out_reg_n_0_[278]
    SLICE_X37Y79         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     0.101 r  layer0_reg/g0_b1__11/O
                         net (fo=1, routed)           0.021     0.122    layer1_reg/data_out_reg[251]_1[28]
    SLICE_X37Y79         FDRE                                         r  layer1_reg/data_out_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X37Y79         FDRE                                         r  layer1_reg/data_out_reg[41]/C
                         clock pessimism              0.000     0.019    
    SLICE_X37Y79         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.059ns (53.636%)  route 0.051ns (46.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer1_reg/clk
    SLICE_X44Y79         FDRE                                         r  layer1_reg/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  layer1_reg/data_out_reg[7]/Q
                         net (fo=3, routed)           0.031     0.081    layer1_inst/layer1_N11_inst/data_out_reg[22]_2
    SLICE_X44Y79         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     0.103 r  layer1_inst/layer1_N11_inst/data_out[23]_i_1/O
                         net (fo=1, routed)           0.020     0.123    layer2_reg/M2[21]
    SLICE_X44Y79         FDRE                                         r  layer2_reg/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer2_reg/clk
    SLICE_X44Y79         FDRE                                         r  layer2_reg/data_out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y79         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    layer2_reg/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X40Y76  layer0_reg/data_out_reg[100]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X39Y82  layer0_reg/data_out_reg[102]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X40Y77  layer0_reg/data_out_reg[113]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X41Y71  layer0_reg/data_out_reg[117]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X42Y72  layer0_reg/data_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X40Y77  layer0_reg/data_out_reg[121]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X46Y78  layer0_reg/data_out_reg[129]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X42Y78  layer0_reg/data_out_reg[134]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X41Y73  layer0_reg/data_out_reg[136]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X40Y76  layer0_reg/data_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X40Y76  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X40Y76  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X39Y82  layer0_reg/data_out_reg[102]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X39Y82  layer0_reg/data_out_reg[102]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X40Y77  layer0_reg/data_out_reg[113]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X40Y77  layer0_reg/data_out_reg[113]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X41Y71  layer0_reg/data_out_reg[117]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X41Y71  layer0_reg/data_out_reg[117]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X42Y72  layer0_reg/data_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X42Y72  layer0_reg/data_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X40Y76  layer0_reg/data_out_reg[100]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X40Y76  layer0_reg/data_out_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X39Y82  layer0_reg/data_out_reg[102]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X39Y82  layer0_reg/data_out_reg[102]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X40Y77  layer0_reg/data_out_reg[113]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X40Y77  layer0_reg/data_out_reg[113]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X41Y71  layer0_reg/data_out_reg[117]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X41Y71  layer0_reg/data_out_reg[117]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X42Y72  layer0_reg/data_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X42Y72  layer0_reg/data_out_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer2_reg/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.187ns  (logic 0.655ns (20.552%)  route 2.532ns (79.448%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.029     0.029    layer2_reg/clk
    SLICE_X40Y81         FDRE                                         r  layer2_reg/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  layer2_reg/data_out_reg[7]/Q
                         net (fo=170, routed)         1.314     1.423    layer2_inst/layer2_N8_inst/M2w[3]
    SLICE_X56Y85         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     1.546 r  layer2_inst/layer2_N8_inst/M3[17]_INST_0_i_23/O
                         net (fo=19, routed)          0.605     2.151    layer2_inst/layer2_N8_inst/M3[17]_INST_0_i_23_n_0
    SLICE_X53Y86         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.299 r  layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_51/O
                         net (fo=2, routed)           0.341     2.640    layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_51_n_0
    SLICE_X55Y87         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.738 r  layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_19/O
                         net (fo=1, routed)           0.009     2.747    layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_19_n_0
    SLICE_X55Y87         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     2.803 r  layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.803    layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_8_n_0
    SLICE_X55Y87         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.829 r  layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.263     3.092    layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_2_n_0
    SLICE_X54Y86         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.216 r  layer2_inst/layer2_N8_inst/M3[16]_INST_0/O
                         net (fo=0)                   0.000     3.216    M3[16]
                                                                      r  M3[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.106ns  (logic 0.670ns (21.571%)  route 2.436ns (78.429%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.030     0.030    layer2_reg/clk
    SLICE_X39Y74         FDRE                                         r  layer2_reg/data_out_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  layer2_reg/data_out_reg[60]/Q
                         net (fo=153, routed)         1.817     1.925    layer2_inst/layer2_N6_inst/M2w[10]
    SLICE_X68Y91         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.074 r  layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_47/O
                         net (fo=2, routed)           0.229     2.303    layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_47_n_0
    SLICE_X68Y90         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     2.452 r  layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_19/O
                         net (fo=1, routed)           0.190     2.642    layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_19_n_0
    SLICE_X68Y89         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     2.765 r  layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.151     2.916    layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_7_n_0
    SLICE_X67Y91         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.005 r  layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.009     3.014    layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_3_n_0
    SLICE_X67Y91         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     3.070 r  layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.070    layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_1_n_0
    SLICE_X67Y91         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     3.096 r  layer2_inst/layer2_N6_inst/M3[12]_INST_0/O
                         net (fo=0)                   0.040     3.136    M3[12]
                                                                      r  M3[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.086ns  (logic 0.734ns (23.785%)  route 2.352ns (76.215%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.029     0.029    layer2_reg/clk
    SLICE_X40Y81         FDRE                                         r  layer2_reg/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  layer2_reg/data_out_reg[7]/Q
                         net (fo=170, routed)         1.314     1.423    layer2_inst/layer2_N8_inst/M2w[3]
    SLICE_X56Y85         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     1.546 r  layer2_inst/layer2_N8_inst/M3[17]_INST_0_i_23/O
                         net (fo=19, routed)          0.436     1.982    layer2_inst/layer2_N8_inst/M3[17]_INST_0_i_23_n_0
    SLICE_X58Y85         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.130 r  layer2_inst/layer2_N8_inst/M3[17]_INST_0_i_25/O
                         net (fo=5, routed)           0.196     2.326    layer2_inst/layer2_N8_inst/M3[17]_INST_0_i_25_n_0
    SLICE_X57Y82         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     2.449 r  layer2_inst/layer2_N8_inst/M3[17]_INST_0_i_10/O
                         net (fo=1, routed)           0.021     2.470    layer2_inst/layer2_N8_inst/M3[17]_INST_0_i_10_n_0
    SLICE_X57Y82         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     2.538 r  layer2_inst/layer2_N8_inst/M3[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.331     2.869    layer2_inst/layer2_N8_inst/M3[17]_INST_0_i_3_n_0
    SLICE_X57Y82         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.994 r  layer2_inst/layer2_N8_inst/M3[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.017     3.011    layer2_inst/layer2_N8_inst/M3[17]_INST_0_i_1_n_0
    SLICE_X57Y82         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     3.078 r  layer2_inst/layer2_N8_inst/M3[17]_INST_0/O
                         net (fo=0)                   0.037     3.115    M3[17]
                                                                      r  M3[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.020ns  (logic 0.516ns (17.086%)  route 2.504ns (82.914%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.030     0.030    layer2_reg/clk
    SLICE_X42Y69         FDRE                                         r  layer2_reg/data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  layer2_reg/data_out_reg[16]/Q
                         net (fo=183, routed)         1.452     1.560    layer2_inst/layer2_N0_inst/M2w[1]
    SLICE_X55Y78         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     1.610 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_84/O
                         net (fo=12, routed)          0.436     2.046    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_84_n_0
    SLICE_X58Y80         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     2.168 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_43/O
                         net (fo=1, routed)           0.321     2.489    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_43_n_0
    SLICE_X56Y79         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.090     2.579 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.011     2.590    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_16_n_0
    SLICE_X56Y79         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.648 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.648    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_6_n_0
    SLICE_X56Y79         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.676 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.284     2.960    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_1_n_0
    SLICE_X57Y78         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.050 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0/O
                         net (fo=0)                   0.000     3.050    M3[0]
                                                                      r  M3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.918ns  (logic 0.453ns (15.524%)  route 2.465ns (84.476%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.029     0.029    layer2_reg/clk
    SLICE_X38Y75         FDRE                                         r  layer2_reg/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 f  layer2_reg/data_out_reg[24]/Q
                         net (fo=112, routed)         1.725     1.834    layer2_inst/layer2_N2_inst/M2w[6]
    SLICE_X44Y91         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.103     1.937 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_53/O
                         net (fo=2, routed)           0.214     2.151    layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_53_n_0
    SLICE_X44Y91         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     2.202 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_44/O
                         net (fo=1, routed)           0.021     2.223    layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_44_n_0
    SLICE_X44Y91         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     2.291 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_20/O
                         net (fo=1, routed)           0.316     2.607    layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_20_n_0
    SLICE_X45Y93         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     2.657 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.010     2.667    layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_6_n_0
    SLICE_X45Y93         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     2.731 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.179     2.910    layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_1_n_0
    SLICE_X46Y90         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     2.947 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0/O
                         net (fo=0)                   0.000     2.947    M3[4]
                                                                      r  M3[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.844ns  (logic 0.394ns (13.854%)  route 2.450ns (86.146%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.030     0.030    layer2_reg/clk
    SLICE_X42Y69         FDRE                                         r  layer2_reg/data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  layer2_reg/data_out_reg[16]/Q
                         net (fo=183, routed)         1.436     1.544    layer2_inst/layer2_N0_inst/M2w[1]
    SLICE_X55Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.579 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_66/O
                         net (fo=9, routed)           0.337     1.916    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_66_n_0
    SLICE_X53Y77         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     1.953 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_52/O
                         net (fo=1, routed)           0.460     2.413    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_52_n_0
    SLICE_X53Y78         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     2.512 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_21/O
                         net (fo=1, routed)           0.025     2.537    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_21_n_0
    SLICE_X53Y78         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     2.599 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.599    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_9_n_0
    SLICE_X53Y78         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     2.629 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.192     2.821    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_3_n_0
    SLICE_X53Y79         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     2.874 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0/O
                         net (fo=0)                   0.000     2.874    M3[1]
                                                                      r  M3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.828ns  (logic 0.716ns (25.318%)  route 2.112ns (74.682%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.030     0.030    layer2_reg/clk
    SLICE_X39Y74         FDRE                                         r  layer2_reg/data_out_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  layer2_reg/data_out_reg[60]/Q
                         net (fo=153, routed)         1.323     1.431    layer2_inst/layer2_N6_inst/M2w[10]
    SLICE_X61Y80         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.583 r  layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_64/O
                         net (fo=8, routed)           0.304     1.887    layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_64_n_0
    SLICE_X60Y79         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.012 r  layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_34/O
                         net (fo=2, routed)           0.228     2.240    layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_34_n_0
    SLICE_X59Y79         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     2.390 r  layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.201     2.591    layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_15_n_0
    SLICE_X60Y78         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     2.716 r  layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.011     2.727    layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_6_n_0
    SLICE_X60Y78         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.785 r  layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.785    layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_2_n_0
    SLICE_X60Y78         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.813 r  layer2_inst/layer2_N6_inst/M3[13]_INST_0/O
                         net (fo=0)                   0.045     2.858    M3[13]
                                                                      r  M3[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.733ns  (logic 0.602ns (22.027%)  route 2.131ns (77.973%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.029     0.029    layer2_reg/clk
    SLICE_X38Y75         FDRE                                         r  layer2_reg/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  layer2_reg/data_out_reg[24]/Q
                         net (fo=112, routed)         1.613     1.722    layer2_inst/layer2_N2_inst/M2w[6]
    SLICE_X44Y91         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051     1.773 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_19/O
                         net (fo=2, routed)           0.153     1.926    layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_19_n_0
    SLICE_X45Y89         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.050 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.094     2.144    layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_16_n_0
    SLICE_X45Y89         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.266 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.009     2.275    layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_13_n_0
    SLICE_X45Y89         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.338 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.217     2.555    layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_6_n_0
    SLICE_X45Y89         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     2.653 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.009     2.662    layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_2_n_0
    SLICE_X45Y89         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.064     2.726 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0/O
                         net (fo=0)                   0.036     2.762    M3[5]
                                                                      r  M3[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.726ns  (logic 0.634ns (23.258%)  route 2.092ns (76.742%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.030     0.030    layer2_reg/clk
    SLICE_X48Y77         FDRE                                         r  layer2_reg/data_out_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer2_reg/data_out_reg[27]_rep/Q
                         net (fo=121, routed)         1.446     1.554    layer2_inst/layer2_N12_inst/M3[24]_INST_0_i_74_4
    SLICE_X75Y80         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     1.604 r  layer2_inst/layer2_N12_inst/M3[24]_INST_0_i_156/O
                         net (fo=5, routed)           0.183     1.787    layer2_inst/layer2_N12_inst/M3[24]_INST_0_i_156_n_0
    SLICE_X74Y80         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     1.937 r  layer2_inst/layer2_N12_inst/M3[24]_INST_0_i_64/O
                         net (fo=1, routed)           0.252     2.189    layer2_inst/layer2_N12_inst/M3[24]_INST_0_i_64_n_0
    SLICE_X74Y80         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     2.334 r  layer2_inst/layer2_N12_inst/M3[24]_INST_0_i_20/O
                         net (fo=1, routed)           0.155     2.489    layer2_inst/layer2_N12_inst/M3[24]_INST_0_i_20_n_0
    SLICE_X72Y79         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.614 r  layer2_inst/layer2_N12_inst/M3[24]_INST_0_i_6/O
                         net (fo=1, routed)           0.011     2.625    layer2_inst/layer2_N12_inst/M3[24]_INST_0_i_6_n_0
    SLICE_X72Y79         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.683 r  layer2_inst/layer2_N12_inst/M3[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.683    layer2_inst/layer2_N12_inst/M3[24]_INST_0_i_2_n_0
    SLICE_X72Y79         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.711 r  layer2_inst/layer2_N12_inst/M3[24]_INST_0/O
                         net (fo=0)                   0.045     2.756    M3[24]
                                                                      r  M3[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.679ns  (logic 0.636ns (23.740%)  route 2.043ns (76.260%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.030     0.030    layer2_reg/clk
    SLICE_X44Y74         FDRE                                         r  layer2_reg/data_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  layer2_reg/data_out_reg[18]/Q
                         net (fo=161, routed)         1.030     1.138    layer2_inst/layer2_N5_inst/M2w[5]
    SLICE_X41Y89         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     1.175 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_55/O
                         net (fo=7, routed)           0.384     1.559    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_55_n_0
    SLICE_X42Y90         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     1.682 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_33/O
                         net (fo=1, routed)           0.253     1.935    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_33_n_0
    SLICE_X44Y88         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     2.060 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.209     2.269    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_10_n_0
    SLICE_X43Y89         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.392 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.167     2.559    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_2_n_0
    SLICE_X43Y89         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.709 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0/O
                         net (fo=0)                   0.000     2.709    M3[10]
                                                                      r  M3[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer2_reg/data_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.166ns  (logic 0.098ns (59.036%)  route 0.068ns (40.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.012     0.012    layer2_reg/clk
    SLICE_X43Y75         FDRE                                         r  layer2_reg/data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  layer2_reg/data_out_reg[31]/Q
                         net (fo=22, routed)          0.068     0.119    layer2_inst/layer2_N3_inst/M2w[5]
    SLICE_X45Y75         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.059     0.178 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0/O
                         net (fo=0)                   0.000     0.178    M3[7]
                                                                      r  M3[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.170ns  (logic 0.061ns (35.882%)  route 0.109ns (64.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X42Y74         FDRE                                         r  layer2_reg/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 f  layer2_reg/data_out_reg[33]/Q
                         net (fo=45, routed)          0.109     0.160    layer2_inst/layer2_N3_inst/M2w[7]
    SLICE_X45Y72         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     0.183 r  layer2_inst/layer2_N3_inst/M3[6]_INST_0/O
                         net (fo=0)                   0.000     0.183    M3[6]
                                                                      r  M3[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.089ns (49.444%)  route 0.091ns (50.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.012     0.012    layer2_reg/clk
    SLICE_X43Y78         FDRE                                         r  layer2_reg/data_out_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer2_reg/data_out_reg[45]/Q
                         net (fo=2, routed)           0.091     0.142    layer2_inst/layer2_N11_inst/M2w[13]
    SLICE_X40Y77         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.050     0.192 r  layer2_inst/layer2_N11_inst/M3[23]_INST_0/O
                         net (fo=0)                   0.000     0.192    M3[23]
                                                                      r  M3[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.179ns  (logic 0.064ns (35.754%)  route 0.115ns (64.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X42Y75         FDRE                                         r  layer2_reg/data_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.054 r  layer2_reg/data_out_reg[21]/Q
                         net (fo=155, routed)         0.115     0.169    layer2_inst/layer2_N4_inst/M2w[5]
    SLICE_X45Y79         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     0.192 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0/O
                         net (fo=0)                   0.000     0.192    M3[9]
                                                                      r  M3[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.054ns (26.733%)  route 0.148ns (73.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X44Y79         FDRE                                         r  layer2_reg/data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[22]/Q
                         net (fo=150, routed)         0.148     0.200    layer2_inst/layer2_N14_inst/M2w[6]
    SLICE_X50Y80         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     0.215 r  layer2_inst/layer2_N14_inst/M3[28]_INST_0/O
                         net (fo=0)                   0.000     0.215    M3[28]
                                                                      r  M3[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[27]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.094ns (45.631%)  route 0.112ns (54.369%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X48Y77         FDRE                                         r  layer2_reg/data_out_reg[27]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 f  layer2_reg/data_out_reg[27]_rep__1/Q
                         net (fo=104, routed)         0.087     0.138    layer2_inst/layer2_N4_inst/data_out_reg[27]_rep__1_0_alias
    SLICE_X47Y79         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.153 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.025     0.178    layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_3_n_0
    SLICE_X47Y79         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041     0.219 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0/O
                         net (fo=0)                   0.000     0.219    M3[8]
                                                                      r  M3[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.080ns (37.915%)  route 0.131ns (62.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X42Y75         FDRE                                         r  layer2_reg/data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[20]/Q
                         net (fo=142, routed)         0.131     0.183    layer2_inst/layer2_N11_inst/M2w[0]
    SLICE_X41Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     0.224 r  layer2_inst/layer2_N11_inst/M3[22]_INST_0/O
                         net (fo=0)                   0.000     0.224    M3[22]
                                                                      r  M3[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.053ns (24.201%)  route 0.166ns (75.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X41Y75         FDRE                                         r  layer2_reg/data_out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer2_reg/data_out_reg[40]/Q
                         net (fo=24, routed)          0.166     0.217    layer2_inst/layer2_N9_inst/M2w[5]
    SLICE_X44Y70         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     0.232 r  layer2_inst/layer2_N9_inst/M3[19]_INST_0/O
                         net (fo=0)                   0.000     0.232    M3[19]
                                                                      r  M3[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.099ns (42.308%)  route 0.135ns (57.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X42Y71         FDRE                                         r  layer2_reg/data_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[46]/Q
                         net (fo=107, routed)         0.135     0.187    layer2_inst/layer2_N9_inst/M2w[9]
    SLICE_X49Y71         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     0.247 r  layer2_inst/layer2_N9_inst/M3[18]_INST_0/O
                         net (fo=0)                   0.000     0.247    M3[18]
                                                                      r  M3[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.093ns (39.407%)  route 0.143ns (60.593%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X41Y83         FDRE                                         r  layer2_reg/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer2_reg/data_out_reg[4]/Q
                         net (fo=82, routed)          0.118     0.169    layer2_inst/layer2_N1_inst/M2w[0]
    SLICE_X44Y82         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     0.183 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.025     0.208    layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_2_n_0
    SLICE_X44Y82         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     0.249 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0/O
                         net (fo=0)                   0.000     0.249    M3[2]
                                                                      r  M3[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           646 Endpoints
Min Delay           646 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[143]
                            (input port)
  Destination:            layer0_reg/data_out_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[143] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[58]
    SLICE_X41Y82         FDRE                                         r  layer0_reg/data_out_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X41Y82         FDRE                                         r  layer0_reg/data_out_reg[143]/C

Slack:                    inf
  Source:                 M0[190]
                            (input port)
  Destination:            layer0_reg/data_out_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[190] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[79]
    SLICE_X42Y78         FDRE                                         r  layer0_reg/data_out_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X42Y78         FDRE                                         r  layer0_reg/data_out_reg[190]/C

Slack:                    inf
  Source:                 M0[239]
                            (input port)
  Destination:            layer0_reg/data_out_reg[239]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[239] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[95]
    SLICE_X44Y73         FDRE                                         r  layer0_reg/data_out_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X44Y73         FDRE                                         r  layer0_reg/data_out_reg[239]/C

Slack:                    inf
  Source:                 M0[278]
                            (input port)
  Destination:            layer0_reg/data_out_reg[278]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[278] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[110]
    SLICE_X37Y79         FDRE                                         r  layer0_reg/data_out_reg[278]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X37Y79         FDRE                                         r  layer0_reg/data_out_reg[278]/C

Slack:                    inf
  Source:                 M0[323]
                            (input port)
  Destination:            layer0_reg/data_out_reg[323]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[323] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[124]
    SLICE_X41Y74         FDRE                                         r  layer0_reg/data_out_reg[323]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X41Y74         FDRE                                         r  layer0_reg/data_out_reg[323]/C

Slack:                    inf
  Source:                 M0[328]
                            (input port)
  Destination:            layer0_reg/data_out_reg[328]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[328] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[125]
    SLICE_X39Y82         FDRE                                         r  layer0_reg/data_out_reg[328]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X39Y82         FDRE                                         r  layer0_reg/data_out_reg[328]/C

Slack:                    inf
  Source:                 M0[33]
                            (input port)
  Destination:            layer0_reg/data_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[33] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[18]
    SLICE_X41Y77         FDRE                                         r  layer0_reg/data_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X41Y77         FDRE                                         r  layer0_reg/data_out_reg[33]/C

Slack:                    inf
  Source:                 M0[348]
                            (input port)
  Destination:            layer0_reg/data_out_reg[348]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[348] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[127]
    SLICE_X42Y73         FDRE                                         r  layer0_reg/data_out_reg[348]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X42Y73         FDRE                                         r  layer0_reg/data_out_reg[348]/C

Slack:                    inf
  Source:                 M0[369]
                            (input port)
  Destination:            layer0_reg/data_out_reg[369]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[369] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[132]
    SLICE_X44Y74         FDRE                                         r  layer0_reg/data_out_reg[369]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X44Y74         FDRE                                         r  layer0_reg/data_out_reg[369]/C

Slack:                    inf
  Source:                 M0[393]
                            (input port)
  Destination:            layer0_reg/data_out_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[393] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[146]
    SLICE_X41Y71         FDRE                                         r  layer0_reg/data_out_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X41Y71         FDRE                                         r  layer0_reg/data_out_reg[393]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[36]
                            (input port)
  Destination:            layer0_reg/data_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[36] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[19]
    SLICE_X43Y75         FDRE                                         r  layer0_reg/data_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X43Y75         FDRE                                         r  layer0_reg/data_out_reg[36]/C

Slack:                    inf
  Source:                 M0[443]
                            (input port)
  Destination:            layer0_reg/data_out_reg[443]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[443] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[167]
    SLICE_X40Y76         FDRE                                         r  layer0_reg/data_out_reg[443]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X40Y76         FDRE                                         r  layer0_reg/data_out_reg[443]/C

Slack:                    inf
  Source:                 M0[450]
                            (input port)
  Destination:            layer0_reg/data_out_reg[450]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[450] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[169]
    SLICE_X43Y79         FDRE                                         r  layer0_reg/data_out_reg[450]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X43Y79         FDRE                                         r  layer0_reg/data_out_reg[450]/C

Slack:                    inf
  Source:                 M0[51]
                            (input port)
  Destination:            layer0_reg/data_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[51] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[27]
    SLICE_X47Y76         FDRE                                         r  layer0_reg/data_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X47Y76         FDRE                                         r  layer0_reg/data_out_reg[51]/C

Slack:                    inf
  Source:                 M0[54]
                            (input port)
  Destination:            layer0_reg/data_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[54] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[28]
    SLICE_X43Y79         FDRE                                         r  layer0_reg/data_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X43Y79         FDRE                                         r  layer0_reg/data_out_reg[54]/C

Slack:                    inf
  Source:                 M0[89]
                            (input port)
  Destination:            layer0_reg/data_out_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[89] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[40]
    SLICE_X43Y75         FDRE                                         r  layer0_reg/data_out_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.018     0.018    layer0_reg/clk
    SLICE_X43Y75         FDRE                                         r  layer0_reg/data_out_reg[89]/C

Slack:                    inf
  Source:                 M0[100]
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[100] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[49]
    SLICE_X40Y76         FDRE                                         r  layer0_reg/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X40Y76         FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 M0[113]
                            (input port)
  Destination:            layer0_reg/data_out_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[113] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[51]
    SLICE_X40Y77         FDRE                                         r  layer0_reg/data_out_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X40Y77         FDRE                                         r  layer0_reg/data_out_reg[113]/C

Slack:                    inf
  Source:                 M0[117]
                            (input port)
  Destination:            layer0_reg/data_out_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[117] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[52]
    SLICE_X41Y71         FDRE                                         r  layer0_reg/data_out_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X41Y71         FDRE                                         r  layer0_reg/data_out_reg[117]/C

Slack:                    inf
  Source:                 M0[121]
                            (input port)
  Destination:            layer0_reg/data_out_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[121] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[53]
    SLICE_X40Y77         FDRE                                         r  layer0_reg/data_out_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=448, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X40Y77         FDRE                                         r  layer0_reg/data_out_reg[121]/C





