Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sun Dec 27 19:08:47 2015
| Host         : Peter-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_top_timing_summary_routed.rpt -rpx system_top_timing_summary_routed.rpx
| Design       : system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOSDIO1CLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.685        0.000                      0                12315        0.036        0.000                      0                12315        1.100        0.000                       0                  5248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_fpga_0                                               {0.000 5.000}        10.000          100.000         
clk_fpga_1                                               {0.000 2.500}        5.000           200.000         
  mmcm_clk_0_s                                           {0.000 3.367}        6.735           148.485         
  mmcm_fb_clk_s                                          {0.000 27.500}       55.000          18.182          
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_system_sys_audio_clkgen_0_1                   {0.000 40.687}       81.374          12.289          
  clk_out2_system_sys_audio_clkgen_0_1                   {0.000 40.687}       81.374          12.289          
  clk_out3_system_sys_audio_clkgen_0_1                   {0.000 40.687}       81.374          12.289          
  clkfbout_system_sys_audio_clkgen_0_1                   {0.000 47.500}       95.000          10.526          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                     2.446        0.000                      0                 9730        0.036        0.000                      0                 9730        2.501        0.000                       0                  4210  
clk_fpga_1                                                                                                                                                                                                 1.100        0.000                       0                     2  
  mmcm_clk_0_s                                                 0.685        0.000                      0                 1541        0.089        0.000                      0                 1541        2.387        0.000                       0                   992  
  mmcm_fb_clk_s                                                                                                                                                                                           45.000        0.000                       0                     3  
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_system_sys_audio_clkgen_0_1                        79.922        0.000                      0                    1        0.280        0.000                      0                    1       40.187        0.000                       0                     4  
  clk_out2_system_sys_audio_clkgen_0_1                        78.253        0.000                      0                   45        0.066        0.000                      0                   45       39.437        0.000                       0                    31  
  clk_out3_system_sys_audio_clkgen_0_1                                                                                                                                                                    79.219        0.000                       0                     2  
  clkfbout_system_sys_audio_clkgen_0_1                                                                                                                                                                     5.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.238        0.000                      0                  998        0.358        0.000                      0                  998  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 1.450ns (20.104%)  route 5.762ns (79.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=24, routed)          5.762    10.243    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_wdata[3]
    SLICE_X18Y38         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.577    12.757    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X18Y38         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[3]/C
                         clock pessimism              0.115    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X18Y38         FDCE (Setup_fdce_C_D)       -0.028    12.689    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 1.450ns (21.693%)  route 5.234ns (78.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=17, routed)          5.234     9.715    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_wdata[9]
    SLICE_X20Y37         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.575    12.755    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X20Y37         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[9]/C
                         clock pessimism              0.115    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X20Y37         FDCE (Setup_fdce_C_D)       -0.028    12.687    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 1.450ns (21.972%)  route 5.149ns (78.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=25, routed)          5.149     9.630    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_wdata[0]
    SLICE_X18Y38         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.577    12.757    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X18Y38         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[0]/C
                         clock pessimism              0.115    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X18Y38         FDCE (Setup_fdce_C_D)       -0.047    12.670    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 1.450ns (22.015%)  route 5.136ns (77.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=21, routed)          5.136     9.617    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_wdata[6]
    SLICE_X18Y38         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.577    12.757    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X18Y38         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[6]/C
                         clock pessimism              0.115    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X18Y38         FDCE (Setup_fdce_C_D)       -0.016    12.701    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 2.256ns (36.681%)  route 3.894ns (63.319%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.973     6.338    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y75         LUT5 (Prop_lut5_I1_O)        0.152     6.490 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.557     7.047    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X29Y78         LUT4 (Prop_lut4_I0_O)        0.320     7.367 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.510     7.877    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.203 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_2/O
                         net (fo=10, routed)          0.350     8.552    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr_reg[0]
    SLICE_X27Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.676 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.505     9.181    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X26Y88         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.518    12.697    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X26Y88         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA/CLK
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X26Y88         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    12.274    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 2.256ns (36.681%)  route 3.894ns (63.319%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.973     6.338    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y75         LUT5 (Prop_lut5_I1_O)        0.152     6.490 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.557     7.047    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X29Y78         LUT4 (Prop_lut4_I0_O)        0.320     7.367 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.510     7.877    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.203 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_2/O
                         net (fo=10, routed)          0.350     8.552    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr_reg[0]
    SLICE_X27Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.676 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.505     9.181    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X26Y88         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.518    12.697    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X26Y88         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X26Y88         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    12.274    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 2.256ns (36.681%)  route 3.894ns (63.319%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.973     6.338    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y75         LUT5 (Prop_lut5_I1_O)        0.152     6.490 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.557     7.047    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X29Y78         LUT4 (Prop_lut4_I0_O)        0.320     7.367 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.510     7.877    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.203 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_2/O
                         net (fo=10, routed)          0.350     8.552    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr_reg[0]
    SLICE_X27Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.676 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.505     9.181    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X26Y88         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.518    12.697    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X26Y88         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB/CLK
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X26Y88         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    12.274    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 2.256ns (36.681%)  route 3.894ns (63.319%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.973     6.338    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y75         LUT5 (Prop_lut5_I1_O)        0.152     6.490 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.557     7.047    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X29Y78         LUT4 (Prop_lut4_I0_O)        0.320     7.367 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.510     7.877    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.203 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_2/O
                         net (fo=10, routed)          0.350     8.552    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr_reg[0]
    SLICE_X27Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.676 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.505     9.181    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X26Y88         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.518    12.697    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X26Y88         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X26Y88         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    12.274    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 2.256ns (36.681%)  route 3.894ns (63.319%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.973     6.338    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y75         LUT5 (Prop_lut5_I1_O)        0.152     6.490 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.557     7.047    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X29Y78         LUT4 (Prop_lut4_I0_O)        0.320     7.367 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.510     7.877    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.203 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_2/O
                         net (fo=10, routed)          0.350     8.552    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr_reg[0]
    SLICE_X27Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.676 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.505     9.181    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X26Y88         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.518    12.697    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X26Y88         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC/CLK
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X26Y88         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    12.274    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 2.256ns (36.681%)  route 3.894ns (63.319%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.973     6.338    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X29Y75         LUT5 (Prop_lut5_I1_O)        0.152     6.490 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.557     7.047    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X29Y78         LUT4 (Prop_lut4_I0_O)        0.320     7.367 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.510     7.877    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X29Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.203 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_2/O
                         net (fo=10, routed)          0.350     8.552    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr_reg[0]
    SLICE_X27Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.676 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.505     9.181    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X26Y88         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.518    12.697    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X26Y88         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/CLK
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X26Y88         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    12.274    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.596     0.932    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y48         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.218     1.291    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/A0
    SLICE_X18Y48         RAMD32                                       r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.866     1.232    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X18Y48         RAMD32                                       r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.255    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.596     0.932    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y48         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.218     1.291    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/A0
    SLICE_X18Y48         RAMD32                                       r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.866     1.232    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X18Y48         RAMD32                                       r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.255    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.550     0.886    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/S_AXI_ACLK
    SLICE_X33Y80         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.082    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/DIA0
    SLICE_X32Y80         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.815     1.181    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/WCLK
    SLICE_X32Y80         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.899    
    SLICE_X32Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.046    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_rstgen/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.439%)  route 0.176ns (55.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.545     0.881    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/slowest_sync_clk
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.176     1.198    i_system_wrapper/system_i/sys_rstgen/U0/SEQ/lpf_int
    SLICE_X50Y71         FDSE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.808     1.174    i_system_wrapper/system_i/sys_rstgen/U0/SEQ/slowest_sync_clk
    SLICE_X50Y71         FDSE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/SEQ/pr_reg/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y71         FDSE (Hold_fdse_C_S)         0.009     1.148    i_system_wrapper/system_i/sys_rstgen/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.554     0.890    i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X37Y60         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/Q
                         net (fo=1, routed)           0.113     1.144    i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_cmd_tdata_reg[63][39]
    SLICE_X36Y59         SRL16E                                       r  i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.823     1.189    i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X36Y59         SRL16E                                       r  i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.090    i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_wdata_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.467%)  route 0.268ns (65.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.596     0.932    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/m_axis_mm2s_clk
    SLICE_X23Y47         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_wdata_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_wdata_reg[45]/Q
                         net (fo=2, routed)           0.268     1.341    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/vdma_wdata_reg[47][45]
    RAMB36_X1Y7          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.900     1.266    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_axis_mm2s_clk
    RAMB36_X1Y7          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     1.280    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.737%)  route 0.181ns (56.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.656     0.992    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.181     1.314    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][20]
    SLICE_X28Y99         FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.845     1.211    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_wdata_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.685%)  route 0.241ns (65.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.594     0.930    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/m_axis_mm2s_clk
    SLICE_X23Y41         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_wdata_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.128     1.058 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_wdata_reg[35]/Q
                         net (fo=2, routed)           0.241     1.299    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/vdma_wdata_reg[47][35]
    RAMB36_X1Y7          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.900     1.266    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_axis_mm2s_clk
    RAMB36_X1Y7          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.243     1.227    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.569     0.905    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/S_AXI_ACLK
    SLICE_X29Y81         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr_reg[1]/Q
                         net (fo=34, routed)          0.258     1.303    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/ADDRD1
    SLICE_X30Y80         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.834     1.200    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/WCLK
    SLICE_X30Y80         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/CLK
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.227    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.569     0.905    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/S_AXI_ACLK
    SLICE_X29Y81         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr_reg[1]/Q
                         net (fo=34, routed)          0.258     1.303    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/ADDRD1
    SLICE_X30Y80         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.834     1.200    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/WCLK
    SLICE_X30Y80         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA_D1/CLK
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.227    i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9      i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9      i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y71     i_system_wrapper/system_i/sys_rstgen/U0/SEQ/seq_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y91     i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y91     i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y91     i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y91     i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y81     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y81     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y81     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y81     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y81     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y81     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y81     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y81     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     i_system_wrapper/system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.467ns (45.253%)  route 2.985ns (54.747%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.403 - 6.735 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.762     3.056    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -0.659 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.855     1.196    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.657     2.954    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X46Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/Q
                         net (fo=2, routed)           0.607     4.079    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/Q[115]
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.203 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_hs_count[0]_i_39/O
                         net (fo=1, routed)           0.000     4.203    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl_reg[135][0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.735    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.651     5.720    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.303     6.023 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.023    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.555 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.966     7.521    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.761     8.406    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X47Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.570     9.484    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.135 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.691     7.826    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.486     9.403    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X47Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[4]/C
                         clock pessimism              0.263     9.667    
                         clock uncertainty           -0.147     9.519    
    SLICE_X47Y35         FDRE (Setup_fdre_C_R)       -0.429     9.090    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.467ns (45.253%)  route 2.985ns (54.747%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.403 - 6.735 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.762     3.056    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -0.659 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.855     1.196    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.657     2.954    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X46Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/Q
                         net (fo=2, routed)           0.607     4.079    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/Q[115]
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.203 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_hs_count[0]_i_39/O
                         net (fo=1, routed)           0.000     4.203    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl_reg[135][0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.735    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.651     5.720    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.303     6.023 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.023    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.555 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.966     7.521    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.761     8.406    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X47Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.570     9.484    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.135 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.691     7.826    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.486     9.403    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X47Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[5]/C
                         clock pessimism              0.263     9.667    
                         clock uncertainty           -0.147     9.519    
    SLICE_X47Y35         FDRE (Setup_fdre_C_R)       -0.429     9.090    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.467ns (45.253%)  route 2.985ns (54.747%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.403 - 6.735 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.762     3.056    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -0.659 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.855     1.196    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.657     2.954    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X46Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/Q
                         net (fo=2, routed)           0.607     4.079    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/Q[115]
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.203 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_hs_count[0]_i_39/O
                         net (fo=1, routed)           0.000     4.203    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl_reg[135][0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.735    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.651     5.720    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.303     6.023 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.023    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.555 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.966     7.521    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.761     8.406    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X47Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.570     9.484    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.135 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.691     7.826    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.486     9.403    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X47Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[6]/C
                         clock pessimism              0.263     9.667    
                         clock uncertainty           -0.147     9.519    
    SLICE_X47Y35         FDRE (Setup_fdre_C_R)       -0.429     9.090    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.467ns (45.253%)  route 2.985ns (54.747%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.403 - 6.735 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.762     3.056    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -0.659 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.855     1.196    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.657     2.954    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X46Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/Q
                         net (fo=2, routed)           0.607     4.079    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/Q[115]
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.203 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_hs_count[0]_i_39/O
                         net (fo=1, routed)           0.000     4.203    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl_reg[135][0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.735    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.651     5.720    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.303     6.023 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.023    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.555 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.966     7.521    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.761     8.406    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X47Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.570     9.484    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.135 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.691     7.826    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.486     9.403    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X47Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[7]/C
                         clock pessimism              0.263     9.667    
                         clock uncertainty           -0.147     9.519    
    SLICE_X47Y35         FDRE (Setup_fdre_C_R)       -0.429     9.090    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.467ns (45.667%)  route 2.935ns (54.333%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.403 - 6.735 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.762     3.056    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -0.659 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.855     1.196    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.657     2.954    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X46Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/Q
                         net (fo=2, routed)           0.607     4.079    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/Q[115]
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.203 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_hs_count[0]_i_39/O
                         net (fo=1, routed)           0.000     4.203    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl_reg[135][0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.735    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.651     5.720    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.303     6.023 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.023    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.555 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.966     7.521    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.711     8.356    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X47Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.570     9.484    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.135 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.691     7.826    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.486     9.403    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X47Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]/C
                         clock pessimism              0.263     9.667    
                         clock uncertainty           -0.147     9.519    
    SLICE_X47Y36         FDRE (Setup_fdre_C_R)       -0.429     9.090    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.467ns (45.667%)  route 2.935ns (54.333%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.403 - 6.735 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.762     3.056    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -0.659 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.855     1.196    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.657     2.954    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X46Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/Q
                         net (fo=2, routed)           0.607     4.079    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/Q[115]
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.203 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_hs_count[0]_i_39/O
                         net (fo=1, routed)           0.000     4.203    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl_reg[135][0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.735    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.651     5.720    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.303     6.023 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.023    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.555 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.966     7.521    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.711     8.356    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X47Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.570     9.484    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.135 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.691     7.826    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.486     9.403    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X47Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]/C
                         clock pessimism              0.263     9.667    
                         clock uncertainty           -0.147     9.519    
    SLICE_X47Y36         FDRE (Setup_fdre_C_R)       -0.429     9.090    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.467ns (45.667%)  route 2.935ns (54.333%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.403 - 6.735 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.762     3.056    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -0.659 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.855     1.196    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.657     2.954    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X46Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/Q
                         net (fo=2, routed)           0.607     4.079    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/Q[115]
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.203 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_hs_count[0]_i_39/O
                         net (fo=1, routed)           0.000     4.203    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl_reg[135][0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.735    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.651     5.720    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.303     6.023 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.023    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.555 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.966     7.521    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.711     8.356    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X47Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.570     9.484    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.135 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.691     7.826    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.486     9.403    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X47Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[8]/C
                         clock pessimism              0.263     9.667    
                         clock uncertainty           -0.147     9.519    
    SLICE_X47Y36         FDRE (Setup_fdre_C_R)       -0.429     9.090    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.467ns (45.667%)  route 2.935ns (54.333%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.403 - 6.735 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.762     3.056    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -0.659 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.855     1.196    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.657     2.954    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X46Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/Q
                         net (fo=2, routed)           0.607     4.079    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/Q[115]
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.203 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_hs_count[0]_i_39/O
                         net (fo=1, routed)           0.000     4.203    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl_reg[135][0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.735    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.651     5.720    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.303     6.023 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.023    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.555 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.966     7.521    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.711     8.356    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X47Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.570     9.484    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.135 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.691     7.826    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.486     9.403    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X47Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[9]/C
                         clock pessimism              0.263     9.667    
                         clock uncertainty           -0.147     9.519    
    SLICE_X47Y36         FDRE (Setup_fdre_C_R)       -0.429     9.090    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 2.467ns (46.072%)  route 2.888ns (53.928%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 9.402 - 6.735 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.762     3.056    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -0.659 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.855     1.196    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.657     2.954    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X46Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/Q
                         net (fo=2, routed)           0.607     4.079    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/Q[115]
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.203 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_hs_count[0]_i_39/O
                         net (fo=1, routed)           0.000     4.203    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl_reg[135][0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.735    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.651     5.720    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.303     6.023 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.023    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.555 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.966     7.521    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.664     8.309    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X47Y34         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.570     9.484    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.135 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.691     7.826    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.485     9.402    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X47Y34         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/C
                         clock pessimism              0.263     9.666    
                         clock uncertainty           -0.147     9.518    
    SLICE_X47Y34         FDRE (Setup_fdre_C_R)       -0.429     9.089    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 2.467ns (46.072%)  route 2.888ns (53.928%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 9.402 - 6.735 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.762     3.056    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -0.659 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.855     1.196    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.657     2.954    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_clk
    SLICE_X46Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[132]/Q
                         net (fo=2, routed)           0.607     4.079    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/Q[115]
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.203 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/hdmi_hs_count[0]_i_39/O
                         net (fo=1, routed)           0.000     4.203    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl_reg[135][0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.735 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.735    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.651     5.720    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.303     6.023 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.023    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.555 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.966     7.521    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_0
    SLICE_X48Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.664     8.309    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X47Y34         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.570     9.484    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.135 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.691     7.826    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.917 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         1.485     9.402    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X47Y34         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/C
                         clock pessimism              0.263     9.666    
                         clock uncertainty           -0.147     9.518    
    SLICE_X47Y34         FDRE (Setup_fdre_C_R)       -0.429     9.089    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  0.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.763%)  route 0.303ns (68.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.552     0.890    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X49Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[13]/Q
                         net (fo=1, routed)           0.303     1.333    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg_n_0_[13]
    SLICE_X55Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.840     1.208    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X55Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[13]/C
                         clock pessimism             -0.035     1.173    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.072     1.245    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.835%)  route 0.302ns (68.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.552     0.890    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X49Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[11]/Q
                         net (fo=1, routed)           0.302     1.332    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg_n_0_[11]
    SLICE_X55Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.840     1.208    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X55Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[11]/C
                         clock pessimism             -0.035     1.173    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.066     1.239    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.560%)  route 0.306ns (68.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.552     0.890    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X48Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[8]/Q
                         net (fo=1, routed)           0.306     1.336    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg_n_0_[8]
    SLICE_X54Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.840     1.208    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X54Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[8]/C
                         clock pessimism             -0.035     1.173    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.063     1.236    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.556     0.894    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X41Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_reg/Q
                         net (fo=1, routed)           0.116     1.151    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs
    SLICE_X38Y36         SRL16E                                       r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.822     1.190    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X38Y36         SRL16E                                       r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2/CLK
                         clock pessimism             -0.263     0.927    
    SLICE_X38Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.044    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.117%)  route 0.063ns (30.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.558     0.896    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/hdmi_clk
    SLICE_X37Y39         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[17]/Q
                         net (fo=2, routed)           0.063     1.100    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg_n_0_[17]
    SLICE_X36Y39         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.825     1.193    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/hdmi_clk
    SLICE_X36Y39         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[17]/C
                         clock pessimism             -0.284     0.909    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.076     0.985    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.839%)  route 0.348ns (71.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.552     0.890    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X48Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg[14]/Q
                         net (fo=1, routed)           0.348     1.378    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_d_reg_n_0_[14]
    SLICE_X54Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.840     1.208    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X54Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[14]/C
                         clock pessimism             -0.035     1.173    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.059     1.232    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.574     0.912    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X55Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[13]/Q
                         net (fo=1, routed)           0.106     1.159    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d[13]
    SLICE_X54Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.841     1.209    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X54Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[13]/C
                         clock pessimism             -0.282     0.927    
    SLICE_X54Y33         FDRE (Hold_fdre_C_D)         0.076     1.003    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.256ns (82.024%)  route 0.056ns (17.976%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.580     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/hdmi_clk
    SLICE_X27Y29         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[16]/Q
                         net (fo=1, routed)           0.056     1.115    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg_n_0_[16]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.160 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1[19]_i_5/O
                         net (fo=1, routed)           0.000     1.160    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1[19]_i_5_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.230 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.230    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1_reg[19]_i_1_n_7
    SLICE_X26Y29         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.846     1.214    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/hdmi_clk
    SLICE_X26Y29         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1_reg[16]/C
                         clock pessimism             -0.283     0.931    
    SLICE_X26Y29         FDRE (Hold_fdre_C_D)         0.134     1.065    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.250ns (79.541%)  route 0.064ns (20.459%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.580     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/hdmi_clk
    SLICE_X27Y29         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_3_reg[19]/Q
                         net (fo=2, routed)           0.064     1.123    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_3_reg_n_0_[19]
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.232 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.232    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1_reg[19]_i_1_n_4
    SLICE_X26Y29         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.846     1.214    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/hdmi_clk
    SLICE_X26Y29         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1_reg[19]/C
                         clock pessimism             -0.283     0.931    
    SLICE_X26Y29         FDRE (Hold_fdre_C_D)         0.134     1.065    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p2_data_1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.173%)  route 0.119ns (45.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.559     0.897    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/hdmi_clk
    SLICE_X37Y40         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.157    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg_n_0_[23]
    SLICE_X36Y41         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=990, routed)         0.826     1.194    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/hdmi_clk
    SLICE_X36Y41         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[23]/C
                         clock pessimism             -0.281     0.913    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.076     0.989    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.735       4.159      RAMB36_X1Y7      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.735       4.579      BUFGCTRL_X0Y0    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X3Y12      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X3Y11      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X3Y8       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X3Y9       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X1Y10      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X2Y10      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X1Y11      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X3Y13      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y39     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y39     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X86Y28     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X86Y28     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y47     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_sync_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y47     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_sync_reg[4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y48     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y39     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y39     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_2d_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X86Y28     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y47     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_sync_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y47     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_sync_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y48     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y39     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y39     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X86Y28     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 27.500 }
Period(ns):         55.000
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         55.000      52.845     BUFGCTRL_X0Y4    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         55.000      53.751     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         55.000      53.751     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       55.000      45.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       55.000      158.360    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0_1
  To Clock:  clk_out1_system_sys_audio_clkgen_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.922ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.374ns  (clk_out1_system_sys_audio_clkgen_0_1 rise@81.374ns - clk_out1_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.644%)  route 0.522ns (47.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 82.843 - 81.374 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.754ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.636     1.639    i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/spdif_data_clk
    SLICE_X40Y73         FDRE                                         r  i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/Q
                         net (fo=2, routed)           0.522     2.617    i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     2.741 r  i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_i_1/O
                         net (fo=1, routed)           0.000     2.741    i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_i_1_n_0
    SLICE_X40Y73         FDRE                                         r  i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0_1 rise edge)
                                                     81.374    81.374 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.374 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    82.986    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.561 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.286    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.377 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.467    82.843    i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/spdif_data_clk
    SLICE_X40Y73         FDRE                                         r  i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
                         clock pessimism              0.169    83.013    
                         clock uncertainty           -0.379    82.634    
    SLICE_X40Y73         FDRE (Setup_fdre_C_D)        0.029    82.663    i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg
  -------------------------------------------------------------------
                         required time                         82.663    
                         arrival time                          -2.741    
  -------------------------------------------------------------------
                         slack                                 79.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0_1 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.546     0.548    i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/spdif_data_clk
    SLICE_X40Y73         FDRE                                         r  i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     0.689 f  i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/Q
                         net (fo=2, routed)           0.185     0.873    i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.045     0.918 r  i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_i_1/O
                         net (fo=1, routed)           0.000     0.918    i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_i_1_n_0
    SLICE_X40Y73         FDRE                                         r  i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.811     0.813    i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/spdif_data_clk
    SLICE_X40Y73         FDRE                                         r  i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
                         clock pessimism             -0.265     0.548    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.091     0.639    i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_sys_audio_clkgen_0_1
Waveform(ns):       { 0.000 40.687 }
Period(ns):         81.374
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.374      79.219     BUFGCTRL_X0Y3    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.374      80.125     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.374      80.374     SLICE_X42Y68     i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/spdif_tx_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.374      80.374     SLICE_X40Y73     i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.374      131.986    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.687      40.187     SLICE_X40Y73     i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.687      40.187     SLICE_X42Y68     i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/spdif_tx_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.687      40.187     SLICE_X40Y73     i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.687      40.187     SLICE_X42Y68     i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/spdif_tx_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.687      40.187     SLICE_X42Y68     i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/spdif_tx_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.687      40.187     SLICE_X40Y73     i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.687      40.187     SLICE_X42Y68     i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/spdif_tx_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.687      40.187     SLICE_X40Y73     i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_sys_audio_clkgen_0_1
  To Clock:  clk_out2_system_sys_audio_clkgen_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.253ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.374ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@81.374ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.606ns (25.119%)  route 1.807ns (74.881%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 82.854 - 81.374 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.754ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.648     1.651    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           1.160     3.267    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA0
    SLICE_X34Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.417 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.647     4.064    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[0]
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                     81.374    81.374 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.374 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    82.986    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    79.561 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    81.286    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.377 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.478    82.854    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.147    83.002    
                         clock uncertainty           -0.379    82.623    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)       -0.307    82.316    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         82.316    
                         arrival time                          -4.064    
  -------------------------------------------------------------------
                         slack                                 78.253    

Slack (MET) :             78.312ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.374ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@81.374ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.608ns (25.601%)  route 1.767ns (74.399%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 82.854 - 81.374 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.754ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.648     1.651    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           1.150     3.257    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB0
    SLICE_X34Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.409 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.617     4.026    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[2]
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                     81.374    81.374 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.374 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    82.986    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    79.561 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    81.286    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.377 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.478    82.854    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.147    83.002    
                         clock uncertainty           -0.379    82.623    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)       -0.285    82.338    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         82.338    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                 78.312    

Slack (MET) :             78.541ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.374ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@81.374ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.580ns (24.679%)  route 1.770ns (75.321%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 82.854 - 81.374 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.754ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.648     1.651    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           1.160     3.267    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA0
    SLICE_X34Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.391 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.610     4.001    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[1]
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                     81.374    81.374 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.374 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    82.986    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    79.561 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    81.286    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.377 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.478    82.854    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.147    83.002    
                         clock uncertainty           -0.379    82.623    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)       -0.081    82.542    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         82.542    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                 78.541    

Slack (MET) :             78.854ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.374ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@81.374ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.580ns (28.159%)  route 1.480ns (71.841%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 82.854 - 81.374 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.754ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.648     1.651    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           1.150     3.257    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB0
    SLICE_X34Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.381 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           0.330     3.711    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[3]
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                     81.374    81.374 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.374 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    82.986    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    79.561 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    81.286    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.377 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.478    82.854    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.147    83.002    
                         clock uncertainty           -0.379    82.623    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)       -0.058    82.565    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         82.565    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                 78.854    

Slack (MET) :             78.953ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.374ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@81.374ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.747ns (42.313%)  route 1.018ns (57.687%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 82.854 - 81.374 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.754ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.648     1.651    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.419     2.070 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.825     2.895    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRC1
    SLICE_X34Y85         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.223 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.193     3.416    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[4]
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                     81.374    81.374 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.374 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    82.986    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    79.561 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    81.286    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.377 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.478    82.854    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.147    83.002    
                         clock uncertainty           -0.379    82.623    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)       -0.254    82.369    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         82.369    
                         arrival time                          -3.416    
  -------------------------------------------------------------------
                         slack                                 78.953    

Slack (MET) :             79.156ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.374ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@81.374ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (36.010%)  route 1.031ns (63.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 82.854 - 81.374 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.754ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.648     1.651    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.699     2.806    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.930 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.332     3.262    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                     81.374    81.374 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.374 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    82.986    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    79.561 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    81.286    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.377 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.478    82.854    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.147    83.002    
                         clock uncertainty           -0.379    82.623    
    SLICE_X35Y85         FDRE (Setup_fdre_C_CE)      -0.205    82.418    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         82.418    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 79.156    

Slack (MET) :             79.156ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.374ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@81.374ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (36.010%)  route 1.031ns (63.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 82.854 - 81.374 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.754ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.648     1.651    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.699     2.806    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.930 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.332     3.262    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                     81.374    81.374 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.374 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    82.986    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    79.561 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    81.286    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.377 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.478    82.854    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.147    83.002    
                         clock uncertainty           -0.379    82.623    
    SLICE_X35Y85         FDRE (Setup_fdre_C_CE)      -0.205    82.418    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         82.418    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 79.156    

Slack (MET) :             79.156ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.374ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@81.374ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (36.010%)  route 1.031ns (63.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 82.854 - 81.374 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.754ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.648     1.651    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.699     2.806    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.930 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.332     3.262    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                     81.374    81.374 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.374 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    82.986    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    79.561 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    81.286    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.377 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.478    82.854    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.147    83.002    
                         clock uncertainty           -0.379    82.623    
    SLICE_X35Y85         FDRE (Setup_fdre_C_CE)      -0.205    82.418    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         82.418    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 79.156    

Slack (MET) :             79.156ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.374ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@81.374ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (36.010%)  route 1.031ns (63.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 82.854 - 81.374 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.754ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.648     1.651    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.699     2.806    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.930 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.332     3.262    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                     81.374    81.374 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.374 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    82.986    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    79.561 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    81.286    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.377 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.478    82.854    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.147    83.002    
                         clock uncertainty           -0.379    82.623    
    SLICE_X35Y85         FDRE (Setup_fdre_C_CE)      -0.205    82.418    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         82.418    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 79.156    

Slack (MET) :             79.156ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.374ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@81.374ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (36.010%)  route 1.031ns (63.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 82.854 - 81.374 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.754ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.648     1.651    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.699     2.806    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.124     2.930 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.332     3.262    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                     81.374    81.374 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.374 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    82.986    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    79.561 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    81.286    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.377 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          1.478    82.854    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X35Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.147    83.002    
                         clock uncertainty           -0.379    82.623    
    SLICE_X35Y85         FDRE (Setup_fdre_C_CE)      -0.205    82.418    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         82.418    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 79.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.554     0.556    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X40Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.267     0.963    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.820     0.822    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.898    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.554     0.556    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X40Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.267     0.963    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.820     0.822    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.898    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.554     0.556    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X40Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.267     0.963    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.820     0.822    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.898    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.554     0.556    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X40Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.267     0.963    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.820     0.822    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.898    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.554     0.556    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X40Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.267     0.963    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.820     0.822    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.898    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.554     0.556    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X40Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.267     0.963    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.820     0.822    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.898    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.554     0.556    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X40Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.267     0.963    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X38Y84         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.820     0.822    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X38Y84         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X38Y84         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.898    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.554     0.556    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X40Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.267     0.963    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X38Y84         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.820     0.822    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X38Y84         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X38Y84         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.898    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.554     0.556    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X39Y85         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[0]/Q
                         net (fo=1, routed)           0.110     0.807    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIA0
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.820     0.822    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.252     0.570    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.717    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_system_sys_audio_clkgen_0_1  {rise@0.000ns fall@40.687ns period=81.374ns})
  Path Group:             clk_out2_system_sys_audio_clkgen_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns - clk_out2_system_sys_audio_clkgen_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.963%)  route 0.272ns (68.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.554     0.556    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X40Y84         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.272     0.956    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_sys_audio_clkgen_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out2_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/O
                         net (fo=29, routed)          0.820     0.822    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X38Y84         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     0.844    i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_sys_audio_clkgen_0_1
Waveform(ns):       { 0.000 40.687 }
Period(ns):         81.374
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.374      79.219     BUFGCTRL_X0Y2    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.374      80.125     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         81.374      80.374     SLICE_X40Y85     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         81.374      80.374     SLICE_X40Y85     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.374      80.374     SLICE_X38Y85     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.374      80.374     SLICE_X40Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.374      80.374     SLICE_X40Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.374      80.374     SLICE_X40Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.374      80.374     SLICE_X39Y85     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.374      80.374     SLICE_X39Y85     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.374      131.986    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.687      39.437     SLICE_X38Y84     i_system_wrapper/system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_sys_audio_clkgen_0_1
  To Clock:  clk_out3_system_sys_audio_clkgen_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_system_sys_audio_clkgen_0_1
Waveform(ns):       { 0.000 40.687 }
Period(ns):         81.374
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.374      79.219     BUFGCTRL_X0Y1    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         81.374      80.125     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       81.374      131.986    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_sys_audio_clkgen_0_1
  To Clock:  clkfbout_system_sys_audio_clkgen_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_sys_audio_clkgen_0_1
Waveform(ns):       { 0.000 47.500 }
Period(ns):         95.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         95.000      92.845     BUFGCTRL_X0Y5    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         95.000      93.751     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         95.000      93.751     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       95.000      5.000      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       95.000      118.360    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_vf_active_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 0.580ns (8.204%)  route 6.489ns (91.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.625     2.919    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X51Y71         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          4.423     7.798    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aresetn
    SLICE_X47Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.922 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata[20]_i_1/O
                         net (fo=124, routed)         2.066     9.988    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3
    SLICE_X35Y36         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_vf_active_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.491    12.670    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/s_axi_aclk
    SLICE_X35Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_vf_active_reg[1]/C
                         clock pessimism              0.115    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X35Y36         FDCE (Recov_fdce_C_CLR)     -0.405    12.226    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_vf_active_reg[1]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_he_max_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 0.580ns (8.238%)  route 6.461ns (91.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.625     2.919    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X51Y71         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          4.608     7.983    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aresetn
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.107 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata[31]_i_2/O
                         net (fo=124, routed)         1.853     9.960    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X43Y42         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_he_max_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.494    12.674    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/s_axi_aclk
    SLICE_X43Y42         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_he_max_reg[9]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X43Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_he_max_reg[9]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 0.580ns (8.204%)  route 6.489ns (91.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.625     2.919    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X51Y71         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          4.423     7.798    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aresetn
    SLICE_X47Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.922 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata[20]_i_1/O
                         net (fo=124, routed)         2.066     9.988    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3
    SLICE_X34Y36         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.491    12.670    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/s_axi_aclk
    SLICE_X34Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[17]/C
                         clock pessimism              0.115    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X34Y36         FDCE (Recov_fdce_C_CLR)     -0.361    12.270    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[17]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 0.580ns (8.204%)  route 6.489ns (91.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.625     2.919    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X51Y71         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          4.423     7.798    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aresetn
    SLICE_X47Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.922 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata[20]_i_1/O
                         net (fo=124, routed)         2.066     9.988    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3
    SLICE_X34Y36         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.491    12.670    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/s_axi_aclk
    SLICE_X34Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[18]/C
                         clock pessimism              0.115    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X34Y36         FDCE (Recov_fdce_C_CLR)     -0.361    12.270    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[18]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 0.580ns (8.204%)  route 6.489ns (91.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.625     2.919    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X51Y71         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          4.423     7.798    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aresetn
    SLICE_X47Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.922 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata[20]_i_1/O
                         net (fo=124, routed)         2.066     9.988    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3
    SLICE_X34Y36         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.491    12.670    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/s_axi_aclk
    SLICE_X34Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[19]/C
                         clock pessimism              0.115    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X34Y36         FDCE (Recov_fdce_C_CLR)     -0.361    12.270    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[19]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 0.580ns (8.204%)  route 6.489ns (91.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.625     2.919    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X51Y71         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          4.423     7.798    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aresetn
    SLICE_X47Y39         LUT1 (Prop_lut1_I0_O)        0.124     7.922 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata[20]_i_1/O
                         net (fo=124, routed)         2.066     9.988    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3
    SLICE_X34Y36         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.491    12.670    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/s_axi_aclk
    SLICE_X34Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[20]/C
                         clock pessimism              0.115    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X34Y36         FDCE (Recov_fdce_C_CLR)     -0.361    12.270    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_const_rgb_reg[20]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.580ns (8.264%)  route 6.439ns (91.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.625     2.919    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X51Y71         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          4.608     7.983    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aresetn
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.107 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata[31]_i_2/O
                         net (fo=124, routed)         1.831     9.938    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[31]_0
    SLICE_X39Y44         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.495    12.674    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aclk
    SLICE_X39Y44         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[24]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.230    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.580ns (8.264%)  route 6.439ns (91.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.625     2.919    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X51Y71         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          4.608     7.983    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aresetn
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.107 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata[31]_i_2/O
                         net (fo=124, routed)         1.831     9.938    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[31]_0
    SLICE_X39Y44         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.495    12.674    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aclk
    SLICE_X39Y44         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[26]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.230    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.580ns (8.264%)  route 6.439ns (91.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.625     2.919    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X51Y71         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          4.608     7.983    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aresetn
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.107 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata[31]_i_2/O
                         net (fo=124, routed)         1.831     9.938    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[31]_0
    SLICE_X39Y44         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.495    12.674    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aclk
    SLICE_X39Y44         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[27]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.230    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.580ns (8.264%)  route 6.439ns (91.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.625     2.919    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X51Y71         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=79, routed)          4.608     7.983    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aresetn
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.107 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata[31]_i_2/O
                         net (fo=124, routed)         1.831     9.938    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[31]_0
    SLICE_X39Y44         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        1.495    12.674    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aclk
    SLICE_X39Y44         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[28]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X39Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.230    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.222%)  route 0.118ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.596     0.932    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y49         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.096 f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.118     1.213    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X19Y49         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.866     1.232    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y49         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.948    
    SLICE_X19Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.856    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.222%)  route 0.118ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.596     0.932    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y49         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.096 f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.118     1.213    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X19Y49         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.866     1.232    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y49         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.284     0.948    
    SLICE_X19Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.856    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.222%)  route 0.118ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.596     0.932    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y49         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.096 f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.118     1.213    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X19Y49         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.866     1.232    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y49         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.284     0.948    
    SLICE_X19Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.856    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.222%)  route 0.118ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.596     0.932    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y49         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.096 f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.118     1.213    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X19Y49         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.866     1.232    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y49         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.284     0.948    
    SLICE_X19Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.856    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.222%)  route 0.118ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.596     0.932    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y49         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.096 f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.118     1.213    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X19Y49         FDPE                                         f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.866     1.232    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y49         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.284     0.948    
    SLICE_X19Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     0.853    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.205%)  route 0.163ns (49.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.596     0.932    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y49         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.096 f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.163     1.258    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X18Y49         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.866     1.232    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y49         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.284     0.948    
    SLICE_X18Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.205%)  route 0.163ns (49.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.596     0.932    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y49         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.096 f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.163     1.258    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X18Y49         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.866     1.232    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y49         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.284     0.948    
    SLICE_X18Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.597     0.933    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y49         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDPE (Prop_fdpe_C_Q)         0.128     1.061 f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.163     1.224    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X14Y49         FDPE                                         f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.866     1.232    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y49         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.283     0.949    
    SLICE_X14Y49         FDPE (Remov_fdpe_C_PRE)     -0.125     0.824    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.596     0.932    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y49         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.073 f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.218     1.291    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X18Y47         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.866     1.232    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y47         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.948    
    SLICE_X18Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.596     0.932    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y49         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.073 f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.218     1.291    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X18Y47         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4214, routed)        0.866     1.232    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y47         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.948    
    SLICE_X18Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.410    





