// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "04/21/2016 23:40:52"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          skeleton
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module skeleton_vlg_vec_tst();
// constants                                           
// general purpose registers
reg left;
reg master_clk;
reg resetn;
reg right;
reg shoot;
reg stop;
// wires                                               
wire [11:0] debug_addr;
wire [31:0] debug_word;
wire lcd_blon;
wire [7:0] lcd_data;
wire lcd_en;
wire lcd_on;
wire lcd_rs;
wire lcd_rw;
wire [7:0] leds;
wire outclock;
wire readingPos;
wire [6:0] seg1;
wire [6:0] seg2;
wire [6:0] seg3;
wire [6:0] seg4;
wire [6:0] seg5;
wire [6:0] seg6;
wire [6:0] seg7;
wire [6:0] seg8;
wire [2:0] testPC;
wire [31:0] toVGA;

// assign statements (if any)                          
skeleton i1 (
// port map - connection between master ports and signals/registers   
	.debug_addr(debug_addr),
	.debug_word(debug_word),
	.lcd_blon(lcd_blon),
	.lcd_data(lcd_data),
	.lcd_en(lcd_en),
	.lcd_on(lcd_on),
	.lcd_rs(lcd_rs),
	.lcd_rw(lcd_rw),
	.leds(leds),
	.left(left),
	.master_clk(master_clk),
	.outclock(outclock),
	.readingPos(readingPos),
	.resetn(resetn),
	.right(right),
	.seg1(seg1),
	.seg2(seg2),
	.seg3(seg3),
	.seg4(seg4),
	.seg5(seg5),
	.seg6(seg6),
	.seg7(seg7),
	.seg8(seg8),
	.shoot(shoot),
	.stop(stop),
	.testPC(testPC),
	.toVGA(toVGA)
);
initial 
begin 
#1000000 $finish;
end 

// left
initial
begin
	left = 1'b0;
end 

// master_clk
always
begin
	master_clk = 1'b0;
	master_clk = #10000 1'b1;
	#10000;
end 

// resetn
initial
begin
	resetn = 1'b1;
end 

// right
initial
begin
	right = 1'b0;
end 

// shoot
initial
begin
	shoot = 1'b0;
end 

// stop
initial
begin
	stop = 1'b0;
end 
endmodule

