<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — processor stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="embed.html">embed</a></span> (117)
<br/><span class="tag"><a href="multi.html">multi</a></span> (97)
<br/><span class="tag"><a href="system.html">system</a></span> (92)
<br/><span class="tag"><a href="design.html">design</a></span> (92)
<br/><span class="tag"><a href="base.html">base</a></span> (90)
</div>
<h2><span class="ttl">Stem</span> processor$ (<a href="../words.html">all stems</a>)</h2>
<h3>841 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ChungRPG.html">DAC-2015-ChungRPG</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Domain wall memory based digital signal processors for area and energy-efficiency (<abbr title="Jinil Chung">JC</abbr>, <abbr title="Kenneth Ramclam">KR</abbr>, <abbr title="Jongsun Park">JP</abbr>, <abbr title="Swaroop Ghosh">SG</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-FernandezJAQVC15a.html">DAC-2015-FernandezJAQVC15a</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/off%20the%20shelf.html" title="off the shelf">#off the shelf</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Resource usage templates and signatures for COTS multicore processors (<abbr title="Gabriel Fernandez">GF</abbr>, <abbr title="Javier Jalle">JJ</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Eduardo Quiñones">EQ</abbr>, <abbr title="Tullio Vardanega">TV</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-LeeHLP.html">DAC-2015-LeeHLP</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient dynamic information flow tracking on a processor with core debug interface (<abbr title="Jinyong Lee">JL</abbr>, <abbr title="Ingoo Heo">IH</abbr>, <abbr title="Yongje Lee">YL</abbr>, <abbr title="Yunheung Paek">YP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-LiuLLWLMLCJ0SY.html">DAC-2015-LiuLLWLMLCJ0SY</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Ambient energy harvesting nonvolatile processors: from circuit to system (<abbr title="Yongpan Liu">YL</abbr>, <abbr title="Zewei Li">ZL</abbr>, <abbr title="Hehe Li">HL</abbr>, <abbr title="Yiqun Wang">YW</abbr>, <abbr title="Xueqing Li">XL</abbr>, <abbr title="Kaisheng Ma">KM</abbr>, <abbr title="Shuangchen Li">SL</abbr>, <abbr title="Meng-Fan Chang">MFC</abbr>, <abbr title="Sampson John">SJ</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Jiwu Shu">JS</abbr>, <abbr title="Huazhong Yang">HY</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-LiZHLHX.html">DAC-2015-LiZHLHX</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span></dt><dd>Compiler directed automatic stack trimming for efficient non-volatile processors (<abbr title="Qing'an Li">QL</abbr>, <abbr title="Mengying Zhao">MZ</abbr>, <abbr title="Jingtong Hu">JH</abbr>, <abbr title="Yongpan Liu">YL</abbr>, <abbr title="Yanxiang He">YH</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-XieZPHLX.html">DAC-2015-XieZPHLX</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor (<abbr title="Mimi Xie">MX</abbr>, <abbr title="Mengying Zhao">MZ</abbr>, <abbr title="Chen Pan">CP</abbr>, <abbr title="Jingtong Hu">JH</abbr>, <abbr title="Yongpan Liu">YL</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-DubenSPYAEPP.html">DATE-2015-DubenSPYAEPP</a> <span class="tag"><a href="../tag/big%20data.html" title="big data">#big data</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Opportunities for energy efficient computing: a study of inexact general purpose processors for high-performance and big-data applications (<abbr title="Peter D. Düben">PDD</abbr>, <abbr title="Jeremy Schlachter">JS</abbr>, <abbr title="Parishkrati">P</abbr>, <abbr title="Sreelatha Yenugula">SY</abbr>, <abbr title="John Augustine">JA</abbr>, <abbr title="Christian C. Enz">CCE</abbr>, <abbr title="Krishna V. Palem">KVP</abbr>, <abbr title="T. N. Palmer">TNP</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-FuZLX.html">DATE-2015-FuZLX</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Maximizing common idle time on multi-core processors with shared memory (<abbr title="Chenchen Fu">CF</abbr>, <abbr title="Yingchao Zhao">YZ</abbr>, <abbr title="Minming Li">ML</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>), pp. 900–903.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GheolbanoiuPC.html">DATE-2015-GheolbanoiuPC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Hybrid adaptive clock management for FPGA processor acceleration (<abbr title="Alexandru Gheolbanoiu">AG</abbr>, <abbr title="Lucian Petrica">LP</abbr>, <abbr title="Sorin Cotofana">SC</abbr>), pp. 1359–1364.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GomezPBRBFG.html">DATE-2015-GomezPBRBFG</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Reducing energy consumption in microcontroller-based platforms with low design margin co-processors (<abbr title="Andres Gomez">AG</abbr>, <abbr title="Christian Pinto">CP</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Davide Rossi">DR</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Hamed Fatemi">HF</abbr>, <abbr title="José Pineda de Gyvez">JPdG</abbr>), pp. 269–272.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-HuangKGT.html">DATE-2015-HuangKGT</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Run and be safe: mixed-criticality scheduling with temporary processor speedup (<abbr title="Pengcheng Huang">PH</abbr>, <abbr title="Pratyush Kumar">PK</abbr>, <abbr title="Georgia Giannopoulou">GG</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 1329–1334.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KimKKC.html">DATE-2015-KimKKC</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>M-DTM: migration-based dynamic thermal management for heterogeneous mobile multi-core processors (<abbr title="Young Geun Kim">YGK</abbr>, <abbr title="Minyong Kim">MK</abbr>, <abbr title="Jae Min Kim">JMK</abbr>, <abbr title="Sung Woo Chung">SWC</abbr>), pp. 1533–1538.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KyrtatasSP.html">DATE-2015-KyrtatasSP</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>A basic linear algebra compiler for embedded processors (<abbr title="Nikolaos Kyrtatas">NK</abbr>, <abbr title="Daniele G. Spampinato">DGS</abbr>, <abbr title="Markus Püschel">MP</abbr>), pp. 1054–1059.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiaoWC.html">DATE-2015-LiaoWC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>An online thermal-constrained task scheduler for 3D multi-core processors (<abbr title="Chien-Hui Liao">CHL</abbr>, <abbr title="Charles H.-P. Wen">CHPW</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 351–356.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MunchPHH.html">DATE-2015-MunchPHH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>MPIOV: scaling hardware-based I/O virtualization for mixed-criticality embedded real-time systems using non transparent bridges to (multi-core) multi-processor systems (<abbr title="Daniel Münch">DM</abbr>, <abbr title="Michael Paulitsch">MP</abbr>, <abbr title="Oliver Hanka">OH</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>), pp. 579–584.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SedighiPHNN.html">DATE-2015-SedighiPHNN</a></dt><dd>A CNN-inspired mixed signal processor based on tunnel transistors (<abbr title="Behnam Sedighi">BS</abbr>, <abbr title="Indranil Palit">IP</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Joseph Nahas">JN</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>), pp. 1150–1155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ZhuCPP.html">DATE-2015-ZhuCPP</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TAPP: temperature-aware application mapping for NoC-based many-core processors (<abbr title="Di Zhu">DZ</abbr>, <abbr title="Lizhong Chen">LC</abbr>, <abbr title="Timothy Mark Pinkston">TMP</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1241–1244.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2015-JhaHLCH.html">VLDB-2015-JhaHLCH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Improving Main Memory Hash Joins on Intel Xeon Phi Processors: An Experimental Approach (<abbr title="Saurabh Jha">SJ</abbr>, <abbr title="Bingsheng He">BH</abbr>, <abbr title="Mian Lu">ML</abbr>, <abbr title="Xuntao Cheng">XC</abbr>, <abbr title="Huynh Phung Huynh">HPH</abbr>), pp. 642–653.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2015-ZiccardiSV.html">SAC-2015-ZiccardiSV</a> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>A time-composable operating system for the Patmos processor (<abbr title="Marco Ziccardi">MZ</abbr>, <abbr title="Martin Schoeberl">MS</abbr>, <abbr title="Tullio Vardanega">TV</abbr>), pp. 1892–1897.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2015-HicksSKS.html">ASPLOS-2015-HicksSKS</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>SPECS: A Lightweight Runtime Mechanism for Protecting Software from Security-Critical Processor Bugs (<abbr title="Matthew Hicks">MH</abbr>, <abbr title="Cynthia Sturton">CS</abbr>, <abbr title="Samuel T. King">STK</abbr>, <abbr title="Jonathan M. Smith">JMS</abbr>), pp. 517–529.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2015-ZhengLHWJ.html">CGO-2015-ZhengLHWJ</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>On performance debugging of unnecessary lock contentions on multicore processors: a replay-based approach (<abbr title="Long Zheng">LZ</abbr>, <abbr title="Xiaofei Liao">XL</abbr>, <abbr title="Bingsheng He">BH</abbr>, <abbr title="Song Wu">SW</abbr>, <abbr title="Hai Jin">HJ</abbr>), pp. 56–67.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-LiRJOEBFR.html">HPCA-2015-LiRJOEBFR</a> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Priority-based cache allocation in throughput processors (<abbr title="Dong Li">DL</abbr>, <abbr title="Minsoo Rhu">MR</abbr>, <abbr title="Daniel R. Johnson">DRJ</abbr>, <abbr title="Mike O'Connor">MO</abbr>, <abbr title="Mattan Erez">ME</abbr>, <abbr title="Doug Burger">DB</abbr>, <abbr title="Donald S. Fussell">DSF</abbr>, <abbr title="Stephen W. Redder">SWR</abbr>), pp. 89–100.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-MaZLSLLS0N.html">HPCA-2015-MaZLSLLS0N</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Architecture exploration for ambient energy harvesting nonvolatile processors (<abbr title="Kaisheng Ma">KM</abbr>, <abbr title="Yang Zheng">YZ</abbr>, <abbr title="Shuangchen Li">SL</abbr>, <abbr title="Karthik Swaminathan">KS</abbr>, <abbr title="Xueqing Li">XL</abbr>, <abbr title="Yongpan Liu">YL</abbr>, <abbr title="Jack Sampson">JS</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>), pp. 526–537.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-OzsoyDGAP.html">HPCA-2015-OzsoyDGAP</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Malware-aware processors: A framework for efficient online malware detection (<abbr title="Meltem Ozsoy">MO</abbr>, <abbr title="Caleb Donovick">CD</abbr>, <abbr title="Iakov Gorelik">IG</abbr>, <abbr title="Nael B. Abu-Ghazaleh">NBAG</abbr>, <abbr title="Dmitry V. Ponomarev">DVP</abbr>), pp. 651–661.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-WangPBAK.html">HPCA-2015-WangPBAK</a> <span class="tag"><a href="../tag/alloy.html" title="alloy">#alloy</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems (<abbr title="Hao Wang">HW</abbr>, <abbr title="Chang-Jae Park">CJP</abbr>, <abbr title="Gyungsu Byun">GB</abbr>, <abbr title="Jung Ho Ahn">JHA</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 296–308.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-ZhaoY.html">HPCA-2015-ZhaoY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Studying the impact of multicore processor scaling on directory techniques via reuse distance analysis (<abbr title="Minshu Zhao">MZ</abbr>, <abbr title="Donald Yeung">DY</abbr>), pp. 590–602.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-Chandra.html">DAC-2014-Chandra</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Monitoring Reliability in Embedded Processors — A Multi-layer View (<abbr title="Vikas Chandra">VC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-HuWTT.html">DAC-2014-HuWTT</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>System-Level Security for Network Processors with Hardware Monitors (<abbr title="Kekai Hu">KH</abbr>, <abbr title="Tilman Wolf">TW</abbr>, <abbr title="Thiago Teixeira">TT</abbr>, <abbr title="Russell Tessier">RT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-KoestersG.html">DAC-2014-KoestersG</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Non-Mainline Functions in Todays Processor Chips (<abbr title="Johannes Koesters">JK</abbr>, <abbr title="Alex Goryachev">AG</abbr>), p. 3.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-KongKPSW.html">DAC-2014-KongKPSW</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>PUFatt: Embedded Platform Attestation Based on Novel Processor-Based PUFs (<abbr title="Joonho Kong">JK</abbr>, <abbr title="Farinaz Koushanfar">FK</abbr>, <abbr title="Praveen K. Pendyala">PKP</abbr>, <abbr title="Ahmad-Reza Sadeghi">ARS</abbr>, <abbr title="Christian Wachsmann">CW</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-KriebelRSSH.html">DAC-2014-KriebelRSSH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era (<abbr title="Florian Kriebel">FK</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Duo Sun">DS</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-NahirDKRRSSW.html">DAC-2014-NahirDKRRSSW</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Post-Silicon Validation of the IBM POWER8 Processor (<abbr title="Amir Nahir">AN</abbr>, <abbr title="Manoj Dusanapudi">MD</abbr>, <abbr title="Shakti Kapoor">SK</abbr>, <abbr title="Kevin Reick">KR</abbr>, <abbr title="Wolfgang Roesner">WR</abbr>, <abbr title="Klaus-Dieter Schubert">KDS</abbr>, <abbr title="Keith Sharp">KS</abbr>, <abbr title="Greg Wetli">GW</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-RaiHST.html">DAC-2014-RaiHST</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>An Efficient Real Time Fault Detection and Tolerance Framework Validated on the Intel SCC Processor (<abbr title="Devendra Rai">DR</abbr>, <abbr title="Pengcheng Huang">PH</abbr>, <abbr title="Nikolay Stoimenov">NS</abbr>, <abbr title="Lothar Thiele">LT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BortolottiBWRB.html">DATE-2014-BortolottiBWRB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors (<abbr title="Daniele Bortolotti">DB</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Davide Rossi">DR</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BournoutianO.html">DATE-2014-BournoutianO</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>On-device objective-C application optimization framework for high-performance mobile processors (<abbr title="Garo Bournoutian">GB</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-CaplanMMM.html">DATE-2014-CaplanMMM</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span></dt><dd>Trade-offs in execution signature compression for reliable processor systems (<abbr title="Jonah Caplan">JC</abbr>, <abbr title="Maria Isabel Mera">MIM</abbr>, <abbr title="Peter Milder">PM</abbr>, <abbr title="Brett H. Meyer">BHM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-DinechinAPL.html">DATE-2014-DinechinAPL</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Time-critical computing on a single-chip massively parallel processor (<abbr title="Benoît Dupont de Dinechin">BDdD</abbr>, <abbr title="Duco van Amstel">DvA</abbr>, <abbr title="Marc Poulhiès">MP</abbr>, <abbr title="Guillaume Lager">GL</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-EbrahimiETSCA.html">DATE-2014-EbrahimiETSCA</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Comprehensive analysis of alpha and neutron particle-induced soft errors in an embedded processor at nanoscales (<abbr title="Mojtaba Ebrahimi">ME</abbr>, <abbr title="Adrian Evans">AE</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>, <abbr title="Razi Seyyedi">RS</abbr>, <abbr title="Enrico Costenaro">EC</abbr>, <abbr title="Dan Alexandrescu">DA</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Fu0PJZ.html">DATE-2014-Fu0PJZ</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>A fault detection mechanism in a Data-flow scheduled Multithreaded processor (<abbr title="Jian Fu">JF</abbr>, <abbr title="Qiang Yang">QY</abbr>, <abbr title="Raphael Poss">RP</abbr>, <abbr title="Chris R. Jesshope">CRJ</abbr>, <abbr title="Chunyuan Zhang">CZ</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-JalleKAQC.html">DATE-2014-JalleKAQC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Bus designs for time-probabilistic multicore processors (<abbr title="Javier Jalle">JJ</abbr>, <abbr title="Leonidas Kosmidis">LK</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Eduardo Quiñones">EQ</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KamalGAP.html">DATE-2014-KamalGAP</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Improving efficiency of extensible processors by using approximate custom instructions (<abbr title="Mehdi Kamal">MK</abbr>, <abbr title="Amin Ghasemazar">AG</abbr>, <abbr title="Ali Afzali-Kusha">AAK</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KimKGH.html">DATE-2014-KimKGH</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Utilization-aware load balancing for the energy efficient operation of the big.LITTLE processor (<abbr title="Myungsun Kim">MK</abbr>, <abbr title="Kibeom Kim">KK</abbr>, <abbr title="James R. Geraci">JRG</abbr>, <abbr title="Seongsoo Hong">SH</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KufelWHAWM.html">DATE-2014-KufelWHAWM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Clock-modulation based watermark for protection of embedded processors (<abbr title="Jedrzej Kufel">JK</abbr>, <abbr title="Peter R. Wilson">PRW</abbr>, <abbr title="Stephen Hill">SH</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Paul N. Whatmough">PNW</abbr>, <abbr title="James Myers">JM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KumarYBT.html">DATE-2014-KumarYBT</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>COOLIP: Simple yet effective job allocation for distributed thermally-throttled processors (<abbr title="Pratyush Kumar">PK</abbr>, <abbr title="Hoeseok Yang">HY</abbr>, <abbr title="Iuliana Bacivarov">IB</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-NathanS.html">DATE-2014-NathanS</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Nostradamus: Low-cost hardware-only error detection for processor cores (<abbr title="Ralph Nathan">RN</abbr>, <abbr title="Daniel J. Sorin">DJS</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-RiefertCSBRB.html">DATE-2014-RiefertCSBRB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An effective approach to automatic functional processor test generation for small-delay faults (<abbr title="Andreas Riefert">AR</abbr>, <abbr title="Lyl M. Ciganda">LMC</abbr>, <abbr title="Matthias Sauer">MS</abbr>, <abbr title="Paolo Bernardi">PB</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-TsaiCCC.html">DATE-2014-TsaiCCC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Scenario-aware data placement and memory area allocation for Multi-Processor System-on-Chips with reconfigurable 3D-stacked SRAMs (<abbr title="Meng-Ling Tsai">MLT</abbr>, <abbr title="Yi-Jung Chen">YJC</abbr>, <abbr title="Yi-Ting Chen">YTC</abbr>, <abbr title="Ru-Hua Chang">RHC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WangXWCWW.html">DATE-2014-WangXWCWW</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors (<abbr title="Xuan Wang">XW</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Zhe Wang">ZW</abbr>, <abbr title="Kevin J. Chen">KJC</abbr>, <abbr title="Xiaowen Wu">XW</abbr>, <abbr title="Zhehui Wang">ZW</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-YasinSE.html">DATE-2014-YasinSE</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Unified, ultra compact, quadratic power proxies for multi-core processors (<abbr title="Muhammad Yasin">MY</abbr>, <abbr title="Anas Shahrour">AS</abbr>, <abbr title="Ibrahim Abe M. Elfadel">IAME</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ZhangWSX.html">DATE-2014-ZhangWSX</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Lifetime holes aware register allocation for clustered VLIW processors (<abbr title="Xuemeng Zhang">XZ</abbr>, <abbr title="Hui Wu">HW</abbr>, <abbr title="Haiyan Sun">HS</abbr>, <abbr title="Jingling Xue">JX</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2014-ChandramouliG.html">SIGMOD-2014-ChandramouliG</a></dt><dd>Patience is a virtue: revisiting merge and sort on modern processors (<abbr title="Badrish Chandramouli">BC</abbr>, <abbr title="Jonathan Goldstein">JG</abbr>), pp. 731–742.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2015-ChandramouliGBDPTW14.html">VLDB-2015-ChandramouliGBDPTW14</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Trill: A High-Performance Incremental Query Processor for Diverse Analytics (<abbr title="Badrish Chandramouli">BC</abbr>, <abbr title="Jonathan Goldstein">JG</abbr>, <abbr title="Mike Barnett">MB</abbr>, <abbr title="Robert DeLine">RD</abbr>, <abbr title="John C. Platt">JCP</abbr>, <abbr title="James F. Terwilliger">JFT</abbr>, <abbr title="John Wernsing">JW</abbr>), pp. 401–412.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2015-SridharanP14.html">VLDB-2015-SridharanP14</a> <span class="tag"><a href="../tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>Profiling R on a Contemporary Processor (<abbr title="Shriram Sridharan">SS</abbr>, <abbr title="Jignesh M. Patel">JMP</abbr>), pp. 173–184.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2014-ArroyoCMP.html">LATA-2014-ArroyoCMP</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Networks of Polarized Evolutionary Processors Are Computationally Complete (<abbr title="Fernando Arroyo">FA</abbr>, <abbr title="Sandra Gómez Canaval">SGC</abbr>, <abbr title="Victor Mitrana">VM</abbr>, <abbr title="Stefan Popescu">SP</abbr>), pp. 101–112.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2014-SeidlK.html">LATA-2014-SeidlK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/interprocedural.html" title="interprocedural">#interprocedural</a></span> <span class="tag"><a href="../tag/xml.html" title="xml">#xml</a></span></dt><dd>Interprocedural Information Flow Analysis of XML Processors (<abbr title="Helmut Seidl">HS</abbr>, <abbr title="Máté Kovács">MK</abbr>), pp. 34–61.</dd> <div class="pagevis" style="width:27px"></div>
<dt><img src="../stuff/kdir.png" alt="KDIR"/><a href="../KDIR-2014-Bleiweiss.html">KDIR-2014-Bleiweiss</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/machine%20learning.html" title="machine learning">#machine learning</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>SoC Processor Discovery for Program Execution Matching Using Unsupervised Machine Learning (<abbr title="Avi Bleiweiss">AB</abbr>), pp. 192–201.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2014-YangKSWF.html">SEKE-2014-YangKSWF</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/refactoring.html" title="refactoring">#refactoring</a></span></dt><dd>RefactoringScript: A Script and Its Processor for Composite Refactoring (<abbr title="Linchao Yang">LY</abbr>, <abbr title="Tomoyuki Kamiya">TK</abbr>, <abbr title="Kazunori Sakamoto">KS</abbr>, <abbr title="Hironori Washizaki">HW</abbr>, <abbr title="Yoshiaki Fukazawa">YF</abbr>), pp. 711–716.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2014-MorrisonA.html">ASPLOS-2014-MorrisonA</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Fence-free work stealing on bounded TSO processors (<abbr title="Adam Morrison">AM</abbr>, <abbr title="Yehuda Afek">YA</abbr>), pp. 413–426.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2014-BrankovicSGG.html">CGO-2014-BrankovicSGG</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Warm-Up Simulation Methodology for HW/SW Co-Designed Processors (<abbr title="Aleksandar Brankovic">AB</abbr>, <abbr title="Kyriakos Stavrou">KS</abbr>, <abbr title="Enric Gibert">EG</abbr>, <abbr title="Antonio González">AG</abbr>), p. 284.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-EmmaBHKPYHBM.html">HPCA-2014-EmmaBHKPYHBM</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>3D stacking of high-performance processors (<abbr title="Philip G. Emma">PGE</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="Michael B. Healy">MBH</abbr>, <abbr title="Krishnan Kailas">KK</abbr>, <abbr title="Valentin Puente">VP</abbr>, <abbr title="Roy Yu">RY</abbr>, <abbr title="Allan Hartstein">AH</abbr>, <abbr title="Pradip Bose">PB</abbr>, <abbr title="Jaime H. Moreno">JHM</abbr>), pp. 500–511.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-GopeL.html">HPCA-2014-GopeL</a></dt><dd>Atomic SC for simple in-order processors (<abbr title="Dibakar Gope">DG</abbr>, <abbr title="Mikko H. Lipasti">MHL</abbr>), pp. 404–415.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-HayengaNL.html">HPCA-2014-HayengaNL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Revolver: Processor architecture for power efficient loop execution (<abbr title="Mitchell Hayenga">MH</abbr>, <abbr title="Vignyan Reddy Kothinti Naresh">VRKN</abbr>, <abbr title="Mikko H. Lipasti">MHL</abbr>), pp. 591–602.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-JiaSM.html">HPCA-2014-JiaSM</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>MRPB: Memory request prioritization for massively parallel processors (<abbr title="Wenhao Jia">WJ</abbr>, <abbr title="Kelly A. Shaw">KAS</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 272–283.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-PeraisS.html">HPCA-2014-PeraisS</a></dt><dd>Practical data value speculation for future high-end processors (<abbr title="Arthur Perais">AP</abbr>, <abbr title="André Seznec">AS</abbr>), pp. 428–439.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2014-RezaeiCLCM.html">HPDC-2014-RezaeiCLCM</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Snapify: capturing snapshots of offload applications on xeon phi manycore processors (<abbr title="Arash Rezaei">AR</abbr>, <abbr title="Giuseppe Coviello">GC</abbr>, <abbr title="Cheng-Hong Li">CHL</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Frank Müller">FM</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2014-ChaudharyFT.html">LCTES-2014-ChaudharyFT</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>em-SPADE: a compiler extension for checking rules extracted from processor specifications (<abbr title="Sandeep Chaudhary">SC</abbr>, <abbr title="Sebastian Fischmeister">SF</abbr>, <abbr title="Lin Tan">LT</abbr>), pp. 105–114.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../ASE-2013-0002IP.html">ASE-2013-0002IP</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/preprocessor.html" title="preprocessor">#preprocessor</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>CSeq: A concurrency pre-processor for sequential C verification tools (<abbr title="Bernd Fischer">BF</abbr>, <abbr title="Omar Inverso">OI</abbr>, <abbr title="Gennaro Parlato">GP</abbr>), pp. 710–713.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-ChandrikakuttyUTW.html">DAC-2013-ChandrikakuttyUTW</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>High-performance hardware monitors to protect network processors from data plane attacks (<abbr title="Harikrishnan Chandrikakutty">HC</abbr>, <abbr title="Deepak Unnikrishnan">DU</abbr>, <abbr title="Russell Tessier">RT</abbr>, <abbr title="Tilman Wolf">TW</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-ChenWBA.html">DAC-2013-ChenWBA</a> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Simulation knowledge extraction and reuse in constrained random processor verification (<abbr title="Wen Chen">WC</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Jay Bhadra">JB</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-ChenXKGHKOA.html">DAC-2013-ChenXKGHKOA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Dynamic voltage and frequency scaling for shared resources in multicore processor designs (<abbr title="Xi Chen">XC</abbr>, <abbr title="Zheng Xu">ZX</abbr>, <abbr title="Hyungjun Kim">HK</abbr>, <abbr title="Paul V. Gratz">PVG</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Raid Zuhair Ayoub">RZA</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-LiSARHP.html">DAC-2013-LiSARHP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors (<abbr title="Tuo Li">TL</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jude Angelo Ambrose">JAA</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-LuYHF0.html">DAC-2013-LuYHF0</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RISO: relaxed network-on-chip isolation for cloud processors (<abbr title="Hang Lu">HL</abbr>, <abbr title="Guihai Yan">GY</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Binzhang Fu">BF</abbr>, <abbr title="Xiaowei Li">XL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-MercatiBPRB.html">DAC-2013-MercatiBPRB</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/user%20interface.html" title="user interface">#user interface</a></span></dt><dd>Workload and user experience-aware dynamic reliability management in multicore processors (<abbr title="Pietro Mercati">PM</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Francesco Paterna">FP</abbr>, <abbr title="Tajana Simunic Rosing">TSR</abbr>, <abbr title="Luca Benini">LB</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-TurakhiaRGM.html">DAC-2013-TurakhiaRGM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors (<abbr title="Yatish Turakhia">YT</abbr>, <abbr title="Bharathwaj Raghunathan">BR</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Diana Marculescu">DM</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-ZhangPFH.html">DAC-2013-ZhangPFH</a></dt><dd>Lighting the dark silicon by exploiting heterogeneity on future processors (<abbr title="Ying Zhang">YZ</abbr>, <abbr title="Lu Peng">LP</abbr>, <abbr title="Xin Fu">XF</abbr>, <abbr title="Yue Hu">YH</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-AnanthanarayananGP.html">DATE-2013-AnanthanarayananGP</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low cost permanent fault detection using ultra-reduced instruction set co-processors (<abbr title="Sundaram Ananthanarayanan">SA</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Hiren D. Patel">HDP</abbr>), pp. 933–938.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BernardiBSRB.html">DATE-2013-BernardiBSRB</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>On-line functionally untestable fault identification in embedded processor cores (<abbr title="Paolo Bernardi">PB</abbr>, <abbr title="Michele Bonazza">MB</abbr>, <abbr title="Ernesto Sánchez">ES</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Oscar Ballan">OB</abbr>), pp. 1462–1467.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BrandonW.html">DATE-2013-BrandonW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Support for dynamic issue width in VLIW processors using generic binaries (<abbr title="Anthony Brandon">AB</abbr>, <abbr title="Stephan Wong">SW</abbr>), pp. 827–832.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-CoppolaFGK.html">DATE-2013-CoppolaFGK</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>From embedded multi-core SoCs to scale-out processors (<abbr title="Marcello Coppola">MC</abbr>, <abbr title="Babak Falsafi">BF</abbr>, <abbr title="John Goodacre">JG</abbr>, <abbr title="George Kornaros">GK</abbr>), pp. 947–951.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ElfadelMA.html">DATE-2013-ElfadelMA</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Closed-loop control for power and thermal management in multi-core processors: formal methods and industrial practice (<abbr title="Ibrahim M. Elfadel">IME</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 1879–1881.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-GaoGB.html">DATE-2013-GaoGB</a> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using explicit output comparisons for fault tolerant scheduling (FTS) on modern high-performance processors (<abbr title="Yue Gao">YG</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 927–932.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-JaninBCDEGLT.html">DATE-2013-JaninBCDEGLT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Designing tightly-coupled extension units for the STxP70 processor (<abbr title="Yves Janin">YJ</abbr>, <abbr title="Valérie Bertin">VB</abbr>, <abbr title="Hervé Chauvet">HC</abbr>, <abbr title="Thomas Deruyter">TD</abbr>, <abbr title="Christophe Eichwald">CE</abbr>, <abbr title="Olivier-André Giraud">OAG</abbr>, <abbr title="Vincent Lorquet">VL</abbr>, <abbr title="Thomas Thery">TT</abbr>), pp. 1052–1053.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-KodakaTSYKTXSUTMM.html">DATE-2013-KodakaTSYKTXSUTMM</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>A near-future prediction method for low power consumption on a many-core processor (<abbr title="Takeshi Kodaka">TK</abbr>, <abbr title="Akira Takeda">AT</abbr>, <abbr title="Shunsuke Sasaki">SS</abbr>, <abbr title="Akira Yokosawa">AY</abbr>, <abbr title="Toshiki Kizu">TK</abbr>, <abbr title="Takahiro Tokuyoshi">TT</abbr>, <abbr title="Hui Xu">HX</abbr>, <abbr title="Toru Sano">TS</abbr>, <abbr title="Hiroyuki Usui">HU</abbr>, <abbr title="Jun Tanabe">JT</abbr>, <abbr title="Takashi Miyamori">TM</abbr>, <abbr title="Nobu Matsumoto">NM</abbr>), pp. 1058–1059.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LiSRRRAHP.html">DATE-2013-LiSRRRAHP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CSER: HW/SW configurable soft-error resiliency for application specific instruction-set processors (<abbr title="Tuo Li">TL</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Swarnalatha Radhakrishnan">SR</abbr>, <abbr title="Roshan G. Ragel">RGR</abbr>, <abbr title="Jude Angelo Ambrose">JAA</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 707–712.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LiYHL.html">DATE-2013-LiYHL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/smarttech.html" title="smarttech">#smarttech</a></span> <span class="tag"><a href="../tag/user%20interface.html" title="user interface">#user interface</a></span></dt><dd>SmartCap: user experience-oriented power adaptation for smartphone’s application processor (<abbr title="Xueliang Li">XL</abbr>, <abbr title="Guihai Yan">GY</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 57–60.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LyrasRPS.html">DATE-2013-LyrasRPS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hypervised transient SPICE simulations of large netlists &amp; workloads on multi-processor systems (<abbr title="Grigorios Lyras">GL</abbr>, <abbr title="Dimitrios Rodopoulos">DR</abbr>, <abbr title="Antonis Papanikolaou">AP</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>), pp. 655–658.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ParkCA.html">DATE-2013-ParkCA</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Non-speculative double-sampling technique to increase energy-efficiency in a high-performance processor (<abbr title="Junyoung Park">JP</abbr>, <abbr title="Ameya Chaudhari">AC</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 254–257.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-RaghunathanTGM.html">DATE-2013-RaghunathanTGM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors (<abbr title="Bharathwaj Raghunathan">BR</abbr>, <abbr title="Yatish Turakhia">YT</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 39–44.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-RahimiMBGB.html">DATE-2013-RahimiMBGB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Variation-tolerant OpenMP tasking on tightly-coupled processor clusters (<abbr title="Abbas Rahimi">AR</abbr>, <abbr title="Andrea Marongiu">AM</abbr>, <abbr title="Paolo Burgio">PB</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 541–546.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-RajovicRVGPR.html">DATE-2013-RajovicRVGPR</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Experiences with mobile processors for energy efficient HPC (<abbr title="Nikola Rajovic">NR</abbr>, <abbr title="Alejandro Rico">AR</abbr>, <abbr title="James Vipond">JV</abbr>, <abbr title="Isaac Gelado">IG</abbr>, <abbr title="Nikola Puzovic">NP</abbr>, <abbr title="Alex Ramírez">AR</abbr>), pp. 464–468.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-RaminiGBB.html">DATE-2013-RaminiGBB</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis (<abbr title="Luca Ramini">LR</abbr>, <abbr title="Paolo Grani">PG</abbr>, <abbr title="Sandro Bartolini">SB</abbr>, <abbr title="Davide Bertozzi">DB</abbr>), pp. 1589–1594.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-RizkBJMA.html">DATE-2013-RizkBJMA</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Statically-scheduled application-specific processor design: a case-study on MMSE MIMO equalization (<abbr title="Mostafa Rizk">MR</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Michel Jézéquel">MJ</abbr>, <abbr title="Yasser Mohana">YM</abbr>, <abbr title="Youssef Atat">YA</abbr>), pp. 677–680.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ShengWLY.html">DATE-2013-ShengWLY</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>SPaC: a segment-based parallel compression for backup acceleration in nonvolatile processors (<abbr title="Xiao Sheng">XS</abbr>, <abbr title="Yiqun Wang">YW</abbr>, <abbr title="Yongpan Liu">YL</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 865–868.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WangSCC.html">DATE-2013-WangSCC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Accurate and efficient reliability estimation techniques during ADL-driven embedded processor design (<abbr title="Zheng Wang">ZW</abbr>, <abbr title="Kapil Singh">KS</abbr>, <abbr title="Chao Chen">CC</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>), pp. 547–552.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-XydisPS.html">DATE-2013-XydisPS</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Thermal-aware datapath merging for coarse-grained reconfigurable processors (<abbr title="Sotirios Xydis">SX</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="Cristina Silvano">CS</abbr>), pp. 1649–1654.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-YetimMM.html">DATE-2013-YetimMM</a> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Extracting useful computation from error-prone processors for streaming applications (<abbr title="Yavuz Yetim">YY</abbr>, <abbr title="Margaret Martonosi">MM</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ZhuTSHSS.html">DATE-2013-ZhuTSHSS</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>A 100 GOPS ASP based baseband processor for wireless communication (<abbr title="Ziyuan Zhu">ZZ</abbr>, <abbr title="Shan Tang">ST</abbr>, <abbr title="Yongtao Su">YS</abbr>, <abbr title="Juan Han">JH</abbr>, <abbr title="Gang Sun">GS</abbr>, <abbr title="Jinglin Shi">JS</abbr>), pp. 121–124.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2013-NajafiSJ.html">VLDB-2013-NajafiSJ</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Flexible Query Processor on FPGAs (<abbr title="Mohammedreza Najafi">MN</abbr>, <abbr title="Mohammad Sadoghi">MS</abbr>, <abbr title="Hans-Arno Jacobsen">HAJ</abbr>), pp. 1310–1313.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2013-ZhongH.html">VLDB-2013-ZhongH</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel Graph Processing on Graphics Processors Made Easy (<abbr title="Jianlong Zhong">JZ</abbr>, <abbr title="Bingsheng He">BH</abbr>), pp. 1270–1273.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2013-KampenhoutH.html">AdaEurope-2013-KampenhoutH</a> <span class="tag"><a href="../tag/deployment.html" title="deployment">#deployment</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Model-Based Deployment of Mission-Critical Spacecraft Applications on Multicore Processors (<abbr title="J. Reinier van Kampenhout">JRvK</abbr>, <abbr title="Robert Hilbrich">RH</abbr>), pp. 35–50.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hilt.png" alt="HILT"/><a href="../HILT-2013-MichellMP.html">HILT-2013-MichellMP</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Real-time programming on accelerator many-core processors (<abbr title="Stephen Michell">SM</abbr>, <abbr title="Brad Moore">BM</abbr>, <abbr title="Luís Miguel Pinho">LMP</abbr>), pp. 23–36.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-PL-J-2010-RodriguesNPM13.html">SAC-PL-J-2010-RodriguesNPM13</a> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Preserving the original MPI semantics in a virtualized processor environment (<abbr title="Eduardo Rocha Rodrigues">ERR</abbr>, <abbr title="Philippe Olivier Alexandre Navaux">POAN</abbr>, <abbr title="Jairo Panetta">JP</abbr>, <abbr title="Celso L. Mendes">CLM</abbr>), pp. 412–421.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-AbeyratneDLSGDBM.html">HPCA-2013-AbeyratneDLSGDBM</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Scaling towards kilo-core processors with asymmetric high-radix topologies (<abbr title="Nilmini Abeyratne">NA</abbr>, <abbr title="Reetuparna Das">RD</abbr>, <abbr title="Qingkun Li">QL</abbr>, <abbr title="Korey Sewell">KS</abbr>, <abbr title="Bharan Giridhar">BG</abbr>, <abbr title="Ronald G. Dreslinski">RGD</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 496–507.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-AframZG.html">HPCA-2013-AframZG</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>A group-commit mechanism for ROB-based processors implementing the X86 ISA (<abbr title="Furat Afram">FA</abbr>, <abbr title="Hui Zeng">HZ</abbr>, <abbr title="Kanad Ghose">KG</abbr>), pp. 47–58.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-CragoALP.html">HPCA-2013-CragoALP</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors (<abbr title="Neal Clayton Crago">NCC</abbr>, <abbr title="Omid Azizi">OA</abbr>, <abbr title="Steven S. Lumetta">SSL</abbr>, <abbr title="Sanjay J. Patel">SJP</abbr>), pp. 294–305.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-GuevaraLL.html">HPCA-2013-GuevaraLL</a> <span class="tag"><a href="../tag/navigation.html" title="navigation">#navigation</a></span></dt><dd>Navigating heterogeneous processors with market mechanisms (<abbr title="Marisabel Guevara">MG</abbr>, <abbr title="Benjamin Lubin">BL</abbr>, <abbr title="Benjamin C. Lee">BCL</abbr>), pp. 95–106.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2013-FinlaysonDGUWST.html">LCTES-2013-FinlaysonDGUWST</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Improving processor efficiency by statically pipelining instructions (<abbr title="Ian Finlayson">IF</abbr>, <abbr title="Brandon Davis">BD</abbr>, <abbr title="Peter Gavin">PG</abbr>, <abbr title="Gang-Ryung Uh">GRU</abbr>, <abbr title="David B. Whalley">DBW</abbr>, <abbr title="Magnus Själander">MS</abbr>, <abbr title="Gary S. Tyson">GST</abbr>), pp. 33–44.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2013-DiamosWWLY.html">PPoPP-2013-DiamosWWLY</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>Relational algorithms for multi-bulk-synchronous processors (<abbr title="Gregory Frederick Diamos">GFD</abbr>, <abbr title="Haicheng Wu">HW</abbr>, <abbr title="Jin Wang">JW</abbr>, <abbr title="Ashwin Lele">AL</abbr>, <abbr title="Sudhakar Yalamanchili">SY</abbr>), pp. 301–302.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2013-MorrisonA.html">PPoPP-2013-MorrisonA</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast concurrent queues for x86 processors (<abbr title="Adam Morrison">AM</abbr>, <abbr title="Yehuda Afek">YA</abbr>), pp. 103–112.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2013-ClementsKZMK.html">SOSP-2013-ClementsKZMK</a> <span class="tag"><a href="../tag/commutative.html" title="commutative">#commutative</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>The scalable commutativity rule: designing scalable software for multicore processors (<abbr title="Austin T. Clements">ATC</abbr>, <abbr title="M. Frans Kaashoek">MFK</abbr>, <abbr title="Nickolai Zeldovich">NZ</abbr>, <abbr title="Robert Tappan Morris">RTM</abbr>, <abbr title="Eddie Kohler">EK</abbr>), pp. 1–17.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-CheC.html">DAC-2012-CheC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Unrolling and retiming of stream applications onto embedded multicore processors (<abbr title="Weijia Che">WC</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 1272–1277.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-GhasemiSSK.html">DAC-2012-GhasemiSSK</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Cost-effective power delivery to support per-core voltage domains for power-constrained processors (<abbr title="Hamid Reza Ghasemi">HRG</abbr>, <abbr title="Abhishek A. Sinkar">AAS</abbr>, <abbr title="Michael J. Schulte">MJS</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-HoffmannHKLMMNSSACD.html">DAC-2012-HoffmannHKLMMNSSACD</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-aware computing in the Angstrom processor (<abbr title="Henry Hoffmann">HH</abbr>, <abbr title="Jim Holt">JH</abbr>, <abbr title="George Kurian">GK</abbr>, <abbr title="Eric Lau">EL</abbr>, <abbr title="Martina Maggio">MM</abbr>, <abbr title="Jason E. Miller">JEM</abbr>, <abbr title="Sabrina M. Neuman">SMN</abbr>, <abbr title="Mahmut E. Sinangil">MES</abbr>, <abbr title="Yildiz Sinangil">YS</abbr>, <abbr title="Anant Agarwal">AA</abbr>, <abbr title="Anantha P. Chandrakasan">APC</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 259–264.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-JiangZZY.html">DAC-2012-JiangZZY</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors (<abbr title="Lei Jiang">LJ</abbr>, <abbr title="Bo Zhao">BZ</abbr>, <abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Jun Yang">JY</abbr>), pp. 907–912.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-RajendiranAPTG.html">DAC-2012-RajendiranAPTG</a> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Reliable computing with ultra-reduced instruction set co-processors (<abbr title="Aravindkumar Rajendiran">AR</abbr>, <abbr title="Sundaram Ananthanarayanan">SA</abbr>, <abbr title="Hiren D. Patel">HDP</abbr>, <abbr title="Mahesh V. Tripunitara">MVT</abbr>, <abbr title="Siddharth Garg">SG</abbr>), pp. 697–702.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-RanieriVCAV.html">DAC-2012-RanieriVCAV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>EigenMaps: algorithms for optimal thermal maps extraction and sensor placement on multicore processors (<abbr title="Juri Ranieri">JR</abbr>, <abbr title="Alessandro Vincenzi">AV</abbr>, <abbr title="Amina Chebira">AC</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Martin Vetterli">MV</abbr>), pp. 636–641.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-SartoriK.html">DAC-2012-SartoriK</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Compiling for energy efficiency on timing speculative processors (<abbr title="John Sartori">JS</abbr>, <abbr title="Rakesh Kumar">RK</abbr>), pp. 1301–1308.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-SloanSK.html">DAC-2012-SloanSK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>On software design for stochastic processors (<abbr title="Joseph Sloan">JS</abbr>, <abbr title="John Sartori">JS</abbr>, <abbr title="Rakesh Kumar">RK</abbr>), pp. 918–923.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ChatziparaskevasBP.html">DATE-2012-ChatziparaskevasBP</a> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An FPGA-based parallel processor for Black-Scholes option pricing using finite differences schemes (<abbr title="Georgios Chatziparaskevas">GC</abbr>, <abbr title="Andreas Brokalakis">AB</abbr>, <abbr title="Ioannis Papaefstathiou">IP</abbr>), pp. 709–714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-JovicYMELA.html">DATE-2012-JovicYMELA</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hybrid simulation for extensible processor cores (<abbr title="Jovana Jovic">JJ</abbr>, <abbr title="Sergey Yakoushkin">SY</abbr>, <abbr title="Luis Gabriel Murillo">LGM</abbr>, <abbr title="Juan Fernando Eusse">JFE</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>), pp. 288–291.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-KakoeeLB.html">DATE-2012-KakoeeLB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>A resilient architecture for low latency communication in shared-L1 processor clusters (<abbr title="Mohammad Reza Kakoee">MRK</abbr>, <abbr title="Igor Loi">IL</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 887–892.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-KamalASP.html">DATE-2012-KamalASP</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>An architecture-level approach for mitigating the impact of process variations on extensible processors (<abbr title="Mehdi Kamal">MK</abbr>, <abbr title="Ali Afzali-Kusha">AAK</abbr>, <abbr title="Saeed Safari">SS</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 467–472.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiRP.html">DATE-2012-LiRP</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Reli: Hardware/software Checkpoint and Recovery scheme for embedded processors (<abbr title="Tuo Li">TL</abbr>, <abbr title="Roshan G. Ragel">RGR</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 875–880.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-RosiereDDW.html">DATE-2012-RosiereDDW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>An out-of-order superscalar processor on FPGA: The ReOrder Buffer design (<abbr title="Mathieu Rosiere">MR</abbr>, <abbr title="Jean Lou Desbarbieux">JLD</abbr>, <abbr title="Nathalie Drach">ND</abbr>, <abbr title="Franck Wajsbürt">FW</abbr>), pp. 1549–1554.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SabenaRS.html">DATE-2012-SabenaRS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A new SBST algorithm for testing the register file of VLIW processors (<abbr title="Davide Sabena">DS</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Luca Sterpone">LS</abbr>), pp. 412–417.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SinghNL.html">DATE-2012-SinghNL</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Hazard driven test generation for SMT processors (<abbr title="Padmaraj Singh">PS</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>, <abbr title="David L. Landis">DLL</abbr>), pp. 256–259.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SinkarWK.html">DATE-2012-SinkarWK</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Workload-aware voltage regulator optimization for power efficient multi-core processors (<abbr title="Abhishek A. Sinkar">AAS</abbr>, <abbr title="Hao Wang">HW</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 1134–1137.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-Sun.html">DATE-2012-Sun</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automatic generation of functional models for embedded processor extensions (<abbr title="Fei Sun">FS</abbr>), pp. 304–307.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WangLLZLSCY.html">DATE-2012-WangLLZLSCY</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A compression-based area-efficient recovery architecture for nonvolatile processors (<abbr title="Yiqun Wang">YW</abbr>, <abbr title="Yongpan Liu">YL</abbr>, <abbr title="Yumeng Liu">YL</abbr>, <abbr title="Daming Zhang">DZ</abbr>, <abbr title="Shuangchen Li">SL</abbr>, <abbr title="Baiko Sai">BS</abbr>, <abbr title="Mei-Fang Chiang">MFC</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 1519–1524.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ZuluagaBT.html">DATE-2012-ZuluagaBT</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting best design trade-offs: A case study in processor customization (<abbr title="Marcela Zuluaga">MZ</abbr>, <abbr title="Edwin V. Bonilla">EVB</abbr>, <abbr title="Nigel P. Topham">NPT</abbr>), pp. 1030–1035.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/doceng.png" alt="DocEng"/><a href="../DocEng-2012-NetoPS.html">DocEng-2012-NetoPS</a> <span class="tag"><a href="../tag/hypermedia.html" title="hypermedia">#hypermedia</a></span></dt><dd>TAL processor for hypermedia applications (<abbr title="Carlos de Salles Soares Neto">CdSSN</abbr>, <abbr title="Hedvan F. Pinto">HFP</abbr>, <abbr title="Luiz Fernando Gomes Soares">LFGS</abbr>), pp. 69–78.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2012-LinWLZ.html">ASPLOS-2012-LinWLZ</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/smarttech.html" title="smarttech">#smarttech</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reflex: using low-power processors in smartphones without knowing them (<abbr title="Felix Xiaozhu Lin">FXL</abbr>, <abbr title="Zhen Wang">ZW</abbr>, <abbr title="Robert LiKamWa">RL</abbr>, <abbr title="Lin Zhong">LZ</abbr>), pp. 13–24.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2012-PanneerselvamS.html">ASPLOS-2012-PanneerselvamS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Chameleon: operating system support for dynamic processors (<abbr title="Sankaralingam Panneerselvam">SP</abbr>, <abbr title="Michael M. Swift">MMS</abbr>), pp. 99–110.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2012-RadojkovicCMVPCNV.html">ASPLOS-2012-RadojkovicCMVPCNV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Optimal task assignment in multithreaded processors: a statistical approach (<abbr title="Petar Radojkovic">PR</abbr>, <abbr title="Vladimir Cakarevic">VC</abbr>, <abbr title="Miquel Moretó">MM</abbr>, <abbr title="Javier Verdú">JV</abbr>, <abbr title="Alex Pajuelo">AP</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>, <abbr title="Mario Nemirovsky">MN</abbr>, <abbr title="Mateo Valero">MV</abbr>), pp. 235–248.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2012-KerrDY.html">CGO-2012-KerrDY</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span></dt><dd>Dynamic compilation of data-parallel kernels for vector processors (<abbr title="Andrew Kerr">AK</abbr>, <abbr title="Gregory Frederick Diamos">GFD</abbr>, <abbr title="Sudhakar Yalamanchili">SY</abbr>), pp. 23–32.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-LinMHSC.html">HPCA-2012-LinMHSC</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Parabix: Boosting the efficiency of text processing on commodity processors (<abbr title="Dan Lin">DL</abbr>, <abbr title="Nigel Medforth">NM</abbr>, <abbr title="Kenneth S. Herdy">KSH</abbr>, <abbr title="Arrvindh Shriraman">AS</abbr>, <abbr title="Robert D. Cameron">RDC</abbr>), pp. 373–384.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-QianST.html">HPCA-2012-QianST</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>BulkSMT: Designing SMT processors for atomic-block execution (<abbr title="Xuehai Qian">XQ</abbr>, <abbr title="Benjamin Sahelices">BS</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 153–164.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-VegaBBDFJM.html">HPCA-2012-VegaBBDFJM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Architectural perspectives of future wireless base stations based on the IBM PowerEN™ processor (<abbr title="Augusto Vega">AV</abbr>, <abbr title="Pradip Bose">PB</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="Jeff H. Derby">JHD</abbr>, <abbr title="Michele Franceschini">MF</abbr>, <abbr title="Charles Johnson">CJ</abbr>, <abbr title="Robert K. Montoye">RKM</abbr>), pp. 423–432.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2012-GeorgakoudisLN.html">HPDC-2012-GeorgakoudisLN</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/summary.html" title="summary">#summary</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Dynamic binary rewriting and migration for shared-ISA asymmetric, multicore processors: summary (<abbr title="Giorgis Georgakoudis">GG</abbr>, <abbr title="Spyros Lalis">SL</abbr>, <abbr title="Dimitrios S. Nikolopoulos">DSN</abbr>), pp. 127–128.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ismm.png" alt="ISMM"/><a href="../ISMM-2012-ZhouD.html">ISMM-2012-ZhouD</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Memory management for many-core processors with software configurable locality policies (<abbr title="Jin Zhou">JZ</abbr>, <abbr title="Brian Demsky">BD</abbr>), pp. 3–14.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2012-KyleBFLT.html">LCTES-2012-KyleBFLT</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficiently parallelizing instruction set simulation of embedded multi-core processors using region-based just-in-time dynamic binary translation (<abbr title="Stephen C. Kyle">SCK</abbr>, <abbr title="Igor Böhm">IB</abbr>, <abbr title="Björn Franke">BF</abbr>, <abbr title="Hugh Leather">HL</abbr>, <abbr title="Nigel P. Topham">NPT</abbr>), pp. 21–30.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2012-BaghsorkhiGDH.html">PPoPP-2012-BaghsorkhiGDH</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Efficient performance evaluation of memory hierarchy for highly multithreaded graphics processors (<abbr title="Sara S. Baghsorkhi">SSB</abbr>, <abbr title="Isaac Gelado">IG</abbr>, <abbr title="Matthieu Delahaye">MD</abbr>, <abbr title="Wen-mei W. Hwu">WmWH</abbr>), pp. 23–34.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-AdirGLNSSZ.html">DAC-2011-AdirGLNSSZ</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Threadmill: a post-silicon exerciser for multi-threaded processors (<abbr title="Allon Adir">AA</abbr>, <abbr title="Maxim Golubev">MG</abbr>, <abbr title="Shimon Landa">SL</abbr>, <abbr title="Amir Nahir">AN</abbr>, <abbr title="Gil Shurek">GS</abbr>, <abbr title="Vitali Sokhin">VS</abbr>, <abbr title="Avi Ziv">AZ</abbr>), pp. 860–865.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-AdirNSZMS.html">DAC-2011-AdirNSZMS</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor (<abbr title="Allon Adir">AA</abbr>, <abbr title="Amir Nahir">AN</abbr>, <abbr title="Gil Shurek">GS</abbr>, <abbr title="Avi Ziv">AZ</abbr>, <abbr title="Charles Meissner">CM</abbr>, <abbr title="John Schumann">JS</abbr>), pp. 569–574.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-BailisRGBS.html">DAC-2011-BailisRGBS</a> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Dimetrodon: processor-level preventive thermal management via idle cycle injection (<abbr title="Peter Bailis">PB</abbr>, <abbr title="Vijay Janapa Reddi">VJR</abbr>, <abbr title="Sanjay Gandhi">SG</abbr>, <abbr title="David M. Brooks">DMB</abbr>, <abbr title="Margo I. Seltzer">MIS</abbr>), pp. 89–94.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-BurnsCKPWS.html">DAC-2011-BurnsCKPWS</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design, CAD and technology challenges for future processors: 3D perspectives (<abbr title="Jeff Burns">JB</abbr>, <abbr title="Gary Carpenter">GC</abbr>, <abbr title="Eren Kursun">EK</abbr>, <abbr title="Ruchir Puri">RP</abbr>, <abbr title="James D. Warnock">JDW</abbr>, <abbr title="Michael Scheuermann">MS</abbr>), p. 212.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-CheC.html">DAC-2011-CheC</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming (<abbr title="Weijia Che">WC</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 122–127.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ClemonsJPSA.html">DAC-2011-ClemonsJPSA</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/feature%20model.html" title="feature model">#feature model</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>EFFEX: an embedded processor for computer vision based feature extraction (<abbr title="Jason Clemons">JC</abbr>, <abbr title="Andrew Jones">AJ</abbr>, <abbr title="Robert Perricone">RP</abbr>, <abbr title="Silvio Savarese">SS</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 1020–1025.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-NadeemBS.html">DAC-2011-NadeemBS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RJOP: a customized Java processor for reactive embedded systems (<abbr title="Muhammad Nadeem">MN</abbr>, <abbr title="Morteza Biglari-Abhari">MBA</abbr>, <abbr title="Zoran Salcic">ZS</abbr>), pp. 1038–1043.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-Paulin.html">DAC-2011-Paulin</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Programming challenges &amp; solutions for multi-processor SoCs: an industrial perspective (<abbr title="Pierre G. Paulin">PGP</abbr>), pp. 262–267.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ThieleSYB.html">DAC-2011-ThieleSYB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Thermal-aware system analysis and software synthesis for embedded multi-processors (<abbr title="Lothar Thiele">LT</abbr>, <abbr title="Lars Schor">LS</abbr>, <abbr title="Hoeseok Yang">HY</abbr>, <abbr title="Iuliana Bacivarov">IB</abbr>), pp. 268–273.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AhmedSBH.html">DATE-2011-AhmedSBH</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>mRTS: Run-time system for reconfigurable processors with multi-grained instruction-set extensions (<abbr title="Waheed Ahmed">WA</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1554–1559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AsadiniaMTS.html">DATE-2011-AsadiniaMTS</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Supporting non-contiguous processor allocation in mesh-based CMPs using virtual point-to-point links (<abbr title="Marjan Asadinia">MA</abbr>, <abbr title="Mehdi Modarressi">MM</abbr>, <abbr title="Arash Tavakkol">AT</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>), pp. 413–418.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-BernardC.html">DATE-2011-BernardC</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A low-power VLIW processor for 3GPP-LTE complex numbers processing (<abbr title="Christian Bernard">CB</abbr>, <abbr title="Fabien Clermidy">FC</abbr>), pp. 234–239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-Furber.html">DATE-2011-Furber</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Biologically-inspired massively-parallel architectures — Computing beyond a million processors (<abbr title="Stephen B. Furber">SBF</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GizopoulosPARHSMBV.html">DATE-2011-GizopoulosPARHSMBV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>Architectures for online error detection and recovery in multicore processors (<abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Sarita V. Adve">SVA</abbr>, <abbr title="Pradeep Ramachandran">PR</abbr>, <abbr title="Siva Kumar Sastry Hari">SKSH</abbr>, <abbr title="Daniel J. Sorin">DJS</abbr>, <abbr title="Albert Meixner">AM</abbr>, <abbr title="A. Biswas">AB</abbr>, <abbr title="Xavier Vera">XV</abbr>), pp. 533–538.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HanumaiahV.html">DATE-2011-HanumaiahV</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Reliability-aware thermal management for hard real-time applications on multi-core processors (<abbr title="Vinay Hanumaiah">VH</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 137–142.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HuangWSLXL.html">DATE-2011-HuangWSLXL</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>A specialized low-cost vectorized loop buffer for embedded processors (<abbr title="Libo Huang">LH</abbr>, <abbr title="Zhiying Wang">ZW</abbr>, <abbr title="Li Shen">LS</abbr>, <abbr title="Hongyi Lu">HL</abbr>, <abbr title="Nong Xiao">NX</abbr>, <abbr title="Cong Liu">CL</abbr>), pp. 1200–1203.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KolpeZS.html">DATE-2011-KolpeZS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Enabling improved power management in multicore processors through clustered DVFS (<abbr title="T. Kolpe">TK</abbr>, <abbr title="Antonia Zhai">AZ</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 293–298.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LeupersEMSTC.html">DATE-2011-LeupersEMSTC</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Virtual Manycore platforms: Moving towards 100+ processor cores (<abbr title="Rainer Leupers">RL</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>, <abbr title="Grant Martin">GM</abbr>, <abbr title="Frank Schirrmeister">FS</abbr>, <abbr title="Nigel P. Topham">NPT</abbr>, <abbr title="Xiaotao Chen">XC</abbr>), pp. 715–720.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LoCWT.html">DATE-2011-LoCWT</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Cycle-count-accurate processor modeling for fast and accurate system-level simulation (<abbr title="Chen Kang Lo">CKL</abbr>, <abbr title="Li-Chun Chen">LCC</abbr>, <abbr title="Meng-Huan Wu">MHW</abbr>, <abbr title="Ren-Song Tsay">RST</abbr>), pp. 341–346.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LungHKC.html">DATE-2011-LungHKC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Thermal-aware on-line task allocation for 3D multi-core processor throughput optimization (<abbr title="Chiao-Ling Lung">CLL</abbr>, <abbr title="Yi-Lun Ho">YLH</abbr>, <abbr title="Ding-Ming Kwai">DMK</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>), pp. 8–13.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MichelFP.html">DATE-2011-MichelFP</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Speeding-up SIMD instructions dynamic binary translation in embedded processor simulation (<abbr title="Luc Michel">LM</abbr>, <abbr title="Nicolas Fournel">NF</abbr>, <abbr title="Frédéric Pétrot">FP</abbr>), pp. 277–280.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MuWLLZCXD.html">DATE-2011-MuWLLZCXD</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Evaluating the potential of graphics processors for high performance embedded computing (<abbr title="Shuai Mu">SM</abbr>, <abbr title="Chenxi Wang">CW</abbr>, <abbr title="Ming Liu">ML</abbr>, <abbr title="Dongdong Li">DL</abbr>, <abbr title="Maohua Zhu">MZ</abbr>, <abbr title="Xiaoliang Chen">XC</abbr>, <abbr title="Xiang Xie">XX</abbr>, <abbr title="Yangdong Deng">YD</abbr>), pp. 709–714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-PenolazziSH.html">DATE-2011-PenolazziSH</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting bus contention effects on energy and performance in multi-processor SoCs (<abbr title="Sandro Penolazzi">SP</abbr>, <abbr title="Ingo Sander">IS</abbr>, <abbr title="Ahmed Hemani">AH</abbr>), pp. 1196–1199.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-RahimiLKB.html">DATE-2011-RahimiLKB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters (<abbr title="Abbas Rahimi">AR</abbr>, <abbr title="Igor Loi">IL</abbr>, <abbr title="Mohammad Reza Kakoee">MRK</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 491–496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ShafiqueBAH.html">DATE-2011-ShafiqueBAH</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Minority-Game-based resource allocation for run-time reconfigurable multi-core processors (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Waheed Ahmed">WA</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1261–1266.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-VissersNN.html">DATE-2011-VissersNN</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Building real-time HDTV applications in FPGAs using processors, AXI interfaces and high level synthesis tools (<abbr title="Kees A. Vissers">KAV</abbr>, <abbr title="Stephen Neuendorffer">SN</abbr>, <abbr title="Juanjo Noguera">JN</abbr>), pp. 848–850.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2011-MarcusWKMM.html">SIGMOD-2011-MarcusWKMM</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Demonstration of Qurk: a query processor for humanoperators (<abbr title="Adam Marcus">AM</abbr>, <abbr title="Eugene Wu">EW</abbr>, <abbr title="David R. Karger">DRK</abbr>, <abbr title="Samuel Madden">SM</abbr>, <abbr title="Robert C. Miller">RCM</abbr>), pp. 1315–1318.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2011-SenellartS.html">SIGMOD-2011-SenellartS</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>ProApproX: a lightweight approximation query processor over probabilistic trees (<abbr title="Pierre Senellart">PS</abbr>, <abbr title="Asma Souihli">AS</abbr>), pp. 1295–1298.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2011-HeY.html">VLDB-2011-HeY</a> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>High-throughput transaction executions on graphics processors (<abbr title="Bingsheng He">BH</abbr>, <abbr title="Jeffrey Xu Yu">JXY</abbr>), pp. 314–325.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2011-SewallCKSD.html">VLDB-2011-SewallCKSD</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>PALM: Parallel Architecture-Friendly Latch-Free Modifications to B+ Trees on Many-Core Processors (<abbr title="Jason Sewall">JS</abbr>, <abbr title="Jatin Chhugani">JC</abbr>, <abbr title="Changkyu Kim">CK</abbr>, <abbr title="Nadathur Satish">NS</abbr>, <abbr title="Pradeep Dubey">PD</abbr>), pp. 795–806.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2011-PrasadAG.html">PLDI-2011-PrasadAG</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/matlab.html" title="matlab">#matlab</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Automatic compilation of MATLAB programs for synergistic execution on heterogeneous processors (<abbr title="Ashwin Prasad">AP</abbr>, <abbr title="Jayvant Anantpur">JA</abbr>, <abbr title="R. Govindarajan">RG</abbr>), pp. 152–163.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/afl.png" alt="AFL"/><a href="../AFL-2011-ManeaT.html">AFL-2011-ManeaT</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Accepting Networks of Evolutionary Processors with Subregular Filters (<abbr title="Florin Manea">FM</abbr>, <abbr title="Bianca Truthe">BT</abbr>), pp. 300–314.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dlt.png" alt="DLT"/><a href="../DLT-2011-Manea.html">DLT-2011-Manea</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Deciding Networks of Evolutionary Processors (<abbr title="Florin Manea">FM</abbr>), pp. 337–349.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2011-DassowMT.html">LATA-2011-DassowMT</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Networks of Evolutionary Processors with Subregular Filters (<abbr title="Jürgen Dassow">JD</abbr>, <abbr title="Florin Manea">FM</abbr>, <abbr title="Bianca Truthe">BT</abbr>), pp. 262–273.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../DUXU-v1-2011-Hasan.html">DUXU-v1-2011-Hasan</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span> <span class="tag"><a href="../tag/word.html" title="word">#word</a></span></dt><dd>Multi-language Online Word Processor for Learners and the Visually Impaired (<abbr title="Shiblee Imtiaz Hasan">SIH</abbr>), pp. 256–260.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2011-TomasATV.html">CIKM-2011-TomasATV</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>RoSeS: a continuous query processor for large-scale RSS filtering and aggregation (<abbr title="Jordi Creus Tomàs">JCT</abbr>, <abbr title="Bernd Amann">BA</abbr>, <abbr title="Nicolas Travers">NT</abbr>, <abbr title="Dan Vodislav">DV</abbr>), pp. 2549–2552.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/padl.png" alt="PADL"/><a href="../PADL-2011-Kaivola.html">PADL-2011-Kaivola</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Intel CoreTM i7 Processor Execution Engine Validation in a Functional Language Based Formal Framework (<abbr title="Roope Kaivola">RK</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-BiancoGH.html">SAC-2011-BiancoGH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast approach for parallel deduplication on multicore processors (<abbr title="Guilherme Dal Bianco">GDB</abbr>, <abbr title="Renata de Matos Galante">RdMG</abbr>, <abbr title="Carlos A. Heuser">CAH</abbr>), pp. 1027–1032.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-Jaghoori.html">SAC-2011-Jaghoori</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>From nonpreemptive to preemptive scheduling: from single-processor to multi-processor? (<abbr title="Mohammad Mahdi Jaghoori">MMJ</abbr>), pp. 717–722.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-KalendarJTD.html">SAC-2011-KalendarJTD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>Novel processor architecture for modified advanced routing in NGN (<abbr title="Marija Kalendar">MK</abbr>, <abbr title="Danijela Jakimovska">DJ</abbr>, <abbr title="Aristotel Tentov">AT</abbr>, <abbr title="Goce Dokoski">GD</abbr>), pp. 486–491.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-MitakeKCN.html">SAC-2011-MitakeKCN</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Coexisting real-time OS and general purpose OS on an embedded virtualization layer for a multicore processor (<abbr title="Hitoshi Mitake">HM</abbr>, <abbr title="Yuki Kinebuchi">YK</abbr>, <abbr title="Alexandre Courbot">AC</abbr>, <abbr title="Tatsuo Nakajima">TN</abbr>), pp. 629–630.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-TianXLC.html">SAC-2011-TianXLC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span></dt><dd>Loop fusion and reordering for register file optimization on stream processors (<abbr title="Wanyong Tian">WT</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Minming Li">ML</abbr>, <abbr title="Enhong Chen">EC</abbr>), pp. 560–565.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2011-KamruzzamanST.html">ASPLOS-2011-KamruzzamanST</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Inter-core prefetching for multicore processors using migrating helper threads (<abbr title="Md Kamruzzaman">MK</abbr>, <abbr title="Steven Swanson">SS</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>), pp. 393–404.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2011-SinghMNMM.html">ASPLOS-2011-SinghMNMM</a> <span class="tag"><a href="../tag/exception.html" title="exception">#exception</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient processor support for DRFx, a memory model with exceptions (<abbr title="Abhayendra Singh">AS</abbr>, <abbr title="Daniel Marino">DM</abbr>, <abbr title="Satish Narayanasamy">SN</abbr>, <abbr title="Todd D. Millstein">TDM</abbr>, <abbr title="Madanlal Musuvathi">MM</abbr>), pp. 53–66.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2011-SondagR.html">CGO-2011-SondagR</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Phase-based tuning for better utilization of performance-asymmetric multicore processors (<abbr title="Tyler Sondag">TS</abbr>, <abbr title="Hridesh Rajan">HR</abbr>), pp. 11–20.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-AndersonFCE.html">HPCA-2011-AndersonFCE</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/javascript.html" title="javascript">#javascript</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span></dt><dd>Checked Load: Architectural support for JavaScript type-checking on mobile processors (<abbr title="Owen Anderson">OA</abbr>, <abbr title="Emily Fortuna">EF</abbr>, <abbr title="Luis Ceze">LC</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>), pp. 419–430.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-GhasemiDK.html">HPCA-2011-GhasemiDK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors (<abbr title="Hamid Reza Ghasemi">HRG</abbr>, <abbr title="Stark C. Draper">SCD</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 38–49.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-MadanBBA.html">HPCA-2011-MadanBBA</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A case for guarded power gating for multi-core processors (<abbr title="Niti Madan">NM</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="Pradip Bose">PB</abbr>, <abbr title="Murali Annavaram">MA</abbr>), pp. 291–300.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2011-DotsenkoBLG.html">PPoPP-2011-DotsenkoBLG</a> <span class="tag"><a href="../tag/fourier.html" title="fourier">#fourier</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Auto-tuning of fast fourier transform on graphics processors (<abbr title="Yuri Dotsenko">YD</abbr>, <abbr title="Sara S. Baghsorkhi">SSB</abbr>, <abbr title="Brandon Lloyd">BL</abbr>, <abbr title="Naga K. Govindaraju">NKG</abbr>), pp. 257–266.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-CohenR.html">DAC-2010-CohenR</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Processor virtualization and split compilation for heterogeneous multicore embedded systems (<abbr title="Albert Cohen">AC</abbr>, <abbr title="Erven Rohou">ER</abbr>), pp. 102–107.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-HaquePJP.html">DAC-2010-HaquePJP</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy (<abbr title="Mohammad Shihabul Haque">MSH</abbr>, <abbr title="Jorgen Peddersen">JP</abbr>, <abbr title="Andhi Janapsatya">AJ</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 356–361.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-HePKYALC.html">DAC-2010-HePKYALC</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Xetal-Pro: an ultra-low energy and high throughput SIMD processor (<abbr title="Yifan He">YH</abbr>, <abbr title="Yu Pu">YP</abbr>, <abbr title="Richard P. Kleihorst">RPK</abbr>, <abbr title="Zhenyu Ye">ZY</abbr>, <abbr title="Anteneh A. Abbo">AAA</abbr>, <abbr title="Sebastian M. Londono">SML</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 543–548.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-KahngKKS.html">DAC-2010-KahngKKS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Recovery-driven design: a power minimization methodology for error-tolerant processor modules (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Seokhyeong Kang">SK</abbr>, <abbr title="Rakesh Kumar">RK</abbr>, <abbr title="John Sartori">JS</abbr>), pp. 825–830.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-KochteSWZ.html">DAC-2010-KochteSWZ</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient fault simulation on many-core processors (<abbr title="Michael A. Kochte">MAK</abbr>, <abbr title="Marcel Schaal">MS</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>, <abbr title="Christian G. Zoellin">CGZ</abbr>), pp. 380–385.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-MarianiBPJZS.html">DAC-2010-MarianiBPJZS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A correlation-based design space exploration methodology for multi-processor systems-on-chip (<abbr title="Giovanni Mariani">GM</abbr>, <abbr title="Aleksandar Brankovic">AB</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="Jovana Jovic">JJ</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Cristina Silvano">CS</abbr>), pp. 120–125.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-NowrozCR.html">DAC-2010-NowrozCR</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>Thermal monitoring of real processors: techniques for sensor allocation and full characterization (<abbr title="Abdullah Nazma Nowroz">ANN</abbr>, <abbr title="Ryan Cochran">RC</abbr>, <abbr title="Sherief Reda">SR</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ParkBWM.html">DAC-2010-ParkBWM</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>BLoG: post-silicon bug localization in processors using bug localization graphs (<abbr title="Sung-Boem Park">SBP</abbr>, <abbr title="Anne Bracy">AB</abbr>, <abbr title="Hong Wang">HW</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 368–373.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-SridharanM.html">DAC-2010-SridharanM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Reliability aware power management for dual-processor real-time embedded systems (<abbr title="Ranjani Sridharan">RS</abbr>, <abbr title="Rabi N. Mahapatra">RNM</abbr>), pp. 819–824.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ZhangC.html">DAC-2010-ZhangC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Thermal aware task sequencing on embedded processors (<abbr title="Sushu Zhang">SZ</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 585–590.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChePC.html">DATE-2010-ChePC</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Compilation of stream programs for multicore processors that incorporate scratchpad memories (<abbr title="Weijia Che">WC</abbr>, <abbr title="Amrit Panda">AP</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 1118–1123.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-GrottesiMRB.html">DATE-2010-GrottesiMRB</a> <span class="tag"><a href="../tag/animation.html" title="animation">#animation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel subdivision surface rendering and animation on the Cell BE processor (<abbr title="R. Grottesi">RG</abbr>, <abbr title="S. Morigi">SM</abbr>, <abbr title="Martino Ruggiero">MR</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 178–183.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HaquePJP.html">DATE-2010-HaquePJP</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>DEW: A fast level 1 cache simulation approach for embedded processors with FIFO replacement policy (<abbr title="Mohammad Shihabul Haque">MSH</abbr>, <abbr title="Jorgen Peddersen">JP</abbr>, <abbr title="Andhi Janapsatya">AJ</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 496–501.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HuangX.html">DATE-2010-HuangX</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>AgeSim: A simulation framework for evaluating the lifetime reliability of processor-based SoCs (<abbr title="Lin Huang">LH</abbr>, <abbr title="Qiang Xu">QX</abbr>), pp. 51–56.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MayWBZSHZT.html">DATE-2010-MayWBZSHZT</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>A rapid prototyping system for error-resilient multi-processor systems-on-chip (<abbr title="Matthias May">MM</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Abdelmajid Bouajila">AB</abbr>, <abbr title="Johannes Zeppenfeld">JZ</abbr>, <abbr title="Walter Stechele">WS</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>, <abbr title="Daniel Ziener">DZ</abbr>, <abbr title="Jürgen Teich">JT</abbr>), pp. 375–380.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MuZZLDZ.html">DATE-2010-MuZZLDZ</a></dt><dd>IP routing processing with graphic processors (<abbr title="Shuai Mu">SM</abbr>, <abbr title="Xinya Zhang">XZ</abbr>, <abbr title="Nairen Zhang">NZ</abbr>, <abbr title="Jiaxin Lu">JL</abbr>, <abbr title="Yangdong Steve Deng">YSD</abbr>, <abbr title="Shu Zhang">SZ</abbr>), pp. 93–98.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-NarayananSKJ.html">DATE-2010-NarayananSKJ</a> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable stochastic processors (<abbr title="Sriram Narayanan">SN</abbr>, <abbr title="John Sartori">JS</abbr>, <abbr title="Rakesh Kumar">RK</abbr>, <abbr title="Douglas L. Jones">DLJ</abbr>), pp. 335–338.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-RaabBHLSESE.html">DATE-2010-RaabBHLSESE</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low power design of the X-GOLD® SDR 20 baseband processor (<abbr title="Wolfgang Raab">WR</abbr>, <abbr title="Jörg Berthold">JB</abbr>, <abbr title="J. A. Ulrich Hachmann">JAUH</abbr>, <abbr title="Dominik Langen">DL</abbr>, <abbr title="Michael Schreiner">MS</abbr>, <abbr title="Holger Eisenreich">HE</abbr>, <abbr title="Jens-Uwe Schluessler">JUS</abbr>, <abbr title="Georg Ellguth">GE</abbr>), pp. 792–793.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WangXY.html">DATE-2010-WangXY</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Reuse-aware modulo scheduling for stream processors (<abbr title="Li Wang">LW</abbr>, <abbr title="Jingling Xue">JX</abbr>, <abbr title="Xuejun Yang">XY</abbr>), pp. 1112–1117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WongAN.html">DATE-2010-WongAN</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Dynamically reconfigurable register file for a softcore VLIW processor (<abbr title="Stephan Wong">SW</abbr>, <abbr title="Fakhar Anjam">FA</abbr>, <abbr title="Faisal Nadeem">FN</abbr>), pp. 969–972.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ZhangYDHRL.html">DATE-2010-ZhangYDHRL</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors (<abbr title="Lei Zhang">LZ</abbr>, <abbr title="Yue Yu">YY</abbr>, <abbr title="Jianbo Dong">JD</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Shangping Ren">SR</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 1566–1571.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/doceng.png" alt="DocEng"/><a href="../DocEng-2010-OllisBB.html">DocEng-2010-OllisBB</a> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimized reprocessing of documents using stored processor state (<abbr title="James A. Ollis">JAO</abbr>, <abbr title="David F. Brailsford">DFB</abbr>, <abbr title="Steven R. Bagley">SRB</abbr>), pp. 135–138.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2010-FangHL.html">VLDB-2010-FangHL</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span></dt><dd>Database Compression on Graphics Processors (<abbr title="Wenbin Fang">WF</abbr>, <abbr title="Bingsheng He">BH</abbr>, <abbr title="Qiong Luo">QL</abbr>), pp. 670–680.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/fse.png" alt="FSE"/><a href="../FSE-2010-HuangLZ.html">FSE-2010-HuangLZ</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>LEAP: lightweight deterministic multi-processor replay of concurrent java programs (<abbr title="Jeff Huang">JH</abbr>, <abbr title="Peng Liu">PL</abbr>, <abbr title="Charles Zhang">CZ</abbr>), pp. 207–216.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/fse.png" alt="FSE"/><a href="../FSE-2010-HuangLZ10a.html">FSE-2010-HuangLZ10a</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>LEAP: lightweight deterministic multi-processor replay of concurrent java programs (<abbr title="Jeff Huang">JH</abbr>, <abbr title="Peng Liu">PL</abbr>, <abbr title="Charles Zhang">CZ</abbr>), pp. 385–386.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2010-DonaldsonKR.html">TACAS-2010-DonaldsonKR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Automatic Analysis of Scratch-Pad Memory Code for Heterogeneous Multicore Processors (<abbr title="Alastair F. Donaldson">AFD</abbr>, <abbr title="Daniel Kröning">DK</abbr>, <abbr title="Philipp Rümmer">PR</abbr>), pp. 280–295.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2010-GuptaKP.html">ICALP-v1-2010-GuptaKP</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scalably Scheduling Power-Heterogeneous Processors (<abbr title="Anupam Gupta">AG</abbr>, <abbr title="Ravishankar Krishnaswamy">RK</abbr>, <abbr title="Kirk Pruhs">KP</abbr>), pp. 312–323.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ifl.png" alt="IFL"/><a href="../IFL-2010-BoeijinkHK.html">IFL-2010-BoeijinkHK</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/lazy%20evaluation.html" title="lazy evaluation">#lazy evaluation</a></span></dt><dd>Introducing the PilGRIM: A Processor for Executing Lazy Functional Languages (<abbr title="Arjan Boeijink">AB</abbr>, <abbr title="Philip K. F. Hölzenspies">PKFH</abbr>, <abbr title="Jan Kuper">JK</abbr>), pp. 54–71.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2010-Baker.html">AdaEurope-2010-Baker</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>What to Make of Multicore Processors for Reliable Real-Time Systems? (<abbr title="Theodore P. Baker">TPB</abbr>), pp. 1–18.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/gpce.png" alt="GPCE"/><a href="../GPCE-J-2007-FrisbyKWA10.html">GPCE-J-2007-FrisbyKWA10</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span></dt><dd>Constructing language processors with algebra combinators (<abbr title="Nicolas Frisby">NF</abbr>, <abbr title="Garrin Kimmell">GK</abbr>, <abbr title="Philip Weaver">PW</abbr>, <abbr title="Perry Alexander">PA</abbr>), pp. 543–572.</dd> <div class="pagevis" style="width:29px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2010-WeiYKHC.html">SAC-2010-WeiYKHC</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy-efficient real-time scheduling of multimedia tasks on multi-core processors (<abbr title="Yi-Hung Wei">YHW</abbr>, <abbr title="Chuan-Yue Yang">CYY</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>, <abbr title="Shih-Hao Hung">SHH</abbr>, <abbr title="Yuan-Hua Chu">YHC</abbr>), pp. 258–262.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-EyermanE.html">ASPLOS-2010-EyermanE</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>Probabilistic job symbiosis modeling for SMT processor scheduling (<abbr title="Stijn Eyerman">SE</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>), pp. 91–102.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-Mesa-MartinezAR.html">ASPLOS-2010-Mesa-MartinezAR</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>Characterizing processor thermal behavior (<abbr title="Francisco J. Mesa-Martinez">FJMM</abbr>, <abbr title="Ehsan K. Ardestani">EKA</abbr>, <abbr title="Jose Renau">JR</abbr>), pp. 193–204.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-ZhuravlevBF.html">ASPLOS-2010-ZhuravlevBF</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Addressing shared resource contention in multicore processors via scheduling (<abbr title="Sergey Zhuravlev">SZ</abbr>, <abbr title="Sergey Blagodurov">SB</abbr>, <abbr title="Alexandra Fedorova">AF</abbr>), pp. 129–142.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-KahngKKS.html">HPCA-2010-KahngKKS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Designing a processor from the ground up to allow voltage/reliability tradeoffs (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Seokhyeong Kang">SK</abbr>, <abbr title="Rakesh Kumar">RK</abbr>, <abbr title="John Sartori">JS</abbr>), pp. 1–11.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2010-ShrivastavaLJ.html">LCTES-2010-ShrivastavaLJ</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Cache vulnerability equations for protecting data in embedded processor caches from soft errors (<abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Jongeun Lee">JL</abbr>, <abbr title="Reiley Jeyapaul">RJ</abbr>), pp. 143–152.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../ICST-2010-SyedRW.html">ICST-2010-SyedRW</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Does Hardware Configuration and Processor Load Impact Software Fault Observability? (<abbr title="Raza Abbas Syed">RAS</abbr>, <abbr title="Brian Robinson">BR</abbr>, <abbr title="Laurie A. Williams">LAW</abbr>), pp. 285–294.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-Anderson.html">DAC-2009-Anderson</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/risk%20management.html" title="risk management">#risk management</a></span></dt><dd>Beyond innovation: dealing with the risks and complexity of processor design in 22nm (<abbr title="Carl J. Anderson">CJA</abbr>), p. 103.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-BonnyH.html">DAC-2009-BonnyH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>LICT: left-uncompressed instructions compression technique to improve the decoding performance of VLIW processors (<abbr title="Talal Bonny">TB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 903–906.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-BordoloiHCM.html">DAC-2009-BordoloiHCM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Evaluating design trade-offs in customizable processors (<abbr title="Unmesh D. Bordoloi">UDB</abbr>, <abbr title="Huynh Phung Huynh">HPH</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 244–249.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ChangMR.html">DAC-2009-ChangMR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>A voltage-scalable &amp; process variation resilient hybrid SRAM architecture for MPEG-4 video processors (<abbr title="Ik Joon Chang">IJC</abbr>, <abbr title="Debabrata Mohapatra">DM</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 670–675.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ChenJ.html">DAC-2009-ChenJ</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Efficient program scheduling for heterogeneous multi-core processors (<abbr title="Jian Chen">JC</abbr>, <abbr title="Lizy Kurian John">LKJ</abbr>), pp. 927–930.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-HanumaiahRVC.html">DAC-2009-HanumaiahRVC</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Throughput optimal task allocation under thermal constraints for multi-core processors (<abbr title="Vinay Hanumaiah">VH</abbr>, <abbr title="Ravishankar Rao">RR</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 776–781.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-LeeK.html">DAC-2009-LeeK</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating (<abbr title="Jungseob Lee">JL</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 47–50.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ThorolfssonGF.html">DAC-2009-ThorolfssonGF</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study (<abbr title="Thorlindur Thorolfsson">TT</abbr>, <abbr title="Kiran Gonsalves">KG</abbr>, <abbr title="Paul D. Franzon">PDF</abbr>), pp. 51–56.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-VishnoiPB.html">DAC-2009-VishnoiPB</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>Online cache state dumping for processor debug (<abbr title="Anant Vishnoi">AV</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="M. Balakrishnan">MB</abbr>), pp. 358–363.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-YooYC.html">DAC-2009-YooYC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency (<abbr title="Jun-hee Yoo">JhY</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 806–811.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ZengYGP.html">DAC-2009-ZengYGP</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MPTLsim: a simulator for X86 multicore processors (<abbr title="Hui Zeng">HZ</abbr>, <abbr title="Matt T. Yourst">MTY</abbr>, <abbr title="Kanad Ghose">KG</abbr>, <abbr title="Dmitry V. Ponomarev">DVP</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-AhmedERCST.html">DATE-2009-AhmedERCST</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor (<abbr title="Syed Zahid Ahmed">SZA</abbr>, <abbr title="Julien Eydoux">JE</abbr>, <abbr title="Laurent Rouge">LR</abbr>, <abbr title="Jean-Baptiste Cuelle">JBC</abbr>, <abbr title="Gilles Sassatelli">GS</abbr>, <abbr title="Lionel Torres">LT</abbr>), pp. 184–189.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-BauerSH.html">DATE-2009-BauerSH</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Cross-architectural design space exploration tool for reconfigurable processors (<abbr title="Lars Bauer">LB</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 958–963.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChangHL.html">DATE-2009-ChangHL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>pTest: An adaptive testing tool for concurrent software on embedded multicore processors (<abbr title="Shou-Wei Chang">SWC</abbr>, <abbr title="Kun-Yuan Hsieh">KYH</abbr>, <abbr title="Jenq Kuen Lee">JKL</abbr>), pp. 1012–1017.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-FytrakiP.html">DATE-2009-FytrakiP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>ReSim, a trace-driven, reconfigurable ILP processor simulator (<abbr title="Sotiria Fytraki">SF</abbr>, <abbr title="Dionisios N. Pnevmatikatos">DNP</abbr>), pp. 536–541.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-Garnier.html">DATE-2009-Garnier</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/roadmap.html" title="roadmap">#roadmap</a></span></dt><dd>Trends and challenges in wireless application processors (<abbr title="Pierre Garnier">PG</abbr>), p. 603.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-GuanLF.html">DATE-2009-GuanLF</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Design of an application-specific instruction set processor for high-throughput and scalable FFT (<abbr title="Xuan Guan">XG</abbr>, <abbr title="Hai Lin">HL</abbr>, <abbr title="Yunsi Fei">YF</abbr>), pp. 1302–1307.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-GuntoroG.html">DATE-2009-GuntoroG</a> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span></dt><dd>A flexible floating-point wavelet transform and wavelet packet processor (<abbr title="Andre Guntoro">AG</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 1314–1319.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-GuptaRHWB.html">DATE-2009-GuptaRHWB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span></dt><dd>An event-guided approach to reducing voltage noise in processors (<abbr title="Meeta Sharma Gupta">MSG</abbr>, <abbr title="Vijay Janapa Reddi">VJR</abbr>, <abbr title="Glenn H. Holloway">GHH</abbr>, <abbr title="Gu-Yeon Wei">GYW</abbr>, <abbr title="David M. Brooks">DMB</abbr>), pp. 160–165.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-HanumaiahVC.html">DATE-2009-HanumaiahVC</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance optimal speed control of multi-core processors under thermal constraints (<abbr title="Vinay Hanumaiah">VH</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 1548–1551.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-IzosimovPPEP.html">DATE-2009-IzosimovPPEP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Analysis and optimization of fault-tolerant embedded systems with hardened processors (<abbr title="Viacheslav Izosimov">VI</abbr>, <abbr title="Ilia Polian">IP</abbr>, <abbr title="Paul Pop">PP</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 682–687.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-JooKH.html">DATE-2009-JooKH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>On-chip communication architecture exploration for processor-pool-based MPSoC (<abbr title="Young-Pyo Joo">YPJ</abbr>, <abbr title="Sungchan Kim">SK</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KodakaSTONKMUAOKTM.html">DATE-2009-KodakaSTONKMUAOKTM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Design and implementation of scalable, transparent threads for multi-core media processor (<abbr title="Takeshi Kodaka">TK</abbr>, <abbr title="Shunsuke Sasaki">SS</abbr>, <abbr title="Takahiro Tokuyoshi">TT</abbr>, <abbr title="Ryuichiro Ohyama">RO</abbr>, <abbr title="Nobuhiro Nonogaki">NN</abbr>, <abbr title="Koji Kitayama">KK</abbr>, <abbr title="Tatsuya Mori">TM</abbr>, <abbr title="Yasuyuki Ueda">YU</abbr>, <abbr title="Hideho Arakida">HA</abbr>, <abbr title="Yuji Okuda">YO</abbr>, <abbr title="Toshiki Kizu">TK</abbr>, <abbr title="Yoshiro Tsuboi">YT</abbr>, <abbr title="Nobu Matsumoto">NM</abbr>), pp. 1035–1039.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LiFNBPC.html">DATE-2009-LiFNBPC</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/ml.html" title="ml">#ml</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Algorithm-architecture co-design of soft-output ML MIMO detector for parallel application specific instruction set processors (<abbr title="Min Li">ML</abbr>, <abbr title="Robert Fasthuber">RF</abbr>, <abbr title="David Novo">DN</abbr>, <abbr title="Bruno Bougard">BB</abbr>, <abbr title="Liesbet Van der Perre">LVdP</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 1608–1613.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MadduriVBT.html">DATE-2009-MadduriVBT</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>A monitor interconnect and support subsystem for multicore processors (<abbr title="Sailaja Madduri">SM</abbr>, <abbr title="Ramakrishna Vadlamani">RV</abbr>, <abbr title="Wayne Burleson">WB</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 761–766.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PaternaBAPDO.html">DATE-2009-PaternaBAPDO</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Adaptive idleness distribution for non-uniform aging tolerance in MultiProcessor Systems-on-Chip (<abbr title="Francesco Paterna">FP</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Andrea Acquaviva">AA</abbr>, <abbr title="Francesco Papariello">FP</abbr>, <abbr title="Giuseppe Desoli">GD</abbr>, <abbr title="Mauro Olivieri">MO</abbr>), pp. 906–909.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ReordaVMR.html">DATE-2009-ReordaVMR</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>A low-cost SEE mitigation solution for soft-processors embedded in Systems on Pogrammable Chips (<abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>, <abbr title="Cristina Meinhardt">CM</abbr>, <abbr title="Ricardo Reis">RR</abbr>), pp. 352–357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-VayrynenSL.html">DATE-2009-VayrynenSL</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips (<abbr title="Mikael Väyrynen">MV</abbr>, <abbr title="Virendra Singh">VS</abbr>, <abbr title="Erik Larsson">EL</abbr>), pp. 484–489.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-VishnoiPB.html">DATE-2009-VishnoiPB</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Cache aware compression for processor debug support (<abbr title="Anant Vishnoi">AV</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="M. Balakrishnan">MB</abbr>), pp. 208–213.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-WagnerB.html">DATE-2009-WagnerB</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Caspar: Hardware patching for multicore processors (<abbr title="Ilya Wagner">IW</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2009-MeiM.html">SIGMOD-2009-MeiM</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/cost%20analysis.html" title="cost analysis">#cost analysis</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>ZStream: a cost-based query processor for adaptively detecting composite events (<abbr title="Yuan Mei">YM</abbr>, <abbr title="Samuel Madden">SM</abbr>), pp. 193–206.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2009-LeeDCLZ.html">VLDB-2009-LeeDCLZ</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MCC-DB: Minimizing Cache Conflicts in Multi-core Processors for Databases (<abbr title="Rubao Lee">RL</abbr>, <abbr title="Xiaoning Ding">XD</abbr>, <abbr title="Feng Chen">FC</abbr>, <abbr title="Qingda Lu">QL</abbr>, <abbr title="Xiaodong Zhang">XZ</abbr>), pp. 373–384.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../PEPM-2009-MoretBV09a.html">PEPM-2009-MoretBV09a</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CProf: customizable calling context cross-profiling for embedded java processors (<abbr title="Philippe Moret">PM</abbr>, <abbr title="Walter Binder">WB</abbr>, <abbr title="Alex Villazón">AV</abbr>), pp. 161–164.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2009-InoueKN.html">PLDI-2009-InoueKN</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A study of memory management for web-based applications on multicore processors (<abbr title="Hiroshi Inoue">HI</abbr>, <abbr title="Hideaki Komatsu">HK</abbr>, <abbr title="Toshio Nakatani">TN</abbr>), pp. 386–396.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-2009-XiaFL.html">SAS-2009-XiaFL</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span></dt><dd>Inferring Dataflow Properties of User Defined Table Processors (<abbr title="Songtao Xia">SX</abbr>, <abbr title="Manuel Fähndrich">MF</abbr>, <abbr title="Francesco Logozzo">FL</abbr>), pp. 19–35.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2009-Jansen.html">ICALP-v1-2009-Jansen</a> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An EPTAS for Scheduling Jobs on Uniform Processors: Using an MILP Relaxation with a Constant Number of Integral Variables (<abbr title="Klaus Jansen">KJ</abbr>), pp. 562–573.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2009-MitranaT.html">LATA-2009-MitranaT</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Accepting Networks of Evolutionary Processors with at Most Two Types of Nodes (<abbr title="Victor Mitrana">VM</abbr>, <abbr title="Bianca Truthe">BT</abbr>), pp. 588–600.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-NT-2009-BeeldersBMD.html">HCI-NT-2009-BeeldersBMD</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/word.html" title="word">#word</a></span></dt><dd>Measuring User Performance for Different Interfaces Using a Word Processor Prototype (<abbr title="Tanya René Beelders">TRB</abbr>, <abbr title="Pieter J. Blignaut">PJB</abbr>, <abbr title="Theo McDonald">TM</abbr>, <abbr title="Engela Dednam">ED</abbr>), pp. 395–404.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2009-BohmNPW.html">CIKM-2009-BohmNPW</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Density-based clustering using graphics processors (<abbr title="Christian Böhm">CB</abbr>, <abbr title="Robert Noll">RN</abbr>, <abbr title="Claudia Plant">CP</abbr>, <abbr title="Bianca Wackersreuther">BW</abbr>), pp. 661–670.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2009-RainaMN.html">ICML-2009-RainaMN</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Large-scale deep unsupervised learning using graphics processors (<abbr title="Rajat Raina">RR</abbr>, <abbr title="Anand Madhavan">AM</abbr>, <abbr title="Andrew Y. Ng">AYN</abbr>), pp. 873–880.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2009-TatikondaJCP.html">SIGIR-2009-TatikondaJCP</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>On efficient posting list intersection with multicore processors (<abbr title="Shirish Tatikonda">ST</abbr>, <abbr title="Flavio Junqueira">FJ</abbr>, <abbr title="Berkant Barla Cambazoglu">BBC</abbr>, <abbr title="Vassilis Plachouras">VP</abbr>), pp. 738–739.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2009-ChoB.html">SAC-2009-ChoB</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/xml.html" title="xml">#xml</a></span></dt><dd>Building an efficient preference XML query processor (<abbr title="SungRan Cho">SC</abbr>, <abbr title="Wolf-Tilo Balke">WTB</abbr>), pp. 1585–1586.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2009-EyermanE.html">ASPLOS-2009-EyermanE</a> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Per-thread cycle accounting in SMT processors (<abbr title="Stijn Eyerman">SE</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>), pp. 133–144.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-DuanLP.html">HPCA-2009-DuanLP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics (<abbr title="Lide Duan">LD</abbr>, <abbr title="Bin Li">BL</abbr>, <abbr title="Lu Peng">LP</abbr>), pp. 129–140.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-FanKDM.html">HPCA-2009-FanKDM</a> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Bridging the computation gap between programmable processors and hardwired accelerators (<abbr title="Kevin Fan">KF</abbr>, <abbr title="Manjunath Kudlur">MK</abbr>, <abbr title="Ganesh S. Dasika">GSD</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>), pp. 313–322.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-GreskampWKCTCZ.html">HPCA-2009-GreskampWKCTCZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Blueshift: Designing processors for timing speculation from the ground up (<abbr title="Brian Greskamp">BG</abbr>, <abbr title="Lu Wan">LW</abbr>, <abbr title="Ulya R. Karpuzcu">URK</abbr>, <abbr title="Jeffrey J. Cook">JJC</abbr>, <abbr title="Josep Torrellas">JT</abbr>, <abbr title="Deming Chen">DC</abbr>, <abbr title="Craig B. Zilles">CBZ</abbr>), pp. 213–224.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-HiltonNR.html">HPCA-2009-HiltonNR</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>iCFP: Tolerating all-level cache misses in in-order processors (<abbr title="Andrew D. Hilton">ADH</abbr>, <abbr title="Santosh Nagarakatte">SN</abbr>, <abbr title="Amir Roth">AR</abbr>), pp. 431–442.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-StephensonZR.html">HPCA-2009-StephensonZR</a> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span></dt><dd>Lightweight predication support for out of order processors (<abbr title="Mark Stephenson">MS</abbr>, <abbr title="Lixin Zhang">LZ</abbr>, <abbr title="Ram Rangan">RR</abbr>), pp. 201–212.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2009-SarkarMRM.html">LCTES-2009-SarkarMRM</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Push-assisted migration of real-time tasks in multi-core processors (<abbr title="Abhik Sarkar">AS</abbr>, <abbr title="Frank Müller">FM</abbr>, <abbr title="Harini Ramaprasad">HR</abbr>, <abbr title="Sibin Mohan">SM</abbr>), pp. 80–89.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-BaskaranVBRRS.html">PPoPP-2009-BaskaranVBRRS</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Compiler-assisted dynamic scheduling for effective parallelization of loop nests on multicore processors (<abbr title="Muthu Manikandan Baskaran">MMB</abbr>, <abbr title="Nagavijayalakshmi Vydyanathan">NV</abbr>, <abbr title="Uday Bondhugula">UB</abbr>, <abbr title="J. Ramanujam">JR</abbr>, <abbr title="Atanas Rountev">AR</abbr>, <abbr title="P. Sadayappan">PS</abbr>), pp. 219–228.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-YangHLSS.html">PPoPP-2009-YangHLSS</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>Stack-based parallel recursion on graphics processors (<abbr title="Ke Yang">KY</abbr>, <abbr title="Bingsheng He">BH</abbr>, <abbr title="Qiong Luo">QL</abbr>, <abbr title="Pedro V. Sander">PVS</abbr>, <abbr title="Jiaoying Shi">JS</abbr>), pp. 299–300.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-YangWXDZ.html">PPoPP-2009-YangWXDZ</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Comparability graph coloring for optimizing utilization of stream register files in stream processors (<abbr title="Xuejun Yang">XY</abbr>, <abbr title="Li Wang">LW</abbr>, <abbr title="Jingling Xue">JX</abbr>, <abbr title="Yu Deng">YD</abbr>, <abbr title="Ying Zhang">YZ</abbr>), pp. 111–120.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2009-KaivolaGNTWPSTFRN.html">CAV-2009-KaivolaGNTWPSTFRN</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Replacing Testing with Formal Verification in Intel CoreTM i7 Processor Execution Engine Validation (<abbr title="Roope Kaivola">RK</abbr>, <abbr title="Rajnish Ghughal">RG</abbr>, <abbr title="Naren Narasimhan">NN</abbr>, <abbr title="Amber Telfer">AT</abbr>, <abbr title="Jesse Whittemore">JW</abbr>, <abbr title="Sudhindra Pandav">SP</abbr>, <abbr title="Anna Slobodová">AS</abbr>, <abbr title="Christopher Taylor">CT</abbr>, <abbr title="Vladimir Frolov">VF</abbr>, <abbr title="Erik Reeber">ER</abbr>, <abbr title="Armaghan Naik">AN</abbr>), pp. 414–429.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-BauerSH.html">DAC-2008-BauerSH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Run-time instruction set selection in a transmutable embedded processor (<abbr title="Lars Bauer">LB</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-BournoutianO.html">DAC-2008-BournoutianO</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Miss reduction in embedded processors through dynamic, power-friendly cache design (<abbr title="Garo Bournoutian">GB</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 304–309.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ChengLLCC.html">DAC-2008-ChengLLCC</a> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor (<abbr title="Chih-Chi Cheng">CCC</abbr>, <abbr title="Chia-Hua Lin">CHL</abbr>, <abbr title="Chung-Te Li">CTL</abbr>, <abbr title="Samuel C. Chang">SCC</abbr>, <abbr title="Liang-Gee Chen">LGC</abbr>), pp. 90–95.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-HomayounPMV.html">DAC-2008-HomayounPMV</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency (<abbr title="Houman Homayoun">HH</abbr>, <abbr title="Sudeep Pasricha">SP</abbr>, <abbr title="Mohammad A. Makhzan">MAM</abbr>, <abbr title="Alexander V. Veidenbaum">AVV</abbr>), pp. 68–71.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-KimKKLY.html">DAC-2008-KimKKLY</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor (<abbr title="Donghyun Kim">DK</abbr>, <abbr title="Kwanho Kim">KK</abbr>, <abbr title="Joo-Young Kim">JYK</abbr>, <abbr title="Seungjin Lee">SL</abbr>, <abbr title="Hoi-Jun Yoo">HJY</abbr>), pp. 96–101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-LiBNPC.html">DAC-2008-LiBNPC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach (<abbr title="Min Li">ML</abbr>, <abbr title="Bruno Bougard">BB</abbr>, <abbr title="David Novo">DN</abbr>, <abbr title="Liesbet Van der Perre">LVdP</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 345–346.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-LuSHWX.html">DAC-2008-LuSHWX</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques (<abbr title="Ya-Shuai Lü">YSL</abbr>, <abbr title="Li Shen">LS</abbr>, <abbr title="Libo Huang">LH</abbr>, <abbr title="Zhiying Wang">ZW</abbr>, <abbr title="Nong Xiao">NX</abbr>), pp. 197–200.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ParkM.html">DAC-2008-ParkM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors (<abbr title="Sung-Boem Park">SBP</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-SapatnekarHKDKMPS.html">DAC-2008-SapatnekarHKDKMPS</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Reinventing EDA with manycore processors (<abbr title="Sachin S. Sapatnekar">SSS</abbr>, <abbr title="Eshel Haritan">EH</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Anirudh Devgan">AD</abbr>, <abbr title="Desmond Kirkpatrick">DK</abbr>, <abbr title="Stephen Meier">SM</abbr>, <abbr title="Duaine Pryor">DP</abbr>, <abbr title="Tom Spyrou">TS</abbr>), pp. 126–127.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-SenOA.html">DAC-2008-SenOA</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Predictive runtime verification of multi-processor SoCs in SystemC (<abbr title="Alper Sen">AS</abbr>, <abbr title="Vinit Ogale">VO</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>), pp. 948–953.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BauerSKH.html">DATE-2008-BauerSKH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set (<abbr title="Lars Bauer">LB</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Stephanie Kreutz">SK</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BougardSRNADP.html">DATE-2008-BougardSRNADP</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>A Coarse-Grained Array based Baseband Processor for 100Mbps+ Software Defined Radio (<abbr title="Bruno Bougard">BB</abbr>, <abbr title="Bjorn De Sutter">BDS</abbr>, <abbr title="Sebastien Rabou">SR</abbr>, <abbr title="David Novo">DN</abbr>, <abbr title="Osman Allam">OA</abbr>, <abbr title="Steven Dupont">SD</abbr>, <abbr title="Liesbet Van der Perre">LVdP</abbr>), pp. 716–721.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ChenDC.html">DATE-2008-ChenDC</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Operating System Controlled Processor-Memory Bus Encryption (<abbr title="Xi Chen">XC</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>), pp. 1154–1159.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-DeleddaMVBGMKRHBCPLMCD.html">DATE-2008-DeleddaMVBGMKRHBCPLMCD</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Design of a HW/SW Communication Infrastructure for a Heterogeneous Reconfigurable Processor (<abbr title="Antonio Deledda">AD</abbr>, <abbr title="Claudio Mucci">CM</abbr>, <abbr title="Arseni Vitkovski">AV</abbr>, <abbr title="Philippe Bonnot">PB</abbr>, <abbr title="Arnaud Grasset">AG</abbr>, <abbr title="Philippe Millet">PM</abbr>, <abbr title="Matthias Kühnle">MK</abbr>, <abbr title="Florian Ries">FR</abbr>, <abbr title="Michael Hübner">MH</abbr>, <abbr title="Jürgen Becker">JB</abbr>, <abbr title="Massimo Coppola">MC</abbr>, <abbr title="Lorenzo Pieralisi">LP</abbr>, <abbr title="Riccardo Locatelli">RL</abbr>, <abbr title="Giuseppe Maruccia">GM</abbr>, <abbr title="Fabio Campi">FC</abbr>, <abbr title="Tommaso DeMarco">TD</abbr>), pp. 1352–1357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-HolzenspiesHKS.html">DATE-2008-HolzenspiesHKS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC) (<abbr title="Philip K. F. Hölzenspies">PKFH</abbr>, <abbr title="Johann Hurink">JH</abbr>, <abbr title="Jan Kuper">JK</abbr>, <abbr title="Gerard J. M. Smit">GJMS</abbr>), pp. 212–217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ParkSP.html">DATE-2008-ParkSP</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors (<abbr title="Sanghyun Park">SP</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Yunheung Paek">YP</abbr>), pp. 1190–1195.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ThoguluvaRC.html">DATE-2008-ThoguluvaRC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient Software Architecture for IPSec Acceleration Using a Programmable Security Processor (<abbr title="Janar Thoguluva">JT</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>), pp. 1148–1153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-VemuJAPG.html">DATE-2008-VemuJAPG</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>A low-cost concurrent error detection technique for processor control logic (<abbr title="Ramtilak Vemu">RV</abbr>, <abbr title="Abhijit Jas">AJ</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="Srinivas Patil">SP</abbr>, <abbr title="Rajesh Galivanche">RG</abbr>), pp. 897–902.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-VogtW.html">DATE-2008-VogtW</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>A Reconfigurable Application Specific Instruction Set Processor for Convolutional and Turbo Decoding in a SDR Environment (<abbr title="Timo Vogt">TV</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 38–43.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-WangZHZT.html">DATE-2008-WangZHZT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Zero-Efficient Buffer Design for Reliable Network-on-Chip in Tiled Chip-Multi-Processor (<abbr title="Jun Wang">JW</abbr>, <abbr title="Hongbo Zeng">HZ</abbr>, <abbr title="Kun Huang">KH</abbr>, <abbr title="Ge Zhang">GZ</abbr>, <abbr title="Yan Tang">YT</abbr>), pp. 792–795.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-WolinskiK.html">DATE-2008-WolinskiK</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Automatic Selection of Application-Specific Reconfigurable Processor Extensions (<abbr title="Christophe Wolinski">CW</abbr>, <abbr title="Krzysztof Kuchcinski">KK</abbr>), pp. 1214–1219.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZhangHXL.html">DATE-2008-ZhangHXL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Defect Tolerance in Homogeneous Manycore Processors Using Core-Level Redundancy with Unified Topology (<abbr title="Lei Zhang">LZ</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Qiang Xu">QX</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 891–896.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2008-HeYFLGLS.html">SIGMOD-2008-HeYFLGLS</a> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>Relational joins on graphics processors (<abbr title="Bingsheng He">BH</abbr>, <abbr title="Ke Yang">KY</abbr>, <abbr title="Rui Fang">RF</abbr>, <abbr title="Mian Lu">ML</abbr>, <abbr title="Naga K. Govindaraju">NKG</abbr>, <abbr title="Qiong Luo">QL</abbr>, <abbr title="Pedro V. Sander">PVS</abbr>), pp. 511–524.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/afl.png" alt="AFL"/><a href="../AFL-2008-Roska.html">AFL-2008-Roska</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Cellular Wave Computers — Algorithms for million processor computers (Abstract) (<abbr title="Tamás Roska">TR</abbr>), p. 352.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-A-2008-BansalCLL.html">ICALP-A-2008-BansalCLL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling for Speed Bounded Processors (<abbr title="Nikhil Bansal">NB</abbr>, <abbr title="Ho-Leung Chan">HLC</abbr>, <abbr title="Tak Wah Lam">TWL</abbr>, <abbr title="Lap-Kei Lee">LKL</abbr>), pp. 409–420.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2008-AlhazovCMR.html">LATA-2008-AlhazovCMR</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>About Universal Hybrid Networks of Evolutionary Processors of Small Size (<abbr title="Artiom Alhazov">AA</abbr>, <abbr title="Erzsébet Csuhaj-Varjú">ECV</abbr>, <abbr title="Carlos Martín-Vide">CMV</abbr>, <abbr title="Yurii Rogozhin">YR</abbr>), pp. 28–39.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ifl.png" alt="IFL"/><a href="../IFL-2008-SvenssonSC.html">IFL-2008-SvenssonSC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Obsidian: A Domain Specific Embedded Language for Parallel Programming of Graphics Processors (<abbr title="Joel Svensson">JS</abbr>, <abbr title="Mary Sheeran">MS</abbr>, <abbr title="Koen Claessen">KC</abbr>), pp. 156–173.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/softvis.png" alt="SOFTVIS"/><a href="../SOFTVIS-2008-Almeida-MartinezUV.html">SOFTVIS-2008-Almeida-MartinezUV</a> <span class="tag"><a href="../tag/abstract%20syntax%20tree.html" title="abstract syntax tree">#abstract syntax tree</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/syntax.html" title="syntax">#syntax</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>VAST: visualization of abstract syntax trees within language processors courses (<abbr title="Francisco J. Almeida-Martínez">FJAM</abbr>, <abbr title="Jaime Urquiza-Fuentes">JUF</abbr>, <abbr title="J. Ángel Velázquez-Iturbide">JÁVI</abbr>), pp. 209–210.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2008-VaidyaL.html">CIKM-2008-VaidyaL</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Characterization of TPC-H queries for a column-oriented database on a dual-core amd athlon processor (<abbr title="Pranav Vaidya">PV</abbr>, <abbr title="Jaehwan John Lee">JJL</abbr>), pp. 1411–1412.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2008-CatanzaroSK.html">ICML-2008-CatanzaroSK</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast support vector machine training and classification on graphics processors (<abbr title="Bryan C. Catanzaro">BCC</abbr>, <abbr title="Narayanan Sundaram">NS</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 104–111.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-AtoofianB.html">SAC-2008-AtoofianB</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Exploiting program cyclic behavior to reduce memory latency in embedded processors (<abbr title="Ehsan Atoofian">EA</abbr>, <abbr title="Amirali Baniasadi">AB</abbr>), pp. 1482–1486.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-GuoLPHCDW.html">SAC-2008-GuoLPHCDW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Hierarchical memory system design for a heterogeneous multi-core processor (<abbr title="Jianjun Guo">JG</abbr>, <abbr title="Ming-che Lai">McL</abbr>, <abbr title="Zhengyuan Pang">ZP</abbr>, <abbr title="Libo Huang">LH</abbr>, <abbr title="Fangyuan Chen">FC</abbr>, <abbr title="Kui Dai">KD</abbr>, <abbr title="Zhiying Wang">ZW</abbr>), pp. 1504–1508.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-LuCL.html">SAC-2008-LuCL</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A hybrid software-based self-testing methodology for embedded processor (<abbr title="Tai-Hua Lu">THL</abbr>, <abbr title="Chung-Ho Chen">CHC</abbr>, <abbr title="Kuen-Jong Lee">KJL</abbr>), pp. 1528–1534.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-LuizVS.html">SAC-2008-LuizVS</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Formal specification of DSP gateway for data transmission between processor cores of OMAP platform (<abbr title="Saulo Oliveira Dornellas Luiz">SODL</abbr>, <abbr title="Genildo de Moura Vasconcelos">GdMV</abbr>, <abbr title="Leandro Dias da Silva">LDdS</abbr>), pp. 1545–1549.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-SykoraAS.html">SAC-2008-SykoraAS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Dynamic configuration of application-specific implicit instructions for embedded pipelined processors (<abbr title="Martino Sykora">MS</abbr>, <abbr title="Giovanni Agosta">GA</abbr>, <abbr title="Cristina Silvano">CS</abbr>), pp. 1509–1516.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2008-GummarajuCTR.html">ASPLOS-2008-GummarajuCTR</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Streamware: programming general-purpose multicore processors using streams (<abbr title="Jayanth Gummaraju">JG</abbr>, <abbr title="Joel Coburn">JC</abbr>, <abbr title="Yoshio Turner">YT</abbr>, <abbr title="Mendel Rosenblum">MR</abbr>), pp. 297–307.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2008-Rubin.html">CGO-2008-Rubin</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Issues and challenges in compiling for graphics processors (<abbr title="Norm Rubin">NR</abbr>), p. 2.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-GuptaRSWB.html">HPCA-2008-GuptaRSWB</a> <span class="tag"><a href="../tag/commit.html" title="commit">#commit</a></span> <span class="tag"><a href="../tag/induction.html" title="induction">#induction</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors (<abbr title="Meeta Sharma Gupta">MSG</abbr>, <abbr title="Krishna K. Rangan">KKR</abbr>, <abbr title="Michael D. Smith">MDS</abbr>, <abbr title="Gu-Yeon Wei">GYW</abbr>, <abbr title="David M. Brooks">DMB</abbr>), pp. 381–392.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-SubramaniamPL.html">HPCA-2008-SubramaniamPL</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>PEEP: Exploiting predictability of memory dependences in SMT processors (<abbr title="Samantika Subramaniam">SS</abbr>, <abbr title="Milos Prvulovic">MP</abbr>, <abbr title="Gabriel H. Loh">GHL</abbr>), pp. 137–148.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2008-HomayounPMV.html">LCTES-2008-HomayounPMV</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Improving performance and reducing energy-delay with adaptive resource resizing for out-of-order embedded processors (<abbr title="Houman Homayoun">HH</abbr>, <abbr title="Sudeep Pasricha">SP</abbr>, <abbr title="Mohammad A. Makhzan">MAM</abbr>, <abbr title="Alexander V. Veidenbaum">AVV</abbr>), pp. 71–78.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2008-WangYXDYTN.html">LCTES-2008-WangYXDYTN</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing scientific application loops on stream processors (<abbr title="Li Wang">LW</abbr>, <abbr title="Xuejun Yang">XY</abbr>, <abbr title="Jingling Xue">JX</abbr>, <abbr title="Yu Deng">YD</abbr>, <abbr title="Xiaobo Yan">XY</abbr>, <abbr title="Tao Tang">TT</abbr>, <abbr title="Quan Hoang Nguyen">QHN</abbr>), pp. 161–170.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2008-DiamondRKGGB.html">PPoPP-2008-DiamondRKGGB</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>High performance dense linear algebra on a spatially distributed processor (<abbr title="Jeffrey R. Diamond">JRD</abbr>, <abbr title="Behnam Robatmili">BR</abbr>, <abbr title="Stephen W. Keckler">SWK</abbr>, <abbr title="Robert A. van de Geijn">RAvdG</abbr>, <abbr title="Kazushige Goto">KG</abbr>, <abbr title="Doug Burger">DB</abbr>), pp. 63–72.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-AdirAFJP.html">DAC-2007-AdirAFJP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>A Framework for the Validation of Processor Architecture Compliance (<abbr title="Allon Adir">AA</abbr>, <abbr title="Sigal Asaf">SA</abbr>, <abbr title="Laurent Fournier">LF</abbr>, <abbr title="Itai Jaeger">IJ</abbr>, <abbr title="Ofer Peled">OP</abbr>), pp. 902–905.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ChuKCCG.html">DAC-2007-ChuKCCG</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model (<abbr title="Jui-Chin Chu">JCC</abbr>, <abbr title="Wei-Chun Ku">WCK</abbr>, <abbr title="Shu-Hsuan Chou">SHC</abbr>, <abbr title="Tien-Fu Chen">TFC</abbr>, <abbr title="Jiun-In Guo">JIG</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-KocKEO.html">DAC-2007-KocKEO</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors (<abbr title="Hakduran Koc">HK</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ehat Ercanli">EE</abbr>, <abbr title="Özcan Özturk">ÖÖ</abbr>), pp. 224–229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-KumarSCKS.html">DAC-2007-KumarSCKS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A System For Coarse Grained Memory Protection In Tiny Embedded Processors (<abbr title="Ram Kumar">RK</abbr>, <abbr title="Akhilesh Singhania">AS</abbr>, <abbr title="Andrew Castner">AC</abbr>, <abbr title="Eddie Kohler">EK</abbr>, <abbr title="Mani B. Srivastava">MBS</abbr>), pp. 218–223.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-OstlerC.html">DAC-2007-OstlerC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures (<abbr title="Christopher Ostler">CO</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 801–804.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-SolomatnikovFQSKAWHH.html">DAC-2007-SolomatnikovFQSKAWHH</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Chip Multi-Processor Generator (<abbr title="Alex Solomatnikov">AS</abbr>, <abbr title="Amin Firoozshahian">AF</abbr>, <abbr title="Wajahat Qadeer">WQ</abbr>, <abbr title="Ofer Shacham">OS</abbr>, <abbr title="Kyle Kelley">KK</abbr>, <abbr title="Zain Asgar">ZA</abbr>, <abbr title="Megan Wachs">MW</abbr>, <abbr title="Rehan Hameed">RH</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 262–263.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-YuYBY.html">DAC-2007-YuYBY</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>Program Mapping onto Network Processors by Recursive Bipartitioning and Refining (<abbr title="Jia Yu">JY</abbr>, <abbr title="Jingnan Yao">JY</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>, <abbr title="Jun Yang">JY</abbr>), pp. 805–810.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-AtasuDMLOD.html">DATE-2007-AtasuDMLOD</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing instruction-set extensible processors under data bandwidth constraints (<abbr title="Kubilay Atasu">KA</abbr>, <abbr title="Robert G. Dimond">RGD</abbr>, <abbr title="Oskar Mencer">OM</abbr>, <abbr title="Wayne Luk">WL</abbr>, <abbr title="Can C. Özturan">CCÖ</abbr>, <abbr title="Günhan Dündar">GD</abbr>), pp. 588–593.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ChattopadhyayAKKLAM.html">DATE-2007-ChattopadhyayAKKLAM</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Design space exploration of partially re-configurable embedded processors (<abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="W. Ahmed">WA</abbr>, <abbr title="Kingshuk Karuri">KK</abbr>, <abbr title="David Kammler">DK</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 319–324.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-FeiS.html">DATE-2007-FeiS</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Microarchitectural support for program code integrity monitoring in application-specific instruction set processors (<abbr title="Yunsi Fei">YF</abbr>, <abbr title="Zhijie Jerry Shi">ZJS</abbr>), pp. 815–820.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-HaastregtK.html">DATE-2007-HaastregtK</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Interactive presentation: Feasibility of combined area and performance optimization for superscalar processors using random search (<abbr title="Sven van Haastregt">SvH</abbr>, <abbr title="Peter M. W. Knijnenburg">PMWK</abbr>), pp. 606–611.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-KimHG.html">DATE-2007-KimHG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>CATS: cycle accurate transaction-driven simulation with multiple processor simulators (<abbr title="Dohyung Kim">DK</abbr>, <abbr title="Soonhoi Ha">SH</abbr>, <abbr title="Rajesh Gupta">RG</abbr>), pp. 749–754.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-KumarHHC.html">DATE-2007-KumarHHC</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip (<abbr title="Akash Kumar">AK</abbr>, <abbr title="Andreas Hansson">AH</abbr>, <abbr title="Jos Huisken">JH</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 117–122.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-Lysecky.html">DATE-2007-Lysecky</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low-power warp processor for power efficient high-performance embedded systems (<abbr title="Roman L. Lysecky">RLL</abbr>), pp. 141–146.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MilidonisAPMKG.html">DATE-2007-MilidonisAPMKG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Interactive presentation: A decoupled architecture of processors with scratch-pad memory hierarchy (<abbr title="Athanasios Milidonis">AM</abbr>, <abbr title="Nikolaos Alachiotis">NA</abbr>, <abbr title="Vasileios Porpodas">VP</abbr>, <abbr title="Haralambos Michail">HM</abbr>, <abbr title="Athanasios Kakarountas">AK</abbr>, <abbr title="Constantinos E. Goutis">CEG</abbr>), pp. 612–617.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-NarayanasamyCC.html">DATE-2007-NarayanasamyCC</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Transient fault prediction based on anomalies in processor events (<abbr title="Satish Narayanasamy">SN</abbr>, <abbr title="Ayse Kivilcim Coskun">AKC</abbr>, <abbr title="Brad Calder">BC</abbr>), pp. 1140–1145.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-Naumann.html">DATE-2007-Naumann</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Keynote address: Was Darwin wrong? Has design evolution stopped at the RTL level... or will software and custom processors (or system-level design) extend Moore’s law? (<abbr title="Alan Naumann">AN</abbr>), p. 2.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-NooriMMIG.html">DATE-2007-NooriMMIG</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interactive presentation: Generating and executing multi-exit custom instructions for an adaptive extensible processor (<abbr title="Hamid Noori">HN</abbr>, <abbr title="Farhad Mehdipour">FM</abbr>, <abbr title="Kazuaki Murakami">KM</abbr>, <abbr title="Koji Inoue">KI</abbr>, <abbr title="Maziar Goudarzi">MG</abbr>), pp. 325–330.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-OstlerC.html">DATE-2007-OstlerC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>An ILP formulation for system-level application mapping on network processor architectures (<abbr title="Christopher Ostler">CO</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 99–104.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ParkPBBKD.html">DATE-2007-ParkPBBKD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/pointer.html" title="pointer">#pointer</a></span></dt><dd>Register pointer architecture for efficient embedded processors (<abbr title="JongSoo Park">JP</abbr>, <abbr title="Sung-Boem Park">SBP</abbr>, <abbr title="James D. Balfour">JDB</abbr>, <abbr title="David Black-Schaffer">DBS</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>, <abbr title="William J. Dally">WJD</abbr>), pp. 600–605.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-PozziP.html">DATE-2007-PozziP</a> <span class="tag"><a href="../tag/future%20of.html" title="future of">#future of</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>A future of customizable processors: are we there yet? (<abbr title="Laura Pozzi">LP</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>), pp. 1224–1225.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-RaghavanLJCVC.html">DATE-2007-RaghavanLJCVC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Very wide register: an asymmetric register file organization for low power embedded processors (<abbr title="Praveen Raghavan">PR</abbr>, <abbr title="Andy Lambrechts">AL</abbr>, <abbr title="Murali Jayapala">MJ</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 1066–1071.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-RhodLC.html">DATE-2007-RhodLC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A low-SER efficient core processor architecture for future technologies (<abbr title="Eduardo Luis Rhod">ELR</abbr>, <abbr title="Carlos Arthur Lang Lisbôa">CALL</abbr>, <abbr title="Luigi Carro">LC</abbr>), pp. 1448–1453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SanchezSSR.html">DATE-2007-SanchezSSR</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Interactive presentation: An enhanced technique for the automatic generation of effective diagnosis-oriented test programs for processor (<abbr title="Ernesto Sánchez">ES</abbr>, <abbr title="Massimiliano Schillaci">MS</abbr>, <abbr title="Giovanni Squillero">GS</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 1158–1163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SheldonVL.html">DATE-2007-SheldonVL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Interactive presentation: Soft-core processor customization using the design of experiments paradigm (<abbr title="David Sheldon">DS</abbr>, <abbr title="Frank Vahid">FV</abbr>, <abbr title="Stefano Lonardi">SL</abbr>), pp. 821–826.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-WatanabeKINN.html">DATE-2007-WatanabeKINN</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Interactive presentation: Task scheduling under performance constraints for reducing the energy consumption of the GALS multi-processor SoC (<abbr title="Ryo Watanabe">RW</abbr>, <abbr title="Masaaki Kondo">MK</abbr>, <abbr title="Masashi Imai">MI</abbr>, <abbr title="Hiroshi Nakamura">HN</abbr>, <abbr title="Takashi Nanya">TN</abbr>), pp. 797–802.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-YeungTB.html">DATE-2007-YeungTB</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>Interactive presentation: Novel test infrastructure and methodology used for accelerated bring-up and in-system characterization of the multi-gigahertz interfaces on the cell processor (<abbr title="P. Yeung">PY</abbr>, <abbr title="A. Torres">AT</abbr>, <abbr title="P. Batra">PB</abbr>), pp. 725–730.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ZhuSD.html">DATE-2007-ZhuSD</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Interactive presentation: Functional and timing validation of partially bypassed processor pipelines (<abbr title="Qiang Zhu">QZ</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Nikil Dutt">ND</abbr>), pp. 1164–1169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2007-FangHLYGLS.html">SIGMOD-2007-FangHLYGLS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>GPUQP: query co-processing using graphics processors (<abbr title="Rui Fang">RF</abbr>, <abbr title="Bingsheng He">BH</abbr>, <abbr title="Mian Lu">ML</abbr>, <abbr title="Ke Yang">KY</abbr>, <abbr title="Naga K. Govindaraju">NKG</abbr>, <abbr title="Qiong Luo">QL</abbr>, <abbr title="Pedro V. Sander">PVS</abbr>), pp. 1061–1063.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2007-HeLLY.html">SIGMOD-2007-HeLLY</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>EaseDB: a cache-oblivious in-memory query processor (<abbr title="Bingsheng He">BH</abbr>, <abbr title="Yinan Li">YL</abbr>, <abbr title="Qiong Luo">QL</abbr>, <abbr title="Dongqing Yang">DY</abbr>), pp. 1064–1066.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2007-GedikBY.html">VLDB-2007-GedikBY</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>CellSort: High Performance Sorting on the Cell Processor (<abbr title="Bugra Gedik">BG</abbr>, <abbr title="Rajesh Bordawekar">RB</abbr>, <abbr title="Philip S. Yu">PSY</abbr>), pp. 1286–1207.</dd> <div class="pagevis" style="width:-79px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2007-GedikYB.html">VLDB-2007-GedikYB</a></dt><dd>Executing Stream Joins on the Cell Processor (<abbr title="Bugra Gedik">BG</abbr>, <abbr title="Philip S. Yu">PSY</abbr>, <abbr title="Rajesh Bordawekar">RB</abbr>), pp. 363–374.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2007-LiL.html">VLDB-2007-LiL</a> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of Frequent Itemset Mining on Multiple-Core Processor (<abbr title="Eric Li">EL</abbr>, <abbr title="Li Liu">LL</abbr>), pp. 1275–1285.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2007-AlhazovMR.html">LATA-2007-AlhazovMR</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Networks of Evolutionary Processors with Two Nodes Are Unpredictable (<abbr title="Artiom Alhazov">AA</abbr>, <abbr title="Carlos Martín-Vide">CMV</abbr>, <abbr title="Yurii Rogozhin">YR</abbr>), pp. 521–528.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/gttse.png" alt="GTTSE"/><a href="../GTTSE-2007-PielMD.html">GTTSE-2007-PielMD</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/model%20transformation.html" title="model transformation">#model transformation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Model Transformations for the Compilation of Multi-processor Systems-on-Chip (<abbr title="Éric Piel">ÉP</abbr>, <abbr title="Philippe Marquet">PM</abbr>, <abbr title="Jean-Luc Dekeyser">JLD</abbr>), pp. 459–473.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/gpce.png" alt="GPCE"/><a href="../GPCE-2007-WeaverKFA.html">GPCE-2007-WeaverKFA</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span></dt><dd>Constructing language processors with algebra combinators (<abbr title="Philip Weaver">PW</abbr>, <abbr title="Garrin Kimmell">GK</abbr>, <abbr title="Nicolas Frisby">NF</abbr>, <abbr title="Perry Alexander">PA</abbr>), pp. 155–164.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-ChaiZX.html">SAC-2007-ChaiZX</a> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Real-time Java processor optimized for RTSJ (<abbr title="ZhiLei Chai">ZC</abbr>, <abbr title="Wenke Zhao">WZ</abbr>, <abbr title="Wenbo Xu">WX</abbr>), pp. 1540–1544.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-JinM.html">SAC-2007-JinM</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An analytical model for generalized processor sharing scheduling with heterogeneous network traffic (<abbr title="Xiaolong Jin">XJ</abbr>, <abbr title="Geyong Min">GM</abbr>), pp. 198–202.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2007-ChoAUP.html">CC-2007-ChoAUP</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/preprocessor.html" title="preprocessor">#preprocessor</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Preprocessing Strategy for Effective Modulo Scheduling on Multi-issue Digital Signal Processors (<abbr title="Doosan Cho">DC</abbr>, <abbr title="Ravi Ayyagari">RA</abbr>, <abbr title="Gang-Ryung Uh">GRU</abbr>, <abbr title="Yunheung Paek">YP</abbr>), pp. 16–31.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2007-Buck.html">CGO-2007-Buck</a> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>GPU Computing: Programming a Massively Parallel Processor (<abbr title="Ian Buck">IB</abbr>), p. 17.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2007-DaiLH.html">CGO-2007-DaiLH</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Pipelined Execution of Critical Sections Using Software-Controlled Caching in Network Processors (<abbr title="Jinquan Dai">JD</abbr>, <abbr title="Long Li">LL</abbr>, <abbr title="Bo Huang">BH</abbr>), pp. 312–324.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2007-KimJMP.html">CGO-2007-KimJMP</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Profile-assisted Compiler Support for Dynamic Predication in Diverge-Merge Processors (<abbr title="Hyesoon Kim">HK</abbr>, <abbr title="José A. Joao">JAJ</abbr>, <abbr title="Onur Mutlu">OM</abbr>, <abbr title="Yale N. Patt">YNP</abbr>), pp. 367–378.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-EyermanE.html">HPCA-2007-EyermanE</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>A Memory-Level Parallelism Aware Fetch Policy for SMT Processors (<abbr title="Stijn Eyerman">SE</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>), pp. 240–249.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-PuttaswamyL.html">HPCA-2007-PuttaswamyL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors (<abbr title="Kiran Puttaswamy">KP</abbr>, <abbr title="Gabriel H. Loh">GHL</abbr>), pp. 193–204.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-QuinonesPG.html">HPCA-2007-QuinonesPG</a> <span class="tag"><a href="../tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Improving Branch Prediction and Predicated Execution in Out-of-Order Processors (<abbr title="Eduardo Quiñones">EQ</abbr>, <abbr title="Joan-Manuel Parcerisa">JMP</abbr>, <abbr title="Antonio González">AG</abbr>), pp. 75–84.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-BennettMFT.html">LCTES-2007-BennettMFT</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/text-to-text.html" title="text-to-text">#text-to-text</a></span></dt><dd>Combining source-to-source transformations and processor instruction set extensions for the automated design-space exploration of embedded systems (<abbr title="Richard Vincent Bennett">RVB</abbr>, <abbr title="Alastair Colin Murray">ACM</abbr>, <abbr title="Björn Franke">BF</abbr>, <abbr title="Nigel P. Topham">NPT</abbr>), pp. 83–92.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-ChenTCLYLL.html">LCTES-2007-ChenTCLYLL</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Enabling compiler flow for embedded VLIW DSP processors with distributed register files (<abbr title="Chung-Kai Chen">CKC</abbr>, <abbr title="Ling-Hua Tseng">LHT</abbr>, <abbr title="Shih-Chang Chen">SCC</abbr>, <abbr title="Young-Jia Lin">YJL</abbr>, <abbr title="Yi-Ping You">YPY</abbr>, <abbr title="Chia-Han Lu">CHL</abbr>, <abbr title="Jenq Kuen Lee">JKL</abbr>), pp. 146–148.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-XuT.html">LCTES-2007-XuT</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Tetris: a new register pressure control technique for VLIW processors (<abbr title="Weifeng Xu">WX</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 113–122.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2007-BarrettAV.html">PPoPP-2007-BarrettAV</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance evaluation of the cray XT3 configured with dual core opteron processors (<abbr title="Richard F. Barrett">RFB</abbr>, <abbr title="Sadaf R. Alam">SRA</abbr>, <abbr title="Jeffrey S. Vetter">JSV</abbr>), pp. 148–149.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2007-GuoDLLC.html">PPoPP-2007-GuoDLLC</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Latency hiding through multithreading on a network processor (<abbr title="Xiaofeng Guo">XG</abbr>, <abbr title="Jinquan Dai">JD</abbr>, <abbr title="Long Li">LL</abbr>, <abbr title="Zhiyuan Lv">ZL</abbr>, <abbr title="Prashant R. Chandra">PRC</abbr>), pp. 130–131.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2006-RaghavanV.html">CASE-2006-RaghavanV</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Scheduling Parallel Batch Processors with Incompatible Job Families Using Ant Colony Optimization (<abbr title="N. R. Srinivasa Raghavan">NRSR</abbr>, <abbr title="M. Venkataramana">MV</abbr>), pp. 507–512.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-AtienzaVPPBMM.html">DAC-2006-AtienzaVPPBMM</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip (<abbr title="David Atienza">DA</abbr>, <abbr title="Pablo Garcia Del Valle">PGDV</abbr>, <abbr title="Giacomo Paci">GP</abbr>, <abbr title="Francesco Poletti">FP</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Jose Manuel Mendias">JMM</abbr>), pp. 618–623.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ElbazTSGBM.html">DAC-2006-ElbazTSGBM</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span></dt><dd>A parallelized way to provide data encryption and integrity checking on a processor-memory bus (<abbr title="Reouven Elbaz">RE</abbr>, <abbr title="Lionel Torres">LT</abbr>, <abbr title="Gilles Sassatelli">GS</abbr>, <abbr title="Pierre Guillemin">PG</abbr>, <abbr title="Michel Bardouillet">MB</abbr>, <abbr title="Albert Martinez">AM</abbr>), pp. 506–509.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-HattoriIIYKSYNYKTHAHTSMYHMYHTYIKMYITAAO.html">DAC-2006-HattoriIIYKSYNYKTHAHTSMYHMYHTYIKMYITAAO</a> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Hierarchical power distribution and power management scheme for a single chip mobile processor (<abbr title="Toshihiro Hattori">TH</abbr>, <abbr title="Takahiro Irita">TI</abbr>, <abbr title="Masayuki Ito">MI</abbr>, <abbr title="Eiji Yamamoto">EY</abbr>, <abbr title="Hisashi Kato">HK</abbr>, <abbr title="Go Sado">GS</abbr>, <abbr title="Tetsuhiro Yamada">TY</abbr>, <abbr title="Kunihiko Nishiyama">KN</abbr>, <abbr title="Hiroshi Yagi">HY</abbr>, <abbr title="Takao Koike">TK</abbr>, <abbr title="Yoshihiko Tsuchihashi">YT</abbr>, <abbr title="Motoki Higashida">MH</abbr>, <abbr title="Hiroyuki Asano">HA</abbr>, <abbr title="Izumi Hayashibara">IH</abbr>, <abbr title="Ken Tatezawa">KT</abbr>, <abbr title="Yasuhisa Shimazaki">YS</abbr>, <abbr title="Naozumi Morino">NM</abbr>, <abbr title="Yoshihiko Yasu">YY</abbr>, <abbr title="Tadashi Hoshi">TH</abbr>, <abbr title="Yujiro Miyairi">YM</abbr>, <abbr title="Kazumasa Yanagisawa">KY</abbr>, <abbr title="Kenji Hirose">KH</abbr>, <abbr title="Saneaki Tamaki">ST</abbr>, <abbr title="Shinichi Yoshioka">SY</abbr>, <abbr title="Toshifumi Ishii">TI</abbr>, <abbr title="Yusuke Kanno">YK</abbr>, <abbr title="Hiroyuki Mizuno">HM</abbr>, <abbr title="Tetsuya Yamada">TY</abbr>, <abbr title="Naohiko Irie">NI</abbr>, <abbr title="Reiko Tsuchihashi">RT</abbr>, <abbr title="Nobuto Arai">NA</abbr>, <abbr title="Tomohiro Akiyama">TA</abbr>, <abbr title="Koji Ohno">KO</abbr>), pp. 292–295.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-HuangG.html">DAC-2006-HuangG</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Leakage-aware intraprogram voltage scaling for embedded processors (<abbr title="Po-Kuan Huang">PKH</abbr>, <abbr title="Soheil Ghiasi">SG</abbr>), pp. 364–369.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-InoueIKSE.html">DAC-2006-InoueIKSE</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>VIRTUS: a new processor virtualization architecture for security-oriented next-generation mobile terminals (<abbr title="Hiroaki Inoue">HI</abbr>, <abbr title="Akihisa Ikeno">AI</abbr>, <abbr title="Masaki Kondo">MK</abbr>, <abbr title="Junji Sakai">JS</abbr>, <abbr title="Masato Edahiro">ME</abbr>), pp. 484–489.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-JerrayaBP.html">DAC-2006-JerrayaBP</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Programming models and HW-SW interfaces abstraction for multi-processor SoC (<abbr title="Ahmed Amine Jerraya">AAJ</abbr>, <abbr title="Aimen Bouchhima">AB</abbr>, <abbr title="Frédéric Pétrot">FP</abbr>), pp. 280–285.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-LoiASLSB.html">DAC-2006-LoiASLSB</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy (<abbr title="Gian Luca Loi">GLL</abbr>, <abbr title="Banit Agrawal">BA</abbr>, <abbr title="Navin Srivastava">NS</abbr>, <abbr title="Sheng-Chih Lin">SCL</abbr>, <abbr title="Timothy Sherwood">TS</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 991–996.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-PsarakisGHPRR.html">DAC-2006-PsarakisGHPRR</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Systematic software-based self-test for pipelined processors (<abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Miltiadis Hatzimihail">MH</abbr>, <abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Srivaths Ravi">SR</abbr>), pp. 393–398.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-RagelP.html">DAC-2006-RagelP</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>IMPRES: integrated monitoring for processor reliability and security (<abbr title="Roshan G. Ragel">RGR</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 502–505.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ShimizuGKOAMS.html">DAC-2006-ShimizuGKOAMS</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of the cell broadband engineTM processor (<abbr title="Kanna Shimizu">KS</abbr>, <abbr title="Sanjay Gupta">SG</abbr>, <abbr title="Tatsuya Koyama">TK</abbr>, <abbr title="Takashi Omizo">TO</abbr>, <abbr title="Jamee Abdulhafiz">JA</abbr>, <abbr title="Larry McConville">LM</abbr>, <abbr title="Todd Swanson">TS</abbr>), pp. 338–343.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-WangLLYHWH.html">DAC-2006-WangLLYHWH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>A network security processor design based on an integrated SOC design and test platform (<abbr title="Chen-Hsing Wang">CHW</abbr>, <abbr title="Chih-Yen Lo">CYL</abbr>, <abbr title="Min-Sheng Lee">MSL</abbr>, <abbr title="Jen-Chieh Yeh">JCY</abbr>, <abbr title="Chih-Tsun Huang">CTH</abbr>, <abbr title="Cheng-Wen Wu">CWW</abbr>, <abbr title="Shi-Yu Huang">SYH</abbr>), pp. 490–495.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ZhouP.html">DAC-2006-ZhouP</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Rapid and low-cost context-switch through embedded processor customization for real-time and control applications (<abbr title="Xiangrong Zhou">XZ</abbr>, <abbr title="Peter Petrov">PP</abbr>), pp. 352–357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-BernardiSSSR.html">DATE-2006-BernardiSSSR</a> <span class="tag"><a href="../tag/cost%20analysis.html" title="cost analysis">#cost analysis</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>An effective technique for minimizing the cost of processor software-based diagnosis in SoCs (<abbr title="Paolo Bernardi">PB</abbr>, <abbr title="Ernesto Sánchez">ES</abbr>, <abbr title="Massimiliano Schillaci">MS</abbr>, <abbr title="Giovanni Squillero">GS</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 412–417.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-BertozziABP.html">DATE-2006-BertozziABP</a> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Supporting task migration in multi-processor systems-on-chip: a feasibility study (<abbr title="Stefano Bertozzi">SB</abbr>, <abbr title="Andrea Acquaviva">AA</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Antonio Poggiali">AP</abbr>), pp. 15–20.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ChattopadhyayGKWSILAM.html">DATE-2006-ChattopadhyayGKWSILAM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Automatic ADL-based operand isolation for embedded processors (<abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="B. Geukes">BG</abbr>, <abbr title="David Kammler">DK</abbr>, <abbr title="Ernst Martin Witte">EMW</abbr>, <abbr title="Oliver Schliebusch">OS</abbr>, <abbr title="Harold Ishebabi">HI</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 600–605.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-DimondML.html">DATE-2006-DimondML</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Automating processor customisation: optimised memory access and resource sharing (<abbr title="Robert G. Dimond">RGD</abbr>, <abbr title="Oskar Mencer">OM</abbr>, <abbr title="Wayne Luk">WL</abbr>), pp. 206–211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-EyermanEB.html">DATE-2006-EyermanEB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient design space exploration of high performance embedded out-of-order processors (<abbr title="Stijn Eyerman">SE</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>, <abbr title="Koen De Bosschere">KDB</abbr>), pp. 351–356.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-HerkersdorfS.html">DATE-2006-HerkersdorfS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>AutoVision: flexible processor architecture for video-assisted driving (<abbr title="Andreas Herkersdorf">AH</abbr>, <abbr title="Walter Stechele">WS</abbr>), p. 556.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-HuangG06a.html">DATE-2006-HuangG06a</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Power-aware compilation for embedded processors with dynamic voltage scaling and adaptive body biasing capabilities (<abbr title="Po-Kuan Huang">PKH</abbr>, <abbr title="Soheil Ghiasi">SG</abbr>), pp. 943–944.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-KooM.html">DATE-2006-KooM</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Functional test generation using property decompositions for validation of pipelined processors (<abbr title="Heon-Mo Koo">HMK</abbr>, <abbr title="Prabhat Mishra">PM</abbr>), pp. 1240–1245.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-KranitisMLTPGH.html">DATE-2006-KranitisMLTPGH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Optimal periodic testing of intermittent faults in embedded pipelined processor applications (<abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="Andreas Merentitis">AM</abbr>, <abbr title="N. Laoutaris">NL</abbr>, <abbr title="George Theodorou">GT</abbr>, <abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Constantin Halatsis">CH</abbr>), pp. 65–70.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-LeupersKKP.html">DATE-2006-LeupersKKP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A design flow for configurable embedded processors based on optimized instruction set extension synthesis (<abbr title="Rainer Leupers">RL</abbr>, <abbr title="Kingshuk Karuri">KK</abbr>, <abbr title="Stefan Kraemer">SK</abbr>, <abbr title="M. Pandey">MP</abbr>), pp. 581–586.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-MolnosHCE.html">DATE-2006-MolnosHCE</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Compositional, efficient caches for a chip multi-processor (<abbr title="Anca Mariana Molnos">AMM</abbr>, <abbr title="Marc J. M. Heijligers">MJMH</abbr>, <abbr title="Sorin Dan Cotofana">SDC</abbr>, <abbr title="Jos T. J. van Eijndhoven">JTJvE</abbr>), pp. 345–350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ParkESNDP.html">DATE-2006-ParkESNDP</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Automatic generation of operation tables for fast exploration of bypasses in embedded processors (<abbr title="Sanghyun Park">SP</abbr>, <abbr title="Eugene Earlie">EE</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Alex Nicolau">AN</abbr>, <abbr title="Nikil Dutt">ND</abbr>, <abbr title="Yunheung Paek">YP</abbr>), pp. 1197–1202.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-PaulinPLBBLLL.html">DATE-2006-PaulinPLBBLLL</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Distributed object models for multi-processor SoC’s, with application to low-power multimedia wireless systems (<abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Chuck Pilkington">CP</abbr>, <abbr title="Michel Langevin">ML</abbr>, <abbr title="Essaid Bensoudane">EB</abbr>, <abbr title="Olivier Benny">OB</abbr>, <abbr title="Damien Lyonnard">DL</abbr>, <abbr title="Bruno Lavigueur">BL</abbr>, <abbr title="David Lo">DL</abbr>), pp. 482–487.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-RadhakrishnanGP.html">DATE-2006-RadhakrishnanGP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Customization of application specific heterogeneous multi-pipeline processors (<abbr title="Swarnalatha Radhakrishnan">SR</abbr>, <abbr title="Hui Guo">HG</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 746–751.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-RaghavanLJCV.html">DATE-2006-RaghavanLJCV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors (<abbr title="Praveen Raghavan">PR</abbr>, <abbr title="Andy Lambrechts">AL</abbr>, <abbr title="Murali Jayapala">MJ</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Diederik Verkest">DV</abbr>), pp. 339–344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-RuggieroGBPM.html">DATE-2006-RuggieroGBPM</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip (<abbr title="Martino Ruggiero">MR</abbr>, <abbr title="Alessio Guerri">AG</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Francesco Poletti">FP</abbr>, <abbr title="Michela Milano">MM</abbr>), pp. 3–8.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ScharwachterHLAM.html">DATE-2006-ScharwachterHLAM</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/interprocedural.html" title="interprocedural">#interprocedural</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An interprocedural code optimization technique for network processors using hardware multi-threading support (<abbr title="Hanno Scharwächter">HS</abbr>, <abbr title="Manuel Hohenauer">MH</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 919–924.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Schoeberl.html">DATE-2006-Schoeberl</a> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>A time predictable Java processor (<abbr title="Martin Schoeberl">MS</abbr>), pp. 800–805.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-StreubuhrFHTDS.html">DATE-2006-StreubuhrFHTDS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Task-accurate performance modeling in SystemC for real-time multi-processor architectures (<abbr title="Martin Streubühr">MS</abbr>, <abbr title="Joachim Falk">JF</abbr>, <abbr title="Christian Haubelt">CH</abbr>, <abbr title="Jürgen Teich">JT</abbr>, <abbr title="Rainer Dorsch">RD</abbr>, <abbr title="Thomas Schlipf">TS</abbr>), pp. 480–481.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ZhouW.html">DATE-2006-ZhouW</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Software-based self-test of processors under power constraints (<abbr title="Jun Zhou">JZ</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 430–435.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ZmilyK.html">DATE-2006-ZmilyK</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Simultaneously improving code size, performance, and energy in embedded processors (<abbr title="Ahmad Zmily">AZ</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>), pp. 224–229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-AkselrodAA.html">DATE-DF-2006-AkselrodAA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>Platform independent debug port controller architecture with security protection for multi-processor system-on-chip ICs (<abbr title="Dmitry Akselrod">DA</abbr>, <abbr title="Asaf Ashkenazi">AA</abbr>, <abbr title="Yossi Amon">YA</abbr>), pp. 30–35.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-KappenN.html">DATE-DF-2006-KappenN</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Application specific instruction processor based implementation of a GNSS receiver on an FPGA (<abbr title="Götz Kappen">GK</abbr>, <abbr title="Tobias G. Noll">TGN</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-MadingLPSBEH.html">DATE-DF-2006-MadingLPSBEH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/fixpoint.html" title="fixpoint">#fixpoint</a></span></dt><dd>The vector fixed point unit of the synergistic processor element of the cell architecture processor (<abbr title="Nicolas Mäding">NM</abbr>, <abbr title="Jens Leenstra">JL</abbr>, <abbr title="Jürgen Pille">JP</abbr>, <abbr title="Rolf Sautter">RS</abbr>, <abbr title="Stefan Büttner">SB</abbr>, <abbr title="Sebastian Ehrenreich">SE</abbr>, <abbr title="W. Haller">WH</abbr>), pp. 244–248.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-SohnWYY.html">DATE-DF-2006-SohnWYY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Design and test of fixed-point multimedia co-processor for mobile applications (<abbr title="Ju-Ho Sohn">JHS</abbr>, <abbr title="Jeong-Ho Woo">JHW</abbr>, <abbr title="Jerald Yoo">JY</abbr>, <abbr title="Hoi-Jun Yoo">HJY</abbr>), pp. 249–253.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2006-BonczGKMRT.html">SIGMOD-2006-BonczGKMRT</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span> <span class="tag"><a href="../tag/xquery.html" title="xquery">#xquery</a></span></dt><dd>MonetDB/XQuery: a fast XQuery processor powered by a relational engine (<abbr title="Peter A. Boncz">PAB</abbr>, <abbr title="Torsten Grust">TG</abbr>, <abbr title="Maurice van Keulen">MvK</abbr>, <abbr title="Stefan Manegold">SM</abbr>, <abbr title="Jan Rittinger">JR</abbr>, <abbr title="Jens Teubner">JT</abbr>), pp. 479–490.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2006-GovindarajuGKM.html">SIGMOD-2006-GovindarajuGKM</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>GPUTeraSort: high performance graphics co-processor sorting for large database management (<abbr title="Naga K. Govindaraju">NKG</abbr>, <abbr title="Jim Gray">JG</abbr>, <abbr title="Ritesh Kumar">RK</abbr>, <abbr title="Dinesh Manocha">DM</abbr>), pp. 325–336.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2006-AilamakiGHM.html">VLDB-2006-AilamakiGHM</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Query Co-Processing on Commodity Processors (<abbr title="Anastassia Ailamaki">AA</abbr>, <abbr title="Naga K. Govindaraju">NKG</abbr>, <abbr title="Stavros Harizopoulos">SH</abbr>, <abbr title="Dinesh Manocha">DM</abbr>), p. 1267.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../SIGAda-2006-ShindiC.html">SIGAda-2006-ShindiC</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Evaluate the performance changes of processor simulator benchmarks When context switches are incorporated (<abbr title="Rajaa S. Shindi">RSS</abbr>, <abbr title="Shaun Cooper">SC</abbr>), pp. 9–14.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/models.png" alt="MODELS"/><a href="../MoDELS-2006-BertolinoBAS.html">MoDELS-2006-BertolinoBAS</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Modeling and Early Performance Estimation for Network Processor Applications (<abbr title="Antonia Bertolino">AB</abbr>, <abbr title="Alvise Bonivento">AB</abbr>, <abbr title="Guglielmo De Angelis">GDA</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 753–767.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-ChoRJ.html">SAC-2006-ChoRJ</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>On utility accrual processor scheduling with wait-free synchronization for embedded real-time software (<abbr title="Hyeonjoong Cho">HC</abbr>, <abbr title="Binoy Ravindran">BR</abbr>, <abbr title="E. Douglas Jensen">EDJ</abbr>), pp. 918–922.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-DerisB.html">SAC-2006-DerisB</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Branchless cycle prediction for embedded processors (<abbr title="Kaveh Jokar Deris">KJD</abbr>, <abbr title="Amirali Baniasadi">AB</abbr>), pp. 928–932.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-LastovetskyRH.html">SAC-2006-LastovetskyRH</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Building the functional performance model of a processor (<abbr title="Alexey L. Lastovetsky">ALL</abbr>, <abbr title="Ravi Reddy">RR</abbr>, <abbr title="Robert Higgins">RH</abbr>), pp. 746–753.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-LiH.html">SAC-2006-LiH</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>A concurrent reactive Esterel processor based on multi-threading (<abbr title="Xin Li">XL</abbr>, <abbr title="Reinhard von Hanxleden">RvH</abbr>), pp. 912–917.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-Lo.html">SAC-2006-Lo</a> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>Data sharing protocols for SMT processors (<abbr title="Shi-Wu Lo">SWL</abbr>), pp. 891–895.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-NooriM.html">SAC-2006-NooriM</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Preliminary performance evaluation of an adaptive dynamic extensible processor for embedded applications (<abbr title="Hamid Noori">HN</abbr>, <abbr title="Kazuaki Murakami">KM</abbr>), pp. 937–938.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ldta.png" alt="LDTA"/><a href="../LDTA-2006-SierraF.html">LDTA-2006-SierraF</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/attribute%20grammar.html" title="attribute grammar">#attribute grammar</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>A Prolog Framework for the Rapid Prototyping of Language Processors with Attribute Grammars (<abbr title="José Luis Sierra">JLS</abbr>, <abbr title="Alfredo Fernández-Valmayor">AFV</abbr>), pp. 19–36.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2006-LiBH.html">ASPLOS-2006-LiBH</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Mapping esterel onto a multi-threaded embedded processor (<abbr title="Xin Li">XL</abbr>, <abbr title="Marian Boldt">MB</abbr>, <abbr title="Reinhard von Hanxleden">RvH</abbr>), pp. 303–314.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2006-MillerA.html">ASPLOS-2006-MillerA</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Software-based instruction caching for embedded processors (<abbr title="Jason E. Miller">JEM</abbr>, <abbr title="Anant Agarwal">AA</abbr>), pp. 293–302.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2006-ChuM.html">CGO-2006-ChuM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Compiler-directed Data Partitioning for Multicluster Processors (<abbr title="Michael L. Chu">MLC</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>), pp. 208–220.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2006-WentzlaffA.html">CGO-2006-WentzlaffA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Constructing Virtual Architectures on a Tiled Processor (<abbr title="David Wentzlaff">DW</abbr>, <abbr title="Anant Agarwal">AA</abbr>), pp. 173–184.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-HuKLS.html">HPCA-2006-HuKLS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An approach for implementing efficient superscalar CISC processors (<abbr title="Shiliang Hu">SH</abbr>, <abbr title="Ilhyun Kim">IK</abbr>, <abbr title="Mikko H. Lipasti">MHL</abbr>, <abbr title="James E. Smith">JES</abbr>), pp. 41–52.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-JosephVT.html">HPCA-2006-JosephVT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Construction and use of linear regression models for processor performance analysis (<abbr title="P. J. Joseph">PJJ</abbr>, <abbr title="Kapil Vaswani">KV</abbr>, <abbr title="Matthew J. Thazhuthaveetil">MJT</abbr>), pp. 99–108.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-PenryFHWSAC.html">HPCA-2006-PenryFHWSAC</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Exploiting parallelism and structure to accelerate the simulation of chip multi-processors (<abbr title="David A. Penry">DAP</abbr>, <abbr title="Daniel Fay">DF</abbr>, <abbr title="David Hodgdon">DH</abbr>, <abbr title="Ryan Wells">RW</abbr>, <abbr title="Graham Schelle">GS</abbr>, <abbr title="David I. August">DIA</abbr>, <abbr title="Dan Connors">DC</abbr>), pp. 29–40.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-PericasCGJV.html">HPCA-2006-PericasCGJV</a></dt><dd>A decoupled KILO-instruction processor (<abbr title="Miquel Pericàs">MP</abbr>, <abbr title="Adrián Cristal">AC</abbr>, <abbr title="Rubén González">RG</abbr>, <abbr title="Daniel A. Jiménez">DAJ</abbr>, <abbr title="Mateo Valero">MV</abbr>), pp. 53–64.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-SharkeyP.html">HPCA-2006-SharkeyP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>Efficient instruction schedulers for SMT processors (<abbr title="Joseph J. Sharkey">JJS</abbr>, <abbr title="Dmitry V. Ponomarev">DVP</abbr>), pp. 288–298.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ismm.png" alt="ISMM"/><a href="../ISMM-2006-Hosking.html">ISMM-2006-Hosking</a> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Portable, mostly-concurrent, mostly-copying garbage collection for multi-processors (<abbr title="Antony L. Hosking">ALH</abbr>), pp. 40–51.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2006-ChenK.html">LCTES-2006-ChenK</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Procrastination for leakage-aware rate-monotonic scheduling on a dynamic voltage scaling processor (<abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>), pp. 153–162.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2006-ZhuangP.html">LCTES-2006-ZhuangP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Effective thread management on network processors with compiler analysis (<abbr title="Xiaotong Zhuang">XZ</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 72–82.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2006-HuTH.html">PPoPP-2006-HuTH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>High-performance IPv6 forwarding algorithm for multi-core and multithreaded network processor (<abbr title="Xianghui Hu">XH</abbr>, <abbr title="Xinan Tang">XT</abbr>, <abbr title="Bei Hua">BH</abbr>), pp. 168–177.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-EzerJ.html">DAC-2005-EzerJ</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Smart diagnostics for configurable processor verification (<abbr title="Sadik Ezer">SE</abbr>, <abbr title="Scott Johnson">SJ</abbr>), pp. 789–794.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-Heidergott.html">DAC-2005-Heidergott</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>SEU tolerant device, circuit and processor design (<abbr title="William Heidergott">WH</abbr>), pp. 5–10.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-KimK05a.html">DAC-2005-KimK05a</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse (<abbr title="Ho Young Kim">HYK</abbr>, <abbr title="Tag Gon Kim">TGK</abbr>), pp. 341–344.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-LuoYYB.html">DAC-2005-LuoYYB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low power network processor design using clock gating (<abbr title="Yan Luo">YL</abbr>, <abbr title="Jia Yu">JY</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>), pp. 712–715.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-PetrovTO.html">DAC-2005-PetrovTO</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Energy-effcient physically tagged caches for embedded processors with virtual memory (<abbr title="Peter Petrov">PP</abbr>, <abbr title="Daniel Tracy">DT</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 17–22.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-WeiR.html">DAC-2005-WeiR</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Implementing low-power configurable processors: practical options and tradeoffs (<abbr title="John Wei">JW</abbr>, <abbr title="Chris Rowen">CR</abbr>), pp. 706–711.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-WongKP.html">DAC-2005-WongKP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Flexible ASIC: shared masking for multiple media processors (<abbr title="Jennifer L. Wong">JLW</abbr>, <abbr title="Farinaz Koushanfar">FK</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 909–914.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-AmoryLMM.html">DATE-2005-AmoryLMM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture (<abbr title="Alexandre M. Amory">AMA</abbr>, <abbr title="Marcelo Lubaszewski">ML</abbr>, <abbr title="Fernando Gehm Moraes">FGM</abbr>, <abbr title="Edson I. Moreno">EIM</abbr>), pp. 62–63.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BarrettaFSB.html">DATE-2005-BarrettaFSB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Multithreaded Extension to Multicluster VLIW Processors for Embedded Applications (<abbr title="Domenico Barretta">DB</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Daniele Bagni">DB</abbr>), pp. 748–749.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BomelMB.html">DATE-2005-BomelMB</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synchronization Processor Synthesis for Latency Insensitive Systems (<abbr title="Pierre Bomel">PB</abbr>, <abbr title="Eric Martin">EM</abbr>, <abbr title="Emmanuel Boutillon">EB</abbr>), pp. 896–897.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-IshiharaF.html">DATE-2005-IshiharaF</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors (<abbr title="Tohru Ishihara">TI</abbr>, <abbr title="Farzan Fallah">FF</abbr>), pp. 358–363.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KempfDLAMKV.html">DATE-2005-KempfDLAMKV</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms (<abbr title="Torsten Kempf">TK</abbr>, <abbr title="Malte Doerper">MD</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Tim Kogel">TK</abbr>, <abbr title="Bart Vanthournout">BV</abbr>), pp. 876–881.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LyseckyV.html">DATE-2005-LyseckyV</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 18–23.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-ManoliosS.html">DATE-2005-ManoliosS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Refinement Maps for Efficient Verification of Processor Models (<abbr title="Panagiotis Manolios">PM</abbr>, <abbr title="Sudarshan K. Srinivasan">SKS</abbr>), pp. 1304–1309.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MayerSM.html">DATE-2005-MayerSM</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Debug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCs (<abbr title="Albrecht Mayer">AM</abbr>, <abbr title="Harry Siebert">HS</abbr>, <abbr title="Klaus D. McDonald-Maier">KDMM</abbr>), pp. 148–152.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MishraD.html">DATE-2005-MishraD</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Functional Coverage Driven Test Generation for Validation of Pipelined Processors (<abbr title="Prabhat Mishra">PM</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-PapaefstathiouOKKMN.html">DATE-2005-PapaefstathiouOKKMN</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/queue.html" title="queue">#queue</a></span></dt><dd>Queue Management in Network Processors (<abbr title="Ioannis Papaefstathiou">IP</abbr>, <abbr title="Theofanis Orphanoudakis">TO</abbr>, <abbr title="George Kornaros">GK</abbr>, <abbr title="Christopher Kachris">CK</abbr>, <abbr title="Ioannis Mavroidis">IM</abbr>, <abbr title="Aristides Nikologiannis">AN</abbr>), pp. 112–117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-PradeepVBK.html">DATE-2005-PradeepVBK</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/on-demand.html" title="on-demand">#on-demand</a></span></dt><dd>FPGA based Agile Algorithm-On-Demand Co-Processor (<abbr title="Ramachandran Pradeep">RP</abbr>, <abbr title="S. Vinay">SV</abbr>, <abbr title="Sanjay Burman">SB</abbr>, <abbr title="V. Kamakoti">VK</abbr>), pp. 82–83.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-ReshadiD.html">DATE-2005-ReshadiD</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation (<abbr title="Mehrdad Reshadi">MR</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 786–791.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-ShrivastavaDNE.html">DATE-2005-ShrivastavaDNE</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>PBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors (<abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Eugene Earlie">EE</abbr>), pp. 1264–1269.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-YuWCHYB.html">DATE-2005-YuWCHYB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Assertion-Based Design Exploration of DVS in Network Processor Architectures (<abbr title="Jia Yu">JY</abbr>, <abbr title="Wei Wu">WW</abbr>, <abbr title="Xi Chen">XC</abbr>, <abbr title="Harry Hsieh">HH</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Felice Balarin">FB</abbr>), pp. 92–97.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2005-GovindarajuRM.html">SIGMOD-2005-GovindarajuRM</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast and Approximate Stream Mining of Quantiles and Frequencies Using Graphics Processors (<abbr title="Naga K. Govindaraju">NKG</abbr>, <abbr title="Nikunj Raghuvanshi">NR</abbr>, <abbr title="Dinesh Manocha">DM</abbr>), pp. 611–622.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2005-GhotingBPKNCD.html">VLDB-2005-GhotingBPKNCD</a> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span></dt><dd>Cache-conscious Frequent Pattern Mining on a Modern Processor (<abbr title="Amol Ghoting">AG</abbr>, <abbr title="Gregory Buehrer">GB</abbr>, <abbr title="Srinivasan Parthasarathy">SP</abbr>, <abbr title="Daehyun Kim">DK</abbr>, <abbr title="Anthony D. Nguyen">ADN</abbr>, <abbr title="Yen-Kuang Chen">YKC</abbr>, <abbr title="Pradeep Dubey">PD</abbr>), pp. 577–588.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2005-MoroVT.html">VLDB-2005-MoroVT</a> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/xml.html" title="xml">#xml</a></span></dt><dd>Tree-Pattern Queries on a Lightweight XML Processor (<abbr title="Mirella Moura Moro">MMM</abbr>, <abbr title="Zografoula Vagena">ZV</abbr>, <abbr title="Vassilis J. Tsotras">VJT</abbr>), pp. 205–216.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2005-ZhouCRS.html">VLDB-2005-ZhouCRS</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Improving Database Performance on Simultaneous Multithreading Processors (<abbr title="Jingren Zhou">JZ</abbr>, <abbr title="John Cieslewicz">JC</abbr>, <abbr title="Kenneth A. Ross">KAR</abbr>, <abbr title="Mihir Shah">MS</abbr>), pp. 49–60.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-DebbabiMT.html">SAC-2005-DebbabiMT</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>Armed E-Bunny: a selective dynamic compiler for embedded Java virtual machine targeting ARM processors (<abbr title="Mourad Debbabi">MD</abbr>, <abbr title="Azzam Mourad">AM</abbr>, <abbr title="Nadia Tawbi">NT</abbr>), pp. 874–878.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-JuurlinkSV.html">SAC-2005-JuurlinkSV</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Avoiding data conversions in embedded media processors (<abbr title="Ben H. H. Juurlink">BHHJ</abbr>, <abbr title="Asadollah Shahbahrami">AS</abbr>, <abbr title="Stamatis Vassiliadis">SV</abbr>), pp. 901–902.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-MenonS.html">SAC-2005-MenonS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>A code compression advisory tool for embedded processors (<abbr title="Sreejith K. Menon">SKM</abbr>, <abbr title="Priti Shankar">PS</abbr>), pp. 863–867.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-WaerdtSIV.html">SAC-2005-WaerdtSIV</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Motion estimation performance of the TM3270 processor (<abbr title="Jan-Willem van de Waerdt">JWvdW</abbr>, <abbr title="Gerrit A. Slavenburg">GAS</abbr>, <abbr title="Jean-Paul van Itegem">JPvI</abbr>, <abbr title="Stamatis Vassiliadis">SV</abbr>), pp. 850–856.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-WengW.html">SAC-2005-WengW</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>Profiling and mapping of parallel workloads on network processors (<abbr title="Ning Weng">NW</abbr>, <abbr title="Tilman Wolf">TW</abbr>), pp. 890–896.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2005-EnnalsSM.html">CC-2005-EnnalsSM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Task Partitioning for Multi-core Network Processors (<abbr title="Robert Ennals">RE</abbr>, <abbr title="Richard Sharp">RS</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 76–90.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-ChandraGKS.html">HPCA-2005-ChandraGKS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture (<abbr title="Dhruba Chandra">DC</abbr>, <abbr title="Fei Guo">FG</abbr>, <abbr title="Seongbeom Kim">SK</abbr>, <abbr title="Yan Solihin">YS</abbr>), pp. 340–351.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-Hofstee.html">HPCA-2005-Hofstee</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Power Efficient Processor Architecture and The Cell Processor (<abbr title="H. Peter Hofstee">HPH</abbr>), pp. 258–262.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-JacobsonBHBZEEGLST.html">HPCA-2005-JacobsonBHBZEEGLST</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors (<abbr title="Hans M. Jacobson">HMJ</abbr>, <abbr title="Pradip Bose">PB</abbr>, <abbr title="Zhigang Hu">ZH</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="Victor V. Zyuban">VVZ</abbr>, <abbr title="Richard J. Eickemeyer">RJE</abbr>, <abbr title="Lee Eisen">LE</abbr>, <abbr title="John Griswell">JG</abbr>, <abbr title="Doug Logan">DL</abbr>, <abbr title="Balaram Sinharoy">BS</abbr>, <abbr title="Joel M. Tendler">JMT</abbr>), pp. 238–242.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-Weber.html">HPCA-2005-Weber</a> <span class="tag"><a href="../tag/roadmap.html" title="roadmap">#roadmap</a></span></dt><dd>Trends in High-Performance Processors (<abbr title="Fred Weber">FW</abbr>), p. 3.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-WuJMC.html">HPCA-2005-WuJMC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors (<abbr title="Qiang Wu">QW</abbr>, <abbr title="Philo Juang">PJ</abbr>, <abbr title="Margaret Martonosi">MM</abbr>, <abbr title="Douglas W. Clark">DWC</abbr>), pp. 178–189.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-ZhuZ.html">HPCA-2005-ZhuZ</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>A Performance Comparison of DRAM Memory System Optimizations for SMT Processors (<abbr title="Zhichun Zhu">ZZ</abbr>, <abbr title="Zhao Zhang">ZZ</abbr>), pp. 213–224.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2005-KudriavtsevK.html">LCTES-2005-KudriavtsevK</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/permutation.html" title="permutation">#permutation</a></span></dt><dd>Generation of permutations for SIMD processors (<abbr title="Alexei Kudriavtsev">AK</abbr>, <abbr title="Peter M. Kogge">PMK</abbr>), pp. 147–156.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-BehmLLRV.html">DAC-2004-BehmLLRV</a> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Industrial experience with test generation languages for processor verification (<abbr title="Michael L. Behm">MLB</abbr>, <abbr title="John M. Ludden">JML</abbr>, <abbr title="Yossi Lichtenstein">YL</abbr>, <abbr title="Michal Rimon">MR</abbr>, <abbr title="Michael Vinov">MV</abbr>), pp. 36–40.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ChengTM.html">DAC-2004-ChengTM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>FITS: framework-based instruction-set tuning synthesis for embedded application specific processors (<abbr title="Allen C. Cheng">ACC</abbr>, <abbr title="Gary S. Tyson">GST</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 920–923.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-DeleganesBGKSW.html">DAC-2004-DeleganesBGKSW</a> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Low voltage swing logic circuits for a Pentium 4 processor integer core (<abbr title="Daniel J. Deleganes">DJD</abbr>, <abbr title="Micah Barany">MB</abbr>, <abbr title="George Geannopoulos">GG</abbr>, <abbr title="Kurt Kreitzer">KK</abbr>, <abbr title="Anant P. Singh">APS</abbr>, <abbr title="Sapumal Wijeratne">SW</abbr>), pp. 678–680.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-EkpanyapongMWLL.html">DAC-2004-EkpanyapongMWLL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Profile-guided microarchitectural floorplanning for deep submicron processor design (<abbr title="Mongkol Ekpanyapong">ME</abbr>, <abbr title="Jacob R. Minz">JRM</abbr>, <abbr title="Thaisiri Watewai">TW</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 634–639.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-YuM.html">DAC-2004-YuM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Characterizing embedded applications for instruction-set extensible processors (<abbr title="Pan Yu">PY</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 723–728.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-ChenLHBB.html">DATE-DF-2004-ChenLHBB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Utilizing Formal Assertions for System Design of Network Processors (<abbr title="Xi Chen">XC</abbr>, <abbr title="Yan Luo">YL</abbr>, <abbr title="Harry Hsieh">HH</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>, <abbr title="Felice Balarin">FB</abbr>), pp. 126–133.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-ChuDPSL.html">DATE-DF-2004-ChuDPSL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Customisable EPIC Processor: Architecture and Tools (<abbr title="W. W. S. Chu">WWSC</abbr>, <abbr title="Robert G. Dimond">RGD</abbr>, <abbr title="S. Perrott">SP</abbr>, <abbr title="S. P. Seng">SPS</abbr>, <abbr title="Wayne Luk">WL</abbr>), pp. 236–241.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-PapaefstathiouKZ.html">DATE-DF-2004-PapaefstathiouKZ</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Software Processing Performance in Network Processors (<abbr title="Ioannis Papaefstathiou">IP</abbr>, <abbr title="George Kornaros">GK</abbr>, <abbr title="Nicholaos Zervos">NZ</abbr>), pp. 186–191.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-PaulinPBLL.html">DATE-DF-2004-PaulinPBLL</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Application of a Multi-Processor SoC Platform to High-Speed Packet Forwarding (<abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Chuck Pilkington">CP</abbr>, <abbr title="Essaid Bensoudane">EB</abbr>, <abbr title="Michel Langevin">ML</abbr>, <abbr title="Damien Lyonnard">DL</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-SchliebuschCLAMSBN.html">DATE-DF-2004-SchliebuschCLAMSBN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>RTL Processor Synthesis for Architecture Exploration and Implementation (<abbr title="Oliver Schliebusch">OS</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Mario Steinert">MS</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Achim Nohl">AN</abbr>), pp. 156–160.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-FummiMPP.html">DATE-v1-2004-FummiMPP</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Native ISS-SystemC Integration for the Co-Simulation of Multi-Processor SoC (<abbr title="Franco Fummi">FF</abbr>, <abbr title="Stefano Martini">SM</abbr>, <abbr title="Giovanni Perbellini">GP</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 564–569.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-GoloubevaRV.html">DATE-v1-2004-GoloubevaRV</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Automatic Generation of Validation Stimuli for Application-Specific Processors (<abbr title="Olga Goloubeva">OG</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 188–193.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-HounsellT.html">DATE-v1-2004-HounsellT</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Co-Processor Synthesis: A New Methodology for Embedded Software Acceleration (<abbr title="Ben I. Hounsell">BIH</abbr>, <abbr title="Richard Taylor">RT</abbr>), pp. 682–683.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-LaurentJSM.html">DATE-v1-2004-LaurentJSM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Functional Level Power Analysis: An Efficient Approach for Modeling the Power Consumption of Complex Processors (<abbr title="Johann Laurent">JL</abbr>, <abbr title="Nathalie Julien">NJ</abbr>, <abbr title="Eric Senn">ES</abbr>, <abbr title="Eric Martin">EM</abbr>), pp. 666–667.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-ManoliosS.html">DATE-v1-2004-ManoliosS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/liveness.html" title="liveness">#liveness</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/safety.html" title="safety">#safety</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Automatic Verification of Safety and Liveness for XScale-Like Processor Models Using WEB Refinements (<abbr title="Panagiotis Manolios">PM</abbr>, <abbr title="Sudarshan K. Srinivasan">SKS</abbr>), pp. 168–175.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-MishraD.html">DATE-v1-2004-MishraD</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Graph-Based Functional Test Program Generation for Pipelined Processors (<abbr title="Prabhat Mishra">PM</abbr>, <abbr title="Nikil Dutt">ND</abbr>), pp. 182–187.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-PaschalisG.html">DATE-v1-2004-PaschalisG</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Effective Software-Based Self-Test Strategies for On-Line Periodic Testing of Embedded Processors (<abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>), pp. 578–583.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-PatelMP.html">DATE-v1-2004-PatelMP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Partitioned Shared Memory Architectures for Energy-Efficient Multi-Processor SoC (<abbr title="Kimish Patel">KP</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 700–701.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-QuinnLBA.html">DATE-v1-2004-QuinnLBA</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A System Level Exploration Platform and Methodology for Network Applications Based on Configurable Processors (<abbr title="D. Quinn">DQ</abbr>, <abbr title="Bruno Lavigueur">BL</abbr>, <abbr title="Guy Bois">GB</abbr>, <abbr title="El Mostapha Aboulhamid">EMA</abbr>), pp. 364–371.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-AragonNVB.html">DATE-v2-2004-AragonNVB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy-Efficient Design for Highly Associative Instruction Caches in Next-Generation Embedded Processors (<abbr title="Juan L. Aragón">JLA</abbr>, <abbr title="Dan Nicolaescu">DN</abbr>, <abbr title="Alexander V. Veidenbaum">AVV</abbr>, <abbr title="Ana-Maria Badulescu">AMB</abbr>), pp. 1374–1375.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-CheungPHC.html">DATE-v2-2004-CheungPHC</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>MINCE: Matching INstructions Using Combinational Equivalence for Extensible Processor (<abbr title="Newton Cheung">NC</abbr>, <abbr title="Sri Parameswaran">SP</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Jeremy Chan">JC</abbr>), pp. 1020–1027.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-DziriCWJ.html">DATE-v2-2004-DziriCWJ</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Unified Component Integration Flow for Multi-Processor SoC Design and Validation (<abbr title="Mohamed-Anouar Dziri">MAD</abbr>, <abbr title="Wander O. Cesário">WOC</abbr>, <abbr title="Flávio Rech Wagner">FRW</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 1132–1137.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-HohenauerSKWKLAMBS.html">DATE-v2-2004-HohenauerSKWKLAMBS</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A Methodology and Tool Suite for C Compiler Generation from ADL Processor Models (<abbr title="Manuel Hohenauer">MH</abbr>, <abbr title="Hanno Scharwächter">HS</abbr>, <abbr title="Kingshuk Karuri">KK</abbr>, <abbr title="Oliver Wahlen">OW</abbr>, <abbr title="Tim Kogel">TK</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Hans van Someren">HvS</abbr>), pp. 1276–1283.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-KadayifKK.html">DATE-v2-2004-KadayifKK</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Exploiting Processor Workload Heterogeneity for Reducing Energy Consumption in Chip Multiprocessors (<abbr title="Ismail Kadayif">IK</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ibrahim Kolcu">IK</abbr>), pp. 1158–1163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-WieferinkKLAMBN.html">DATE-v2-2004-WieferinkKLAMBN</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platform (<abbr title="Andreas Wieferink">AW</abbr>, <abbr title="Tim Kogel">TK</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Achim Nohl">AN</abbr>), pp. 1256–1263.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-YooYBJD.html">DATE-v2-2004-YooYBJD</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Multi-Processor SoC Design Methodology Using a Concept of Two-Layer Hardware-Dependent Software (<abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Mohamed-Wassim Youssef">MWY</abbr>, <abbr title="Aimen Bouchhima">AB</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>, <abbr title="Mario Diaz-Nava">MDN</abbr>), pp. 1382–1383.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2004-GovindarajuLWLM.html">SIGMOD-2004-GovindarajuLWLM</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Computation of Database Operations using Graphics Processors (<abbr title="Naga K. Govindaraju">NKG</abbr>, <abbr title="Brandon Lloyd">BL</abbr>, <abbr title="Wei Wang">WW</abbr>, <abbr title="Ming C. Lin">MCL</abbr>, <abbr title="Dinesh Manocha">DM</abbr>), pp. 215–226.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2004-KochSSS.html">VLDB-2004-KochSSS</a> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Schema-based Scheduling of Event Processors and Buffer Minimization for Queries on Structured Data Streams (<abbr title="Christoph Koch">CK</abbr>, <abbr title="Stefanie Scherzinger">SS</abbr>, <abbr title="Nicole Schweikardt">NS</abbr>, <abbr title="Bernhard Stegmaier">BS</abbr>), pp. 228–239.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2004-KochSSS04a.html">VLDB-2004-KochSSS04a</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span> <span class="tag"><a href="../tag/xml.html" title="xml">#xml</a></span> <span class="tag"><a href="../tag/xquery.html" title="xquery">#xquery</a></span></dt><dd>FluXQuery: An Optimizing XQuery Processor for Streaming XML Data (<abbr title="Christoph Koch">CK</abbr>, <abbr title="Stefanie Scherzinger">SS</abbr>, <abbr title="Nicole Schweikardt">NS</abbr>, <abbr title="Bernhard Stegmaier">BS</abbr>), pp. 1309–1312.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2004-LooHHSS.html">VLDB-2004-LooHHSS</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Enhancing P2P File-Sharing with an Internet-Scale Query Processor (<abbr title="Boon Thau Loo">BTL</abbr>, <abbr title="Joseph M. Hellerstein">JMH</abbr>, <abbr title="Ryan Huebsch">RH</abbr>, <abbr title="Scott Shenker">SS</abbr>, <abbr title="Ion Stoica">IS</abbr>), pp. 432–443.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2004-MokbelXAHPH.html">VLDB-2004-MokbelXAHPH</a> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>PLACE: A Query Processor for Handling Real-time Spatio-temporal Data Streams (<abbr title="Mohamed F. Mokbel">MFM</abbr>, <abbr title="Xiaopeng Xiong">XX</abbr>, <abbr title="Walid G. Aref">WGA</abbr>, <abbr title="Susanne E. Hambrusch">SEH</abbr>, <abbr title="Sunil Prabhakar">SP</abbr>, <abbr title="Moustafa A. Hammad">MAH</abbr>), pp. 1377–1380.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2004-ZhuangP.html">PLDI-2004-ZhuangP</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Balancing register allocation across threads for a multithreaded network processor (<abbr title="Xiaotong Zhuang">XZ</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 289–300.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2004-ChekuriGKK.html">STOC-2004-ChekuriGKK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Multi-processor scheduling to minimize flow time with epsilon resource augmentation (<abbr title="Chandra Chekuri">CC</abbr>, <abbr title="Ashish Goel">AG</abbr>, <abbr title="Sanjeev Khanna">SK</abbr>, <abbr title="Amit Kumar">AK</abbr>), pp. 363–372.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v3-2004-HanJ.html">ICPR-v3-2004-HanJ</a> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>From Massively Parallel Image Processors to Fault-Tolerant Nanocomputers (<abbr title="Jie Han">JH</abbr>, <abbr title="Pieter Jonker">PJ</abbr>), pp. 2–7.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-UhrigU.html">SAC-2004-UhrigU</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Fine-grained power management for multithreaded processor cores (<abbr title="Sascha Uhrig">SU</abbr>, <abbr title="Theo Ungerer">TU</abbr>), pp. 907–908.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2004-EkanayakeKM.html">ASPLOS-2004-EkanayakeKM</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>An ultra low-power processor for sensor networks (<abbr title="Virantha N. Ekanayake">VNE</abbr>, <abbr title="Clinton Kelly IV">CKI</abbr>, <abbr title="Rajit Manohar">RM</abbr>), pp. 27–36.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2004-WangCWKGCYSMS.html">ASPLOS-2004-WangCWKGCYSMS</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Helper threads via virtual multithreading on an experimental itanium® 2 processor-based platform (<abbr title="Perry H. Wang">PHW</abbr>, <abbr title="Jamison D. Collins">JDC</abbr>, <abbr title="Hong Wang">HW</abbr>, <abbr title="Dongkeun Kim">DK</abbr>, <abbr title="Bill Greene">BG</abbr>, <abbr title="Kai-Ming Chan">KMC</abbr>, <abbr title="Aamir B. Yunus">ABY</abbr>, <abbr title="Terry Sych">TS</abbr>, <abbr title="Stephen F. Moore">SFM</abbr>, <abbr title="John Paul Shen">JPS</abbr>), pp. 144–155.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2004-OzerNG.html">CC-2004-OzerNG</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Stochastic Bit-Width Approximation Using Extreme Value Theory for Customizable Processors (<abbr title="Emre Özer">EÖ</abbr>, <abbr title="Andy Nisbet">AN</abbr>, <abbr title="David Gregg">DG</abbr>), pp. 250–264.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2004-KimLWCTZWYGS.html">CGO-2004-KimLWCTZWYGS</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Physical Experimentation with Prefetching Helper Threads on Intel’s Hyper-Threaded Processors (<abbr title="Dongkeun Kim">DK</abbr>, <abbr title="Shih-Wei Liao">SWL</abbr>, <abbr title="Perry H. Wang">PHW</abbr>, <abbr title="Juan del Cuvillo">JdC</abbr>, <abbr title="Xinmin Tian">XT</abbr>, <abbr title="Xiang Zou">XZ</abbr>, <abbr title="Hong Wang">HW</abbr>, <abbr title="Donald Yeung">DY</abbr>, <abbr title="Milind Girkar">MG</abbr>, <abbr title="John Paul Shen">JPS</abbr>), pp. 27–38.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2004-KudlurFCRCM.html">CGO-2004-KudlurFCRCM</a> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths (<abbr title="Manjunath Kudlur">MK</abbr>, <abbr title="Kevin Fan">KF</abbr>, <abbr title="Michael L. Chu">MLC</abbr>, <abbr title="Rajiv A. Ravindran">RAR</abbr>, <abbr title="Nathan Clark">NC</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>), pp. 201–212.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2004-Winkel.html">CGO-2004-Winkel</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Exploring the Performance Potential of Itanium® Processors with ILP-based Scheduling (<abbr title="Sebastian Winkel">SW</abbr>), pp. 189–200.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-CristalOLV.html">HPCA-2004-CristalOLV</a> <span class="tag"><a href="../tag/commit.html" title="commit">#commit</a></span></dt><dd>Out-of-Order Commit Processors (<abbr title="Adrián Cristal">AC</abbr>, <abbr title="Daniel Ortega">DO</abbr>, <abbr title="Josep Llosa">JL</abbr>, <abbr title="Mateo Valero">MV</abbr>), pp. 48–59.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-FalconRV.html">HPCA-2004-FalconRV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>A Low-Complexity, High-Performance Fetch Unit for Simultaneous Multithreading Processors (<abbr title="Ayose Falcón">AF</abbr>, <abbr title="Alex Ramírez">AR</abbr>, <abbr title="Mateo Valero">MV</abbr>), pp. 244–253.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-KalogeropulosRRST.html">HPCA-2004-KalogeropulosRRST</a></dt><dd>Processor Aware Anticipatory Prefetching in Loops (<abbr title="Spiros Kalogeropulos">SK</abbr>, <abbr title="Mahadevan Rajagopalan">MR</abbr>, <abbr title="Vikram Rao">VR</abbr>, <abbr title="Yonghong Song">YS</abbr>, <abbr title="Partha Tirumalai">PT</abbr>), pp. 106–117.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-Michaud.html">HPCA-2004-Michaud</a> <span class="tag"><a href="../tag/capacity.html" title="capacity">#capacity</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Exploiting the Cache Capacity of a Single-Chip Multi-Core Processor with Execution Migration (<abbr title="Pierre Michaud">PM</abbr>), pp. 186–197.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2004-DaveauTLS.html">LCTES-2004-DaveauTLS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>A retargetable register allocation framework for embedded processors (<abbr title="Jean-Marc Daveau">JMD</abbr>, <abbr title="Thomas Thery">TT</abbr>, <abbr title="Thierry Lepley">TL</abbr>, <abbr title="Miguel Santana">MS</abbr>), pp. 202–210.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2004-ZhuangP.html">LCTES-2004-ZhuangP</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power-efficient prefetching via bit-differential offset assignment on embedded processors (<abbr title="Xiaotong Zhuang">XZ</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 67–77.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2004-ZhuangZP.html">LCTES-2004-ZhuangZP</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Hardware-managed register allocation for embedded processors (<abbr title="Xiaotong Zhuang">XZ</abbr>, <abbr title="Tao Zhang">TZ</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 192–201.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-ChenRRD.html">DAC-2003-ChenRRD</a> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A scalable software-based self-test methodology for programmable processors (<abbr title="Li Chen">LC</abbr>, <abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-DescampsBGIP.html">DAC-2003-DescampsBGIP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design of a 17-million gate network processor using a design factory (<abbr title="Gilles-Eric Descamps">GED</abbr>, <abbr title="Satish Bagalkotkar">SB</abbr>, <abbr title="Subramaniam Ganesan">SG</abbr>, <abbr title="Satish Iyengar">SI</abbr>, <abbr title="Alain Pirson">AP</abbr>), pp. 844–849.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-Kumar.html">DAC-2003-Kumar</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Interconnect and noise immunity design for the Pentium 4 processor (<abbr title="Rajesh Kumar 0006">RK0</abbr>), pp. 938–943.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-KwonK.html">DAC-2003-KwonK</a></dt><dd>Optimal voltage allocation techniques for dynamically variable voltage processors (<abbr title="Woo-Cheol Kwon">WCK</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 125–130.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-NohlGBALSM.html">DAC-2003-NohlGBALSM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Instruction encoding synthesis for architecture exploration using hierarchical processor models (<abbr title="Achim Nohl">AN</abbr>, <abbr title="Volker Greive">VG</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Andreas Hoffmann">AH</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Oliver Schliebusch">OS</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 262–267.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-StinsonR.html">DAC-2003-StinsonR</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>A 1.5GHz third generation itanium® 2 processor (<abbr title="Jason Stinson">JS</abbr>, <abbr title="Stefan Rusu">SR</abbr>), pp. 706–709.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-BeeckGBMCD.html">DATE-2003-BeeckGBMCD</a> <span class="tag"><a href="../tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Background Data Organisation for the Low-Power Implementation in Real-Time of a Digital Audio Broadcast Receiver on a SIMD Processor (<abbr title="Pieter Op de Beeck">POdB</abbr>, <abbr title="C. Ghez">CG</abbr>, <abbr title="Erik Brockmeyer">EB</abbr>, <abbr title="Miguel Miranda">MM</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Geert Deconinck">GD</abbr>), pp. 11144–11145.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-BraunWSLMN.html">DATE-2003-BraunWSLMN</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Processor/Memory Co-Exploration on Multiple Abstraction Levels (<abbr title="Gunnar Braun">GB</abbr>, <abbr title="Andreas Wieferink">AW</abbr>, <abbr title="Oliver Schliebusch">OS</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Achim Nohl">AN</abbr>), pp. 10966–10973.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-ChangKWH.html">DATE-2003-ChangKWH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>G-MAC: An Application-Specific MAC/Co-Processor Synthesizer (<abbr title="Alex C.-Y. Chang">ACYC</abbr>, <abbr title="Wu-An Kuo">WAK</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 11134–11135.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-Dales.html">DATE-2003-Dales</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Managing a Reconfigurable Processor in a General Purpose Workstation Environment (<abbr title="Michael Dales">MD</abbr>), pp. 10980–10985.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-FeiRRJ.html">DATE-2003-FeiRRJ</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Energy Estimation for Extensible Processors (<abbr title="Yunsi Fei">YF</abbr>, <abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 10682–10687.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-GriesKSK.html">DATE-2003-GriesKSK</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Comparing Analytical Modeling with Simulation for Network Processors: A Case Study (<abbr title="Matthias Gries">MG</abbr>, <abbr title="Chidamber Kulkarni">CK</abbr>, <abbr title="Christian Sauer">CS</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 20256–20261.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-KranitisXGPZ.html">DATE-2003-KranitisXGPZ</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Low-Cost Software-Based Self-Testing of RISC Processor Cores (<abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="George Xenoulis">GX</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 10714–10719.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LiliusTV.html">DATE-2003-LiliusTV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Fast Evaluation of Protocol Processor Architectures for IPv6 Routing (<abbr title="Johan Lilius">JL</abbr>, <abbr title="Dragos Truscan">DT</abbr>, <abbr title="Seppo Virtanen">SV</abbr>), pp. 20158–20163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LuoPJ.html">DATE-2003-LuoPJ</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems (<abbr title="Jiong Luo">JL</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 11150–11151.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LykakisMVNPSKPR.html">DATE-2003-LykakisMVNPSKPR</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Efficient Field Processing Cores in an Innovative Protocol Processor System-on-Chip (<abbr title="George Lykakis">GL</abbr>, <abbr title="N. Mouratidis">NM</abbr>, <abbr title="Kyriakos Vlachos">KV</abbr>, <abbr title="Nikos A. Nikolaou">NAN</abbr>, <abbr title="Stylianos Perissakis">SP</abbr>, <abbr title="G. Sourdis">GS</abbr>, <abbr title="George E. Konstantoulakis">GEK</abbr>, <abbr title="Dionisios N. Pnevmatikatos">DNP</abbr>, <abbr title="Dionisios I. Reisis">DIR</abbr>), pp. 20014–20019.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MaciiMCZ.html">DATE-2003-MaciiMCZ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>A New Algorithm for Energy-Driven Data Compression in VLIW Embedded Processors (<abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Fabrizio Crudo">FC</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 10024–10029.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MarchalGPBBCC.html">DATE-2003-MarchalGPBBCC</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>SDRAM-Energy-Aware Memory Allocation for Dynamic Multi-Media Applications on Multi-Processor Platforms (<abbr title="Paul Marchal">PM</abbr>, <abbr title="José Ignacio Gómez">JIG</abbr>, <abbr title="Luis Piñuel">LP</abbr>, <abbr title="Davide Bruni">DB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 10516–10523.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MazzeoRSM.html">DATE-2003-MazzeoRSM</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>FPGA-Based Implementation of a Serial RSA Processor (<abbr title="Antonino Mazzeo">AM</abbr>, <abbr title="Luigi Romano">LR</abbr>, <abbr title="Giacinto Paolo Saggese">GPS</abbr>, <abbr title="Nicola Mazzocca">NM</abbr>), pp. 10582–10589.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-NicolaescuVN.html">DATE-2003-NicolaescuVN</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Reducing Power Consumption for High-Associativity Data Caches in Embedded Processors (<abbr title="Dan Nicolaescu">DN</abbr>, <abbr title="Alexander V. Veidenbaum">AVV</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>), pp. 11064–11069.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-RosaLP.html">DATE-2003-RosaLP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware/Software Design Space Exploration for a Reconfigurable Processor (<abbr title="Alberto La Rosa">ALR</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Claudio Passerone">CP</abbr>), pp. 10570–10575.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2003-MaddenFHH.html">SIGMOD-2003-MaddenFHH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>The Design of an Acquisitional Query Processor For Sensor Networks (<abbr title="Samuel Madden">SM</abbr>, <abbr title="Michael J. Franklin">MJF</abbr>, <abbr title="Joseph M. Hellerstein">JMH</abbr>, <abbr title="Wei Hong">WH</abbr>), pp. 491–502.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2003-FlorescuHKLRWCSA.html">VLDB-2003-FlorescuHKLRWCSA</a> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span> <span class="tag"><a href="../tag/xquery.html" title="xquery">#xquery</a></span></dt><dd>The BEA/XQRL Streaming XQuery Processor (<abbr title="Daniela Florescu">DF</abbr>, <abbr title="Chris Hillery">CH</abbr>, <abbr title="Donald Kossmann">DK</abbr>, <abbr title="Paul Lucas">PL</abbr>, <abbr title="Fabio Riccardi">FR</abbr>, <abbr title="Till Westmann">TW</abbr>, <abbr title="Michael J. Carey">MJC</abbr>, <abbr title="Arvind Sundararajan">AS</abbr>, <abbr title="Geetika Agrawal">GA</abbr>), pp. 997–1008.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2003-BarayCDM.html">TACAS-2003-BarayCDM</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Code-Based Test Generation for Validation of Functional Processor Descriptions (<abbr title="Fabrice Baray">FB</abbr>, <abbr title="Philippe Codognet">PC</abbr>, <abbr title="Daniel Diaz">DD</abbr>, <abbr title="Henri Michel">HM</abbr>), pp. 569–584.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2003-ChuFM.html">PLDI-2003-ChuFM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Region-based hierarchical operation partitioning for multicluster processors (<abbr title="Michael L. Chu">MLC</abbr>, <abbr title="Kevin Fan">KF</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>), pp. 300–311.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2003-GeorgeB.html">PLDI-2003-GeorgeB</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Taming the IXP network processor (<abbr title="Lal George">LG</abbr>, <abbr title="Matthias Blume">MB</abbr>), pp. 26–37.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2003-CornoCRS.html">SAC-2003-CornoCRS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Automatic Test Program Generation for Pipeline Processors (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Gianluca Cumani">GC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 736–740.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2003-CollardL.html">CGO-2003-CollardL</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizations to Prevent Cache Penalties for the Intel ® Itanium 2 Processor (<abbr title="Jean-Francois Collard">JFC</abbr>, <abbr title="Daniel M. Lavery">DML</abbr>), pp. 105–114.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2003-GibertSG.html">CGO-2003-GibertSG</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Local Scheduling Techniques for Memory Coherence in a Clustered VLIW Processor with a Distributed Data Cache (<abbr title="Enric Gibert">EG</abbr>, <abbr title="F. Jesús Sánchez">FJS</abbr>, <abbr title="Antonio González">AG</abbr>), pp. 193–203.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-El-MoursyA.html">HPCA-2003-El-MoursyA</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>Front-End Policies for Improved Issue Efficiency in SMT Processors (<abbr title="Ali El-Moursy">AEM</abbr>, <abbr title="David H. Albonesi">DHA</abbr>), pp. 31–40.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-JosephBM.html">HPCA-2003-JosephBM</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Control Techniques to Eliminate Voltage Emergencies in High Performance Processors (<abbr title="Russ Joseph">RJ</abbr>, <abbr title="David M. Brooks">DMB</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 79–90.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-KhailanyDRKOT.html">HPCA-2003-KhailanyDRKOT</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Exploring the VLSI Scalability of Stream Processors (<abbr title="Brucek Khailany">BK</abbr>, <abbr title="William J. Dally">WJD</abbr>, <abbr title="Scott Rixner">SR</abbr>, <abbr title="Ujval J. Kapasi">UJK</abbr>, <abbr title="John D. Owens">JDO</abbr>, <abbr title="Brian Towles">BT</abbr>), pp. 153–164.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-MutluSWP.html">HPCA-2003-MutluSWP</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors (<abbr title="Onur Mutlu">OM</abbr>, <abbr title="Jared Stark">JS</abbr>, <abbr title="Chris Wilkerson">CW</abbr>, <abbr title="Yale N. Patt">YNP</abbr>), pp. 129–140.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-RedstoneEL.html">HPCA-2003-RedstoneEL</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Mini-Threads: Increasing TLP on Small-Scale SMT Processors (<abbr title="Joshua Redstone">JR</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>, <abbr title="Henry M. Levy">HML</abbr>), pp. 19–30.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-TerechkoTGEC.html">HPCA-2003-TerechkoTGEC</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Inter-Cluster Communication Models for Clustered VLIW Processors (<abbr title="Andrei Terechko">AT</abbr>, <abbr title="Erwan Le Thenaff">ELT</abbr>, <abbr title="Manish Garg">MG</abbr>, <abbr title="Jos T. J. van Eijndhoven">JTJvE</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 354–364.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2003-BucurE.html">HPDC-2003-BucurE</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Trace-Based Simulations of Processor Co-Allocation Policies in Multiclusters (<abbr title="Anca I. D. Bucur">AIDB</abbr>, <abbr title="Dick H. J. Epema">DHJE</abbr>), pp. 70–79.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2003-ZhuangLP.html">LCTES-2003-ZhuangLP</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Storage assignment optimizations through variable coalescence for embedded processors (<abbr title="Xiaotong Zhuang">XZ</abbr>, <abbr title="ChokSheak Lau">CL</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 220–231.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2003-McDowellEG.html">PPoPP-2003-McDowellEG</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Improving server software support for simultaneous multithreaded processors (<abbr title="Luke McDowell">LM</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>, <abbr title="Steven D. Gribble">SDG</abbr>), pp. 37–48.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-BonaSSZSZ.html">DAC-2002-BonaSSZSZ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Energy estimation and optimization of embedded VLIW processors based on instruction clustering (<abbr title="Andrea Bona">AB</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 886–891.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-ChenD.html">DAC-2002-ChenD</a></dt><dd>Software-based diagnosis for processors (<abbr title="Li Chen">LC</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 259–262.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-SchaumontKV.html">DAC-2002-SchaumontKV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Unlocking the design secrets of a 2.29 Gb/s Rijndael processor (<abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Henry Kuo">HK</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 634–639.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-SemeriaMPESN.html">DAC-2002-SemeriaMPESN</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>RTL c-based methodology for designing and verifying a multi-threaded processor (<abbr title="Luc Séméria">LS</abbr>, <abbr title="Renu Mehra">RM</abbr>, <abbr title="Barry M. Pangrle">BMP</abbr>, <abbr title="Arjuna Ekanayake">AE</abbr>, <abbr title="Andrew Seawright">AS</abbr>, <abbr title="Daniel Ng">DN</abbr>), pp. 123–128.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-Ykman-CouvreurLVCNK.html">DAC-2002-Ykman-CouvreurLVCNK</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>System-level performance optimization of the data queueing memory management in high-speed network processors (<abbr title="Chantal Ykman-Couvreur">CYC</abbr>, <abbr title="J. Lambrecht">JL</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Aristides Nikologiannis">AN</abbr>, <abbr title="George E. Konstantoulakis">GEK</abbr>), pp. 518–523.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BeniniBMM.html">DATE-2002-BeniniBMM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors (<abbr title="Luca Benini">LB</abbr>, <abbr title="Davide Bruni">DB</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 449–453.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-KranitisPGZ.html">DATE-2002-KranitisPGZ</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Effective Software Self-Test Methodology for Processor Cores (<abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 592–597.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PetrovO.html">DATE-2002-PetrovO</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Power Efficient Embedded Processor Ip’s through Application-Specific Tag Compression in Data Caches (<abbr title="Peter Petrov">PP</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 1065–1071.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-Phillips.html">DATE-2002-Phillips</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span></dt><dd>How to Choose Semiconductor IP? — Embedded Processor (<abbr title="Ian Phillips">IP</abbr>), p. 14.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PozziVI.html">DATE-2002-PozziVI</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>Automatic Topology-Based Identification of Instruction-Set Extensions for Embedded Processors (<abbr title="Laura Pozzi">LP</abbr>, <abbr title="Miljan Vuletic">MV</abbr>, <abbr title="Paolo Ienne">PI</abbr>), p. 1138.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-QuanH.html">DATE-2002-QuanH</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Minimum Energy Fixed-Priority Scheduling for Variable Voltage Processor (<abbr title="Gang Quan">GQ</abbr>, <abbr title="Xiaobo Hu">XH</abbr>), pp. 782–787.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-TangGN.html">DATE-2002-TangGN</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power Savings in Embedded Processors through Decode Filer Cache (<abbr title="Weiyu Tang">WT</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>), pp. 443–448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2002-LudascherMP.html">VLDB-2002-LudascherMP</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/transducer.html" title="transducer">#transducer</a></span> <span class="tag"><a href="../tag/xml.html" title="xml">#xml</a></span></dt><dd>A Transducer-Based XML Query Processor (<abbr title="Bertram Ludäscher">BL</abbr>, <abbr title="Pratik Mukhopadhyay">PM</abbr>, <abbr title="Yannis Papakonstantinou">YP</abbr>), pp. 227–238.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2002-ChatzigeorgiouS.html">AdaEurope-2002-ChatzigeorgiouS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20of.html" title="power of">#power of</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Evaluating Performance and Power of Object-Oriented Vs. Procedural Programming in Embedded Processors (<abbr title="Alexander Chatzigeorgiou">AC</abbr>, <abbr title="George Stephanides">GS</abbr>), pp. 65–75.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v1-2002-Baggenstoss.html">ICPR-v1-2002-Baggenstoss</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span></dt><dd>The Chain-Rule Processor: Optimal Classification Through Signal Processing (<abbr title="Paul M. Baggenstoss">PMB</abbr>), pp. 230–234.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2002-JeeP.html">SAC-2002-JeeP</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance evaluation for a compressed-VLIW processor (<abbr title="Sunghyun Jee">SJ</abbr>, <abbr title="Kannappan Palaniappan">KP</abbr>), pp. 913–917.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2002-RelePOG.html">CC-2002-RelePOG</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing Static Power Dissipation by Functional Units in Superscalar Processors (<abbr title="Siddharth Rele">SR</abbr>, <abbr title="Santosh Pande">SP</abbr>, <abbr title="Soner Önder">SÖ</abbr>, <abbr title="Rajiv Gupta">RG</abbr>), pp. 261–275.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2002-SemeraroMBADS.html">HPCA-2002-SemeraroMBADS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling (<abbr title="Greg Semeraro">GS</abbr>, <abbr title="Grigorios Magklis">GM</abbr>, <abbr title="Rajeev Balasubramonian">RB</abbr>, <abbr title="David H. Albonesi">DHA</abbr>, <abbr title="Sandhya Dwarkadas">SD</abbr>, <abbr title="Michael L. Scott">MLS</abbr>), pp. 29–42.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2002-UnsalKKM.html">HPCA-2002-UnsalKKM</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>The Minimax Cache: An Energy-Efficient Framework for Media Processors (<abbr title="Osman S. Ünsal">OSÜ</abbr>, <abbr title="Israel Koren">IK</abbr>, <abbr title="C. Mani Krishna">CMK</abbr>, <abbr title="Csaba Andras Moritz">CAM</abbr>), pp. 131–140.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2002-WangWCGKS.html">HPCA-2002-WangWCGKS</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Memory Latency-Tolerance Approaches for Itanium Processors: Out-of-Order Execution vs. Speculative Precomputation (<abbr title="Perry H. Wang">PHW</abbr>, <abbr title="Hong Wang">HW</abbr>, <abbr title="Jamison D. Collins">JDC</abbr>, <abbr title="Ed Grochowski">EG</abbr>, <abbr title="Ralph-Michael Kling">RMK</abbr>, <abbr title="John Paul Shen">JPS</abbr>), pp. 187–196.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2002-YangPFV.html">HPCA-2002-YangPFV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay (<abbr title="Se-Hyun Yang">SHY</abbr>, <abbr title="Michael D. Powell">MDP</abbr>, <abbr title="Babak Falsafi">BF</abbr>, <abbr title="T. N. Vijaykumar">TNV</abbr>), pp. 151–161.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2002-BucurE.html">HPDC-2002-BucurE</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>The Performance of Processor Co-Allocation in Multicluster Systems (<abbr title="Anca I. D. Bucur">AIDB</abbr>, <abbr title="Dick H. J. Epema">DHJE</abbr>), p. 414.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-SCOPES-2002-MilnerD.html">LCTES-SCOPES-2002-MilnerD</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Quick piping: a fast, high-level model for describing processor pipelines (<abbr title="Christopher W. Milner">CWM</abbr>, <abbr title="Jack W. Davidson">JWD</abbr>), pp. 175–184.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-ChenBD.html">DAC-2001-ChenBD</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores (<abbr title="Li Chen">LC</abbr>, <abbr title="Xiaoliang Bai">XB</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 317–320.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-Gebotys.html">DAC-2001-Gebotys</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Utilizing Memory Bandwidth in DSP Embedded Processors (<abbr title="Catherine H. Gebotys">CHG</abbr>), pp. 347–352.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-KarimNDR.html">DAC-2001-KarimNDR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>On-Chip Communication Architecture for OC-768 Network Processors (<abbr title="Faraydon Karim">FK</abbr>, <abbr title="Anh Nguyen">AN</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Ramesh R. Rao">RRR</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LaiC.html">DAC-2001-LaiC</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip (<abbr title="Wei-Cheng Lai">WCL</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 59–64.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-PetrovO.html">DAC-2001-PetrovO</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Speeding Up Control-Dominated Applications through Microarchitectural Customizations in Embedded Processors (<abbr title="Peter Petrov">PP</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 512–517.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-QuanH.html">DAC-2001-QuanH</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors (<abbr title="Gang Quan">GQ</abbr>, <abbr title="Xiaobo Hu">XH</abbr>), pp. 828–833.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-UdayanarayananC.html">DAC-2001-UdayanarayananC</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Address Code Generation for Digital Signal Processors (<abbr title="Sathishkumar Udayanarayanan">SU</abbr>, <abbr title="Chaitali Chakrabarti">CC</abbr>), pp. 353–358.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-WangKMR.html">DAC-2001-WangKMR</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Hardware/Software Instruction Set Configurability for System-on-Chip Processors (<abbr title="Albert Wang">AW</abbr>, <abbr title="Earl Killian">EK</abbr>, <abbr title="Dror E. Maydan">DEM</abbr>, <abbr title="Chris Rowen">CR</abbr>), pp. 184–188.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-AkgulM.html">DATE-2001-AkgulM</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>System-on-a-chip processor synchronization support in hardware (<abbr title="Bilge Saglam Akgul">BSA</abbr>, <abbr title="Vincent John Mooney III">VJMI</abbr>), pp. 633–641.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-BekooijEWB.html">DATE-2001-BekooijEWB</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span></dt><dd>Functional units with conditional input/output behavior in VLIW processors (<abbr title="Marco Bekooij">MB</abbr>, <abbr title="Loek J. M. Engels">LJME</abbr>, <abbr title="Albert van der Werf">AvdW</abbr>, <abbr title="Natalino G. Busá">NGB</abbr>), p. 822.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-DielissenMBHSHW.html">DATE-2001-DielissenMBHSHW</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power-efficient layered turbo decoder processor (<abbr title="John Dielissen">JD</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Marco Bekooij">MB</abbr>, <abbr title="Françoise Harmsze">FH</abbr>, <abbr title="Sergej Sawitzki">SS</abbr>, <abbr title="Jos Huisken">JH</abbr>, <abbr title="Albert van der Werf">AvdW</abbr>), pp. 246–251.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-JungYC.html">DATE-2001-JungYC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance improvement of multi-processor systems cosimulation based on SW analysis (<abbr title="Jinyong Jung">JJ</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 749–753.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-PaschalisGKPZ.html">DATE-2001-PaschalisGKPZ</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Deterministic software-based self-testing of embedded processor cores (<abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 92–96.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-PaulinKB.html">DATE-2001-PaulinKB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Network processors: a perspective on market requirements, processor architectures and embedded S/W tools (<abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Faraydon Karim">FK</abbr>, <abbr title="Paul Bromley">PB</abbr>), pp. 420–429.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-RoussellePBMV.html">DATE-2001-RoussellePBMV</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A register-transfer-level fault simulator for permanent and transient faults in embedded processors (<abbr title="C. Rousselle">CR</abbr>, <abbr title="Matthias Pflanz">MP</abbr>, <abbr title="A. Behling">AB</abbr>, <abbr title="T. Mohaupt">TM</abbr>, <abbr title="Heinrich Theodor Vierhaus">HTV</abbr>), p. 811.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-SamiSSZZ.html">DATE-2001-SamiSSZZ</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Exploiting data forwarding to reduce the power budget of VLIW embedded processors (<abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 252–257.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icdar.png" alt="ICDAR"/><a href="../ICDAR-2001-LehalSL.html">ICDAR-2001-LehalSL</a></dt><dd>A Shape Based Post Processor for Gurmukhi OCR (<abbr title="G. S. Lehal">GSL</abbr>, <abbr title="Chandan Singh">CS</abbr>, <abbr title="Ritu Lehal">RL</abbr>), pp. 1105–1109.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2001-SchnarrHL.html">PLDI-2001-SchnarrHL</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Facile: A Language and Compiler for High-Performance Processor Simulators (<abbr title="Eric Schnarr">ES</abbr>, <abbr title="Mark D. Hill">MDH</abbr>, <abbr title="James R. Larus">JRL</abbr>), pp. 321–331.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2001-LeeYKP.html">SAC-2001-LeeYKP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Processor reordering algorithms toward efficient GEN_BLOCK redistribution (<abbr title="Saeri Lee">SL</abbr>, <abbr title="Hyun-Gyoo Yook">HGY</abbr>, <abbr title="Mi-Soo Koo">MSK</abbr>, <abbr title="Myong-Soon Park">MSP</abbr>), pp. 539–543.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-CorbalEV.html">HPCA-2001-CorbalEV</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>DLP + TLP Processors for the Next Generation of Media Workloads (<abbr title="Jesús Corbal">JC</abbr>, <abbr title="Roger Espasa">RE</abbr>, <abbr title="Mateo Valero">MV</abbr>), pp. 219–228.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-KailasEA.html">HPCA-2001-KailasEA</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CARS: A New Code Generation Framework for Clustered ILP Processors (<abbr title="Krishnan Kailas">KK</abbr>, <abbr title="Kemal Ebcioglu">KE</abbr>, <abbr title="Ashok K. Agrawala">AKA</abbr>), pp. 133–143.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-MichaudS.html">HPCA-2001-MichaudS</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors (<abbr title="Pierre Michaud">PM</abbr>, <abbr title="André Seznec">AS</abbr>), pp. 27–36.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-ZillesS.html">HPCA-2001-ZillesS</a> <span class="tag"><a href="../tag/profiling.html" title="profiling">#profiling</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>A Programmable Co-Processor for Profiling (<abbr title="Craig B. Zilles">CBZ</abbr>, <abbr title="Gurindar S. Sohi">GSS</abbr>), pp. 241–252.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-OM-2001-CadotKLRS.html">LCTES-OM-2001-CadotKLRS</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ENSEMBLE: A Communication Layer for Embedded Multi-Processor Systems (<abbr title="Sidney Cadot">SC</abbr>, <abbr title="Frits Kuijlman">FK</abbr>, <abbr title="Koen Langendoen">KL</abbr>, <abbr title="Kees van Reeuwijk">KvR</abbr>, <abbr title="Henk J. Sips">HJS</abbr>), pp. 56–63.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-OM-2001-KimH.html">LCTES-OM-2001-KimH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Hybrid Run-time Power Management Technique for Real-time Embedded System with Voltage Scalable Processor (<abbr title="Minyoung Kim">MK</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), pp. 11–19.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-OM-2001-LeeEMC.html">LCTES-OM-2001-LeeEMC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>An Accurate Instruction-Level Energy Consumption Model for Embedded RISC Processors (<abbr title="Sheayun Lee">SL</abbr>, <abbr title="Andreas Ermedahl">AE</abbr>, <abbr title="Sang Lyul Min">SLM</abbr>, <abbr title="Naehyuck Chang">NC</abbr>), pp. 1–10.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-OM-2001-WagnerL.html">LCTES-OM-2001-WagnerL</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>C Compiler Design for an Industrial Network Processor (<abbr title="Jens Wagner">JW</abbr>, <abbr title="Rainer Leupers">RL</abbr>), pp. 155–164.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2001-SpalinkKPG.html">SOSP-2001-SpalinkKPG</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Building a Robust Software-Based Router Using Network Processors (<abbr title="Tammo Spalink">TS</abbr>, <abbr title="Scott Karlin">SK</abbr>, <abbr title="Larry L. Peterson">LLP</abbr>, <abbr title="Yitzchak Gottlieb">YG</abbr>), pp. 216–229.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-ChenDSSC.html">DAC-2000-ChenDSSC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Embedded hardware and software self-testing methodologies for processor cores (<abbr title="Li Chen">LC</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Pablo Sánchez">PS</abbr>, <abbr title="Krishna Sekar">KS</abbr>, <abbr title="Ying Cheng">YC</abbr>), pp. 625–630.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-GebotysGW.html">DAC-2000-GebotysGW</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power minimization derived from architectural-usage of VLIW processors (<abbr title="Catherine H. Gebotys">CHG</abbr>, <abbr title="Robert J. Gebotys">RJG</abbr>, <abbr title="S. Wiratunga">SW</abbr>), pp. 308–311.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-GoelL.html">DAC-2000-GoelL</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of an IBM CoreConnect processor local bus arbiter core (<abbr title="Amit Goel">AG</abbr>, <abbr title="William R. Lee">WRL</abbr>), pp. 196–200.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-Puig-MedinaEK.html">DAC-2000-Puig-MedinaEK</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of configurable processor cores (<abbr title="Marinés Puig-Medina">MPM</abbr>, <abbr title="Gülbin Ezer">GE</abbr>, <abbr title="Pavlos Konas">PK</abbr>), pp. 426–431.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-CatthoorDK.html">DATE-2000-CatthoorDK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/data%20transfer.html" title="data transfer">#data transfer</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>How to Solve the Current Memory Access and Data Transfer Bottlenecks: At the Processor Architecture or at the Compiler Level? (<abbr title="Francky Catthoor">FC</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Christoforos E. Kozyrakis">CEK</abbr>), pp. 426–433.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-GuptaGMC.html">DATE-2000-GuptaGMC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/program%20transformation.html" title="program transformation">#program transformation</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Analysis of High-Level Address Code Transformations for Programmable Processors (<abbr title="Sumit Gupta">SG</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>, <abbr title="Miguel Miranda">MM</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 9–13.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-HergenhanR.html">DATE-2000-HergenhanR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Static Timing Analysis of Embedded Software on Advanced Processor Architectures (<abbr title="André Hergenhan">AH</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 552–559.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-IshiharaY.html">DATE-2000-IshiharaY</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A Power Reduction Technique with Object Code Merging for Application Specific Embedded Processors (<abbr title="Tohru Ishihara">TI</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>), pp. 617–623.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-Leupers.html">DATE-2000-Leupers</a></dt><dd>Code Selection for Media Processors with SIMD Instructions (<abbr title="Rainer Leupers">RL</abbr>), pp. 4–8.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-PeesHM.html">DATE-2000-PeesHM</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Retargeting of Compiled Simulators for Digital Signal Processors Using a Machine Description Language (<abbr title="Stefan Pees">SP</abbr>, <abbr title="Andreas Hoffmann">AH</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 669–673.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-YooLJRCC.html">DATE-2000-YooLJRCC</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Hardware-Software Coverification by Optimistic Execution of Real Processor (<abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Jong-eun Lee">JeL</abbr>, <abbr title="Jinyong Jung">JJ</abbr>, <abbr title="Kyungseok Rha">KR</abbr>, <abbr title="Youngchul Cho">YC</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 663–668.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v4-2000-StofflerBF.html">ICPR-v4-2000-StofflerBF</a> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Real-Time Obstacle Avoidance Using an MPEG-Processor-Based Optic Flow Sensor (<abbr title="Norbert O. Stöffler">NOS</abbr>, <abbr title="Tim Burkert">TB</abbr>, <abbr title="Georg Färber">GF</abbr>), pp. 4161–4166.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2000-SnavelyT.html">ASPLOS-2000-SnavelyT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Symbiotic Jobscheduling for a Simultaneous Multithreading Processor (<abbr title="Allan Snavely">AS</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>), pp. 234–244.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2000-SundaramoorthyPR.html">ASPLOS-2000-SundaramoorthyPR</a> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Slipstream Processors: Improving both Performance and Fault Tolerance (<abbr title="Karthik Sundaramoorthy">KS</abbr>, <abbr title="Zachary Purser">ZP</abbr>, <abbr title="Eric Rotenberg">ER</abbr>), pp. 257–268.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2000-Kim.html">CC-2000-Kim</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Advanced Compiler Optimization for Calm RISC8 Low-End Embedded Processor (<abbr title="Dae-Hwan Kim">DHK</abbr>), pp. 173–188.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2000-WangTP.html">CC-2000-WangTP</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A Framework for Loop Distribution on Limited On-Chip Memory Processors (<abbr title="Lei Wang">LW</abbr>, <abbr title="Waibhav Tembe">WT</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 141–156.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2000-ChiuehP.html">HPCA-2000-ChiuehP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Cache Memory Design for Network Processors (<abbr title="Tzi-cker Chiueh">TcC</abbr>, <abbr title="Prashant Pradhan">PP</abbr>), pp. 409–418.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2000-LeeWY.html">HPCA-2000-LeeWY</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Decoupled Value Prediction on Trace Processors (<abbr title="Sang Jeong Lee">SJL</abbr>, <abbr title="Yuan Wang">YW</abbr>, <abbr title="Pen-Chung Yew">PCY</abbr>), pp. 231–240.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2000-MoshovosS.html">HPCA-2000-MoshovosS</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors (<abbr title="Andreas Moshovos">AM</abbr>, <abbr title="Gurindar S. Sohi">GSS</abbr>), pp. 301–312.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2000-TorrellasYN.html">HPCA-2000-TorrellasYN</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Toward a Cost-Effective DSM Organization That Exploits Processor-Memory Integration (<abbr title="Josep Torrellas">JT</abbr>, <abbr title="Liuxi Yang">LY</abbr>, <abbr title="Anthony-Trung Nguyen">ATN</abbr>), pp. 15–25.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2000-HeissRN.html">HPDC-2000-HeissRN</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Distributed Processor Allocation in Large PC Clusters (<abbr title="Hans-Ulrich Heiß">HUH</abbr>, <abbr title="César A. F. De Rose">CAFDR</abbr>, <abbr title="Philippe Olivier Alexandre Navaux">POAN</abbr>), pp. 288–289.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ismm.png" alt="ISMM"/><a href="../ISMM-2000-PlakalF.html">ISMM-2000-PlakalF</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/slicing.html" title="slicing">#slicing</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Concurrent Garbage Collection Using Program Slices on Multithreaded Processors (<abbr title="Manoj Plakal">MP</abbr>, <abbr title="Charles N. Fischer">CNF</abbr>), pp. 94–100.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2000-BairagiPA.html">LCTES-2000-BairagiPA</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>A Framework for Enhancing Code Quality in Limited Register Set Embedded Processors (<abbr title="Deepankar Bairagi">DB</abbr>, <abbr title="Santosh Pande">SP</abbr>, <abbr title="Dharma P. Agrawal">DPA</abbr>), pp. 81–95.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2000-ParkLLHK.html">LCTES-2000-ParkLLHK</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Power Efficient Cache Structure for Embedded Processors Based on the Dual Cache Structure (<abbr title="Gi-Ho Park">GHP</abbr>, <abbr title="Kil-Whan Lee">KWL</abbr>, <abbr title="Jae-Hyuk Lee">JHL</abbr>, <abbr title="Tack-Don Han">TDH</abbr>, <abbr title="Shin-Dug Kim">SDK</abbr>), pp. 162–177.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2000-CorbalanML.html">OSDI-2000-CorbalanML</a></dt><dd>Performance-Driven Processor Allocation (<abbr title="Julita Corbalán">JC</abbr>, <abbr title="Xavier Martorell">XM</abbr>, <abbr title="Jesús Labarta">JL</abbr>), pp. 59–73.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-AdarioRB.html">DAC-1999-AdarioRB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span></dt><dd>Dynamically Reconfigurable Architecture for Image Processor Applications (<abbr title="Alexandro M. S. Adário">AMSA</abbr>, <abbr title="Eduardo L. Roehe">ELR</abbr>, <abbr title="Sergio Bampi">SB</abbr>), pp. 623–628.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-AllenBS.html">DAC-1999-AllenBS</a></dt><dd>Converting a 64b PowerPC Processor from CMOS Bulk to SOI Technology (<abbr title="D. Allen">DA</abbr>, <abbr title="D. Behrends">DB</abbr>, <abbr title="B. Stanisic">BS</abbr>), pp. 892–897.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-Fisher.html">DAC-1999-Fisher</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Customized Instruction-Sets for Embedded Processors (<abbr title="Joseph A. Fisher">JAF</abbr>), pp. 253–257.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-GoodmanCD.html">DAC-1999-GoodmanCD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Design and Implementation of a Scalable Encryption Processor with Embedded Variable DC/DC Converter (<abbr title="James Goodman">JG</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>, <abbr title="Abram P. Dancy">APD</abbr>), pp. 855–860.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-TupuriKA.html">DAC-1999-TupuriKA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor (<abbr title="Raghuram S. Tupuri">RST</abbr>, <abbr title="Arun Krishnamachary">AK</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 647–652.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-AlippiFPS.html">DATE-1999-AlippiFPS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A DAG-Based Design Approach for Reconfigurable VLIW Processors (<abbr title="Cesare Alippi">CA</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>), pp. 778–779.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Leupers.html">DATE-1999-Leupers</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Exploiting Conditional Instructions in Code Generation for Embedded VLIW Processors (<abbr title="Rainer Leupers">RL</abbr>), p. 105–?.</dd> 
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1999-AilamakiDHW.html">VLDB-1999-AilamakiDHW</a> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>DBMSs on a Modern Processor: Where Does Time Go? (<abbr title="Anastassia Ailamaki">AA</abbr>, <abbr title="David J. DeWitt">DJD</abbr>, <abbr title="Mark D. Hill">MDH</abbr>, <abbr title="David A. Wood">DAW</abbr>), pp. 266–277.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icsme.png" alt="ICSME"/><a href="../ICSM-1999-JohnstoneSW.html">ICSM-1999-JohnstoneSW</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span></dt><dd>Experience Paper: Reverse Compilation of Digital Signal Processor Assembler Source to ANSI-C (<abbr title="Adrian Johnstone">AJ</abbr>, <abbr title="Elizabeth Scott">ES</abbr>, <abbr title="Tim Womack">TW</abbr>), pp. 316–325.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1999-CooperM.html">PLDI-1999-CooperM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Enhanced Code Compression for Embedded RISC Processors (<abbr title="Keith D. Cooper">KDC</abbr>, <abbr title="Nathaniel McIntosh">NM</abbr>), pp. 139–149.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-1999-AponWD.html">CIKM-1999-AponWD</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Learning Approach to Processor Allocation in Parallel Systems (<abbr title="Amy W. Apon">AWA</abbr>, <abbr title="Thomas D. Wagner">TDW</abbr>, <abbr title="Lawrence W. Dowdy">LWD</abbr>), pp. 531–537.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1999-DunningR.html">SAC-1999-DunningR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A Heuristic Cost Estimation Method for Optimizing Assignment of Tasks to Processors (<abbr title="Larry A. Dunning">LAD</abbr>, <abbr title="Sub Ramakrishnan">SR</abbr>), pp. 358–364.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-BrooksM.html">HPCA-1999-BrooksM</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance (<abbr title="David M. Brooks">DMB</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 13–22.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-DurbhakulaPA.html">HPCA-1999-DurbhakulaPA</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors (<abbr title="Murthy Durbhakula">MD</abbr>, <abbr title="Vijay S. Pai">VSP</abbr>, <abbr title="Sarita V. Adve">SVA</abbr>), pp. 23–32.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-HilyS.html">HPCA-1999-HilyS</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Out-of-Order Execution may not be Cost-Effective on Processors Featuring Simultaneous Multithreading (<abbr title="Sébastien Hily">SH</abbr>, <abbr title="André Seznec">AS</abbr>), pp. 64–67.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-JacobsonS.html">HPCA-1999-JacobsonS</a> <span class="tag"><a href="../tag/preprocessor.html" title="preprocessor">#preprocessor</a></span></dt><dd>Instruction Pre-Processing in Trace Processors (<abbr title="Quinn Jacobson">QJ</abbr>, <abbr title="James E. Smith">JES</abbr>), pp. 125–129.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-RotenbergJS.html">HPCA-1999-RotenbergJS</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span></dt><dd>A Study of Control Independence in Superscalar Processors (<abbr title="Eric Rotenberg">ER</abbr>, <abbr title="Quinn Jacobson">QJ</abbr>, <abbr title="James E. Smith">JES</abbr>), pp. 115–124.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-TullsenLEL.html">HPCA-1999-TullsenLEL</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor (<abbr title="Dean M. Tullsen">DMT</abbr>, <abbr title="Jack L. Lo">JLL</abbr>, <abbr title="Susan J. Eggers">SJE</abbr>, <abbr title="Henry M. Levy">HML</abbr>), pp. 54–58.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-WallaceTC.html">HPCA-1999-WallaceTC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Instruction Recycling on a Multiple-Path Processor (<abbr title="Steven Wallace">SW</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>, <abbr title="Brad Calder">BC</abbr>), pp. 44–53.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1999-CoadyOF.html">HPDC-1999-CoadyOF</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Embedded Network Processors to Implement Global Memory Management in a Workstation Cluster (<abbr title="Yvonne Coady">YC</abbr>, <abbr title="Joon Suan Ong">JSO</abbr>, <abbr title="Michael J. Feeley">MJF</abbr>), pp. 319–328.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-1999-EcksteinK.html">LCTES-1999-EcksteinK</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>Minimizing Cost of Local Variables Access for DSP-Processors (<abbr title="Erik Eckstein">EE</abbr>, <abbr title="Andreas Krall">AK</abbr>), pp. 20–27.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-1999-SchneiderF.html">LCTES-1999-SchneiderF</a> <span class="tag"><a href="../tag/abstract%20interpretation.html" title="abstract interpretation">#abstract interpretation</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Pipeline Behavior Prediction for Superscalar Processors by Abstract Interpretation (<abbr title="Jörn Schneider">JS</abbr>, <abbr title="Christian Ferdinand">CF</abbr>), pp. 35–44.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1999-BaumgartnerHSA.html">CAV-1999-BaumgartnerHSA</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Model Checking the IBM Gigahertz Processor: An Abstraction Algorithm for High-Performance Netlists (<abbr title="Jason Baumgartner">JB</abbr>, <abbr title="Tamir Heyman">TH</abbr>, <abbr title="Vigyan Singhal">VS</abbr>, <abbr title="Adnan Aziz">AA</abbr>), pp. 72–83.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1999-RameshB.html">CAV-1999-RameshB</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Validation of Pipelined Processor Designs Using Esterel Tools: A Case Study (<abbr title="S. Ramesh">SR</abbr>, <abbr title="Purandar Bhaduri">PB</abbr>), pp. 84–95.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-HilgenstockHONP.html">DAC-1998-HilgenstockHONP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>A Video Signal Processor for MIMD Multiprocessing (<abbr title="Jörg Hilgenstock">JH</abbr>, <abbr title="Klaus Herrmann">KH</abbr>, <abbr title="Jan Otterstedt">JO</abbr>, <abbr title="Dirk Niggemeyer">DN</abbr>, <abbr title="Peter Pirsch">PP</abbr>), pp. 50–55.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-KarkowskiC.html">DAC-1998-KarkowskiC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Design Space Exploration Algorithm for Heterogeneous Multi-Processor Embedded System Design (<abbr title="Ireneusz Karkowski">IK</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 82–87.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-LeeKPM.html">DAC-1998-LeeKPM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor (<abbr title="Chunho Lee">CL</abbr>, <abbr title="Johnson Kin">JK</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="William H. Mangione-Smith">WHMS</abbr>), pp. 321–326.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-TaylorQBDHHR.html">DAC-1998-TaylorQBDHHR</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor — The DEC Alpha 21264 Microprocessor (<abbr title="Scott A. Taylor">SAT</abbr>, <abbr title="Michael Quinn">MQ</abbr>, <abbr title="Darren Brown">DB</abbr>, <abbr title="Nathan Dohm">ND</abbr>, <abbr title="Scot Hildebrandt">SH</abbr>, <abbr title="James Huggins">JH</abbr>, <abbr title="Carl Ramey">CR</abbr>), pp. 638–643.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-FassnachtS.html">DATE-1998-FassnachtS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Timing Analysis and Optimization of a High-Performance CMOS Processor Chipset (<abbr title="Uwe Fassnacht">UF</abbr>, <abbr title="Jürgen Schietke">JS</abbr>), pp. 325–331.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-KoehlBLKP.html">DATE-1998-KoehlBLKP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Flat, Timing-Driven Design System for a High-Performance CMOS Processor Chipset (<abbr title="Jürgen Koehl">JK</abbr>, <abbr title="Ulrich Baur">UB</abbr>, <abbr title="Thomas Ludwig">TL</abbr>, <abbr title="Bernhard Kick">BK</abbr>, <abbr title="Thomas Pflueger">TP</abbr>), pp. 312–320.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-PandaDN.html">DATE-1998-PandaDN</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Data Cache Sizing for Embedded Processor Applications (<abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>), pp. 925–926.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-SalapuraG.html">DATE-1998-SalapuraG</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware/Software Co-Design of a Fuzzy RISC Processor (<abbr title="Valentina Salapura">VS</abbr>, <abbr title="Michael Gschwind">MG</abbr>), pp. 875–882.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-TomiyamaIIY.html">DATE-1998-TomiyamaIIY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Instruction Scheduling for Power Reduction in Processor-Based System Design (<abbr title="Hiroyuki Tomiyama">HT</abbr>, <abbr title="Tohru Ishihara">TI</abbr>, <abbr title="Akihiko Inoue">AI</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>), pp. 855–860.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-WahlV.html">DATE-1998-WahlV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>A VHDL SGRAM Model for the Validation Environment of a High Performance Graphic Processor (<abbr title="Michael G. Wahl">MGW</abbr>, <abbr title="Holger Völkel">HV</abbr>), pp. 937–938.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-1998-Bryant.html">TACAS-1998-Bryant</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Pipelined Processors (<abbr title="Randal E. Bryant">REB</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/csmr.png" alt="CSMR"/><a href="../CSMR-1998-OhtaMI.html">CSMR-1998-OhtaMI</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>On Constructing a Tool to Verify Programs for Processors Built in Machines (<abbr title="T. Ohta">TO</abbr>, <abbr title="N. Matsumara">NM</abbr>, <abbr title="Y. Itoh">YI</abbr>), pp. 52–59.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1998-StofflerS.html">ICPR-1998-StofflerS</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>An MPEG-processor-based robot vision system for real-time detection of moving objects by a moving observer (<abbr title="Norbert O. Stöffler">NOS</abbr>, <abbr title="Zoltan Schnepf">ZS</abbr>), pp. 477–481.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-1998-VijaykrishnanRG.html">ECOOP-1998-VijaykrishnanRG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>Object-Oriented Architectural Support for a Java Processor (<abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="N. Ranganathan">NR</abbr>, <abbr title="Ravi Gadekarla">RG</abbr>), pp. 330–354.</dd> <div class="pagevis" style="width:24px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1998-SimpsonS.html">SAC-1998-SimpsonS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A multiple processor approach to data compression (<abbr title="John L. Simpson">JLS</abbr>, <abbr title="Chaman L. Sabharwal">CLS</abbr>), pp. 641–649.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1998-FuJLC.html">ASPLOS-1998-FuJLC</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Value Speculation Scheduling for High Performance Processors (<abbr title="Chao-ying Fu">CyF</abbr>, <abbr title="Matthew D. Jennings">MDJ</abbr>, <abbr title="Sergei Y. Larin">SYL</abbr>, <abbr title="Thomas M. Conte">TMC</abbr>), pp. 262–271.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1998-RanganathanGAB.html">ASPLOS-1998-RanganathanGAB</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors (<abbr title="Parthasarathy Ranganathan">PR</abbr>, <abbr title="Kourosh Gharachorloo">KG</abbr>, <abbr title="Sarita V. Adve">SVA</abbr>, <abbr title="Luiz André Barroso">LAB</abbr>), pp. 307–318.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1998-SchnarrL.html">ASPLOS-1998-SchnarrL</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Out-Of-Order Processor Simulation Using Memoization (<abbr title="Eric Schnarr">ES</abbr>, <abbr title="James R. Larus">JRL</abbr>), pp. 283–294.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1998-HavankiBC.html">HPCA-1998-HavankiBC</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Treegion Scheduling for Wide Issue Processors (<abbr title="William A. Havanki">WAH</abbr>, <abbr title="Sanjeev Banerjia">SB</abbr>, <abbr title="Thomas M. Conte">TMC</abbr>), pp. 266–276.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1998-TsaiJNY.html">HPCA-1998-TsaiJNY</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Performance Study of a Concurrent Multithreaded Processor (<abbr title="Jenn-Yuan Tsai">JYT</abbr>, <abbr title="Zhenzhen Jiang">ZJ</abbr>, <abbr title="Eric Ness">EN</abbr>, <abbr title="Pen-Chung Yew">PCY</abbr>), pp. 24–35.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1998-TubellaG.html">HPCA-1998-TubellaG</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Control Speculation in Multithreaded Processors through Dynamic Loop Detection (<abbr title="Jordi Tubella">JT</abbr>, <abbr title="Antonio González">AG</abbr>), pp. 14–23.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1998-NieplochaFD.html">HPDC-1998-NieplochaFD</a></dt><dd>Distant I/O: One-Sided Access to Secondary Storage on Remote Processors (<abbr title="Jarek Nieplocha">JN</abbr>, <abbr title="Ian T. Foster">ITF</abbr>, <abbr title="Holger Dachsel">HD</abbr>), pp. 148–154.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1998-Camilleri.html">CAV-1998-Camilleri</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/theorem%20proving.html" title="theorem proving">#theorem proving</a></span></dt><dd>A Role for Theorem Proving in Multi-Processor Design (<abbr title="Albert John Camilleri">AJC</abbr>), pp. 45–48.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1998-SawadaH.html">CAV-1998-SawadaH</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/precise.html" title="precise">#precise</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Processor Verification with Precise Exeptions and Speculative Execution (<abbr title="Jun Sawada">JS</abbr>, <abbr title="Warren A. Hunt Jr.">WAHJ</abbr>), pp. 135–146.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-HartoogRRDDHK.html">DAC-1997-HartoogRRDDHK</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign (<abbr title="Mark R. Hartoog">MRH</abbr>, <abbr title="James A. Rowson">JAR</abbr>, <abbr title="Prakash D. Reddy">PDR</abbr>, <abbr title="Soumya Desai">SD</abbr>, <abbr title="Douglas D. Dunlop">DDD</abbr>, <abbr title="Edwin A. Harcourt">EAH</abbr>, <abbr title="Neeti Khullar">NK</abbr>), pp. 303–306.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-KimKP.html">DAC-1997-KimKP</a> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Application Specific Programmable Processors (<abbr title="Kyosun Kim">KK</abbr>, <abbr title="Ramesh Karri">RK</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 353–358.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-LiemCSPJGLFB.html">DAC-1997-LiemCSPJGLFB</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor (<abbr title="Clifford Liem">CL</abbr>, <abbr title="Marco Cornero">MC</abbr>, <abbr title="Miguel Santana">MS</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>, <abbr title="Jean-Marc Gentit">JMG</abbr>, <abbr title="Jean Lopez">JL</abbr>, <abbr title="Xavier Figari">XF</abbr>, <abbr title="Laurent Bergher">LB</abbr>), pp. 780–785.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-Marwedel.html">DAC-1997-Marwedel</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Code Generation for Core Processors (<abbr title="Peter Marwedel">PM</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-KarthikeyanN.html">EDTC-1997-KarthikeyanN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>An asynchronous architecture for digital signal processors (<abbr title="M. R. Karthikeyan">MRK</abbr>, <abbr title="Soumitra Kumar Nandy">SKN</abbr>), p. 615.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-LeijtenMTJ.html">EDTC-1997-LeijtenMTJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/data-driven.html" title="data-driven">#data-driven</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>PROPHID: a data-driven multi-processor architecture for high-performance DSP (<abbr title="Jeroen A. J. Leijten">JAJL</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Adwin H. Timmer">AHT</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), p. 611.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-LeupersM.html">EDTC-1997-LeupersM</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Retargetable generation of code selectors from HDL processor models (<abbr title="Rainer Leupers">RL</abbr>, <abbr title="Peter Marwedel">PM</abbr>), pp. 140–144.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-LiemPJ.html">EDTC-1997-LiemPJ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ReCode: the design and re-design of the instruction codes for embedded instruction-set processors (<abbr title="Clifford Liem">CL</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), p. 612.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-PandaDN.html">EDTC-1997-PandaDN</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient utilization of scratch-pad memory in embedded processor applications (<abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>), pp. 7–11.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-SmeetsAEK.html">EDTC-1997-SmeetsAEK</a> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>Delay management for programmable video signal processors (<abbr title="M. L. G. Smeets">MLGS</abbr>, <abbr title="Emile H. L. Aarts">EHLA</abbr>, <abbr title="Gerben Essink">GE</abbr>, <abbr title="Erwin A. de Kock">EAdK</abbr>), pp. 126–133.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-1997-EijkBEA.html">TACAS-1997-EijkBEA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>The Term Processor Generator Kimwitu (<abbr title="Peter van Eijk">PvE</abbr>, <abbr title="Axel Belinfante">AB</abbr>, <abbr title="Henk Eertink">HE</abbr>, <abbr title="Henk Alblas">HA</abbr>), pp. 96–111.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-1997-MehrotraHK.html">CIKM-1997-MehrotraHK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Dealing with Partial Failures in Multiple Processor Primary-Backup Systems (<abbr title="Sharad Mehrotra">SM</abbr>, <abbr title="Kexiang Hu">KH</abbr>, <abbr title="Simon M. Kaplan">SMK</abbr>), pp. 371–378.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-LiMII.html">SAC-1997-LiMII</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Booking heterogeneous processor resources to reduce communication overhead (<abbr title="Dingchao Li">DL</abbr>, <abbr title="Akira Mizuno">AM</abbr>, <abbr title="Yuji Iwahori">YI</abbr>, <abbr title="Naohiro Ishii">NI</abbr>), pp. 354–360.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-Liu.html">SAC-1997-Liu</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Performance evaluation of processor allocation algorithms for parallel query execution (<abbr title="Kevin H. Liu">KHL</abbr>), pp. 393–402.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-LiuLS.html">SAC-1997-LiuLS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>An efficient processor partitioning and thread mapping strategy for mesh-connected multiprocessor systems (<abbr title="Hong Liu">HL</abbr>, <abbr title="Wei-Ming Lin">WML</abbr>, <abbr title="Yongsheng Song">YS</abbr>), pp. 403–412.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-BhandarkarD.html">HPCA-1997-BhandarkarD</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Characterization of the Pentium(r) Pro Processor (<abbr title="Dileep Bhandarkar">DB</abbr>, <abbr title="Jianxun Jason Ding">JJD</abbr>), pp. 288–299.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-JacobsonBSS.html">HPCA-1997-JacobsonBSS</a> <span class="tag"><a href="../tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Control Flow Speculation in Multiscalar Processors (<abbr title="Quinn Jacobson">QJ</abbr>, <abbr title="Steve Bennett">SB</abbr>, <abbr title="Nikhil Sharma">NS</abbr>, <abbr title="James E. Smith">JES</abbr>), pp. 218–229.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-NoonburgS.html">HPCA-1997-NoonburgS</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Framework for Statistical Modeling of Superscalar Processor Performance (<abbr title="Derek B. Noonburg">DBN</abbr>, <abbr title="John Paul Shen">JPS</abbr>), pp. 298–309.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-WolfeFDF.html">HPCA-1997-WolfeFDF</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>Datapath Design for a VLIW Video Signal Processor (<abbr title="Andrew Wolfe">AW</abbr>, <abbr title="Jason Fritts">JF</abbr>, <abbr title="Santanu Dutta">SD</abbr>, <abbr title="Edil S. Tavares Fernandes">ESTF</abbr>), pp. 24–35.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1997-Downey.html">HPDC-1997-Downey</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Parallel Workload Model and its Implications for Processor Allocation (<abbr title="Allen B. Downey">ABD</abbr>), pp. 112–123.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1997-SiuS.html">HPDC-1997-SiuS</a> <span class="tag"><a href="../tag/design%20pattern.html" title="design pattern">#design pattern</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design Patterns for Parallel Computing using a Network of Processors (<abbr title="Stephen Siu">SS</abbr>, <abbr title="Ajit Singh">AS</abbr>), pp. 293–304.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-CasaubieilhMBBPRBEMBB.html">DAC-1996-CasaubieilhMBBPRBEMBB</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification Methodology of Chameleon Processor (<abbr title="Françoise Casaubieilh">FC</abbr>, <abbr title="Anthony McIsaac">AM</abbr>, <abbr title="Mike Benjamin">MB</abbr>, <abbr title="Mike Bartley">MB</abbr>, <abbr title="François Pogodalla">FP</abbr>, <abbr title="Frédéric Rocheteau">FR</abbr>, <abbr title="Mohamed Belhadj">MB</abbr>, <abbr title="Jeremy Eggleton">JE</abbr>, <abbr title="Gérard Mas">GM</abbr>, <abbr title="Geoff Barrett">GB</abbr>, <abbr title="Christian Berthet">CB</abbr>), pp. 421–426.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ErcanliP.html">DAC-1996-ErcanliP</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Register File and Scheduling Model for Application Specific Processor Synthesis (<abbr title="Ehat Ercanli">EE</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 35–40.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-PopescuM.html">DAC-1996-PopescuM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Innovative Verification Strategy Reduces Design Cycle Time for High-End Sparc Processor (<abbr title="Val Popescu">VP</abbr>, <abbr title="Bill McNamara">BM</abbr>), pp. 311–314.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-SrivastavaP.html">DAC-1996-SrivastavaP</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Power Optimization in Programmable Processors and ASIC Implementations of Linear Systems: Transformation-based Approach (<abbr title="Mani B. Srivastava">MBS</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pods.png" alt="PODS"/><a href="../PODS-1996-LevyRU.html">PODS-1996-LevyRU</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Answering Queries Using Limited External Processors (<abbr title="Alon Y. Levy">AYL</abbr>, <abbr title="Anand Rajaraman">AR</abbr>, <abbr title="Jeffrey D. Ullman">JDU</abbr>), pp. 227–237.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1996-Agarwal.html">SIGMOD-1996-Agarwal</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>A Super Scalar Sort Algorithm for RISC Processors (<abbr title="Ramesh C. Agarwal">RCA</abbr>), pp. 240–246.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1996-RysNS.html">VLDB-1996-RysNS</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Intra-Transaction Parallelism in the Mapping of an Object Model to a Relational Multi-Processor System (<abbr title="Michael Rys">MR</abbr>, <abbr title="Moira C. Norrie">MCN</abbr>, <abbr title="Hans-Jörg Schek">HJS</abbr>), pp. 460–471.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-1996-PageJAA.html">CHI-1996-PageJAA</a> <span class="tag"><a href="../tag/word.html" title="word">#word</a></span></dt><dd>User Customization of a Word Processor (<abbr title="Stanley R. Page">SRP</abbr>, <abbr title="Todd J. Johnsgard">TJJ</abbr>, <abbr title="Uhl Albert">UA</abbr>, <abbr title="C. Dennis Allen">CDA</abbr>), pp. 340–346.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-FerrariBG.html">ICPR-1996-FerrariBG</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span></dt><dd>A VLSI array processor accelerator for k-NN classification (<abbr title="Alberto Ferrari">AF</abbr>, <abbr title="Michele Borgatti">MB</abbr>, <abbr title="Roberto Guerrieri">RG</abbr>), pp. 723–727.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-RanganathanBV.html">ICPR-1996-RanganathanBV</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>A dynamic frequency linear array processor for image processing (<abbr title="N. Ranganathan">NR</abbr>, <abbr title="N. Bhavanishankar">NB</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>), pp. 611–615.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-YamashitaFO.html">ICPR-1996-YamashitaFO</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>An integrated memory array processor with a synchronous-DRAM interface for real-time vision applications (<abbr title="Nobuyuki Yamashita">NY</abbr>, <abbr title="Yoshihiro Fujita">YF</abbr>, <abbr title="Shin'ichiro Okazaki">SO</abbr>), pp. 575–580.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1996-GuilfoyleHSB.html">SEKE-1996-GuilfoyleHSB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/knowledge%20base.html" title="knowledge base">#knowledge base</a></span></dt><dd>Implementation of Selected Data/Knowledge-Base Algorithms on a Digital Optoelectronic Processor (<abbr title="Peter S. Guilfoyle">PSG</abbr>, <abbr title="John M. Hessenbruch">JMH</abbr>, <abbr title="Richard V. Stone">RVS</abbr>, <abbr title="P. Bruce Berra">PBB</abbr>), pp. 571–576.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1996-PaiRAH.html">ASPLOS-1996-PaiRAH</a> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>An Evaluation of Memory Consistency Models for Shared-Memory Systems with ILP Processors (<abbr title="Vijay S. Pai">VSP</abbr>, <abbr title="Parthasarathy Ranganathan">PR</abbr>, <abbr title="Sarita V. Adve">SVA</abbr>, <abbr title="Tracy Harton">TH</abbr>), pp. 12–23.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1996-SaghirCL.html">ASPLOS-1996-SaghirCL</a></dt><dd>Exploiting Dual Data-Memory Banks in Digital Signal Processors (<abbr title="Mazen A. R. Saghir">MARS</abbr>, <abbr title="Paul Chow">PC</abbr>, <abbr title="Corinna G. Lee">CGL</abbr>), pp. 234–243.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-FarkasJC.html">HPCA-1996-FarkasJC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Register File Design Considerations in Dynamically Scheduled Processors (<abbr title="Keith I. Farkas">KIF</abbr>, <abbr title="Norman P. Jouppi">NPJ</abbr>, <abbr title="Paul Chow">PC</abbr>), pp. 40–51.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-IyengarTB.html">HPCA-1996-IyengarTB</a> <span class="tag"><a href="../tag/infinity.html" title="infinity">#infinity</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Representative Traces for Processor Models with Infinite Cache (<abbr title="Vijay S. Iyengar">VSI</abbr>, <abbr title="Louise Trevillyan">LT</abbr>, <abbr title="Pradip Bose">PB</abbr>), pp. 62–72.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-AharonGLLMMMS.html">DAC-1995-AharonGLLMMMS</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Test Program Generation for Functional Verification of PowerPC Processors in IBM (<abbr title="Aharon Aharon">AA</abbr>, <abbr title="Dave Goodman">DG</abbr>, <abbr title="Moshe Levinger">ML</abbr>, <abbr title="Yossi Lichtenstein">YL</abbr>, <abbr title="Yossi Malka">YM</abbr>, <abbr title="Charlotte Metzger">CM</abbr>, <abbr title="Moshe Molcho">MM</abbr>, <abbr title="Gil Shurek">GS</abbr>), pp. 279–285.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-Albrecht.html">DAC-1995-Albrecht</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Concurrent Design Methodology and Configuration Management of the SIEMENS EWSD — CCS7E Processor System Simulation (<abbr title="Thomas W. Albrecht">TWA</abbr>), pp. 222–227.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-WalkerG.html">DAC-1995-WalkerG</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Asynchronous, Distributed Event Driven Simulation Algorithm for Execution of VHDL on Parallel Processors (<abbr title="Peter A. Walker">PAW</abbr>, <abbr title="Sumit Ghosh">SG</abbr>), pp. 144–150.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icdar.png" alt="ICDAR"/><a href="../ICDAR-v2-1995-KimLK.html">ICDAR-v2-1995-KimLK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>Parallel hardware implementation of handwritten character recognition system on wavefront array processor architecture (<abbr title="Young-Joon Kim">YJK</abbr>, <abbr title="Seong-Whan Lee">SWL</abbr>, <abbr title="Myung-Won Kim">MWK</abbr>), pp. 715–718.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icdar.png" alt="ICDAR"/><a href="../ICDAR-v2-1995-RheeF.html">ICDAR-v2-1995-RheeF</a> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span></dt><dd>Intelligent document assistant processor for pen-based computing systems (<abbr title="Phill K. Rhee">PKR</abbr>, <abbr title="T. Fujisaki">TF</abbr>), pp. 1065–1068.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-1995-ArditiC.html">ECOOP-1995-ArditiC</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>An Object-Oriented Framework for the Formal Verification of Processors (<abbr title="Laurent Arditi">LA</abbr>, <abbr title="Hélène Collavizza">HC</abbr>), pp. 215–234.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-1995-DriesenHV.html">ECOOP-1995-DriesenHV</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Message Dispatch on Pipelined Processors (<abbr title="Karel Driesen">KD</abbr>, <abbr title="Urs Hölzle">UH</abbr>, <abbr title="Jan Vitek">JV</abbr>), pp. 253–282.</dd> <div class="pagevis" style="width:29px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1995-GandolfiGMR.html">SAC-1995-GandolfiGMR</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span></dt><dd>Design of a VLSI very high speed reconfigurable digital fuzzy processor (<abbr title="Enzo Gandolfi">EG</abbr>, <abbr title="Alessandro Gabrielli">AG</abbr>, <abbr title="Massimo Masetti">MM</abbr>, <abbr title="Marco Russo">MR</abbr>), pp. 477–481.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1995-Purdom.html">SAC-1995-Purdom</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Implementing a system on a shared memory parallel processor (<abbr title="Robert E. Purdom">REP</abbr>), pp. 187–190.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-FarkasJC.html">HPCA-1995-FarkasJC</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>How Useful Are Non-Blocking Loads, Stream Buffers and Speculative Execution in Multiple Issue Processors? (<abbr title="Keith I. Farkas">KIF</abbr>, <abbr title="Norman P. Jouppi">NPJ</abbr>, <abbr title="Paul Chow">PC</abbr>), pp. 78–89.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-FiskeD.html">HPCA-1995-FiskeD</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Thread Prioritization: A Thread Scheduling Mechanism for Multiple-Context Parallel Processors (<abbr title="Stuart Fiske">SF</abbr>, <abbr title="William J. Dally">WJD</abbr>), pp. 210–221.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-HurSFOK.html">HPCA-1995-HurSFOK</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Massively Parallel Array Processor for Logic, Fault, and Design Error Simulation (<abbr title="Youngmin Hur">YH</abbr>, <abbr title="Stephen A. Szygenda">SAS</abbr>, <abbr title="E. Scott Fehr">ESF</abbr>, <abbr title="Granville E. Ott">GEO</abbr>, <abbr title="Sungho Kang">SK</abbr>), pp. 340–347.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-KawanoKTA.html">HPCA-1995-KawanoKTA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Fine-Grain Multi-Thread Processor Architecture for Massively Parallel Processing (<abbr title="Tetsuo Kawano">TK</abbr>, <abbr title="Shigeru Kusakabe">SK</abbr>, <abbr title="Rin-ichiro Taniguchi">RiT</abbr>, <abbr title="Makoto Amamiya">MA</abbr>), pp. 308–317.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-Lee.html">HPCA-1995-Lee</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span></dt><dd>Memory Access Reordering in Vector Processors (<abbr title="De-Lei Lee">DLL</abbr>), pp. 380–389.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-LiC.html">HPCA-1995-LiC</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>The Effects of STEF in Finely Parallel Multithreaded Processors (<abbr title="Yamin Li">YL</abbr>, <abbr title="Wanming Chu">WC</abbr>), pp. 318–325.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-Weiss.html">HPCA-1995-Weiss</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/queue.html" title="queue">#queue</a></span></dt><dd>Implementing Register Interlocks in Parallel-Pipeline Multiple Instruction Queue, Superscalar Processors (<abbr title="Shlomo Weiss">SW</abbr>), pp. 14–21.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCT-RTS-1995-NilsenR.html">LCT-RTS-1995-NilsenR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-Case Execution Time Analysis on Modern Processors (<abbr title="Kelvin D. Nilsen">KDN</abbr>, <abbr title="Bernt Rygg">BR</abbr>), pp. 20–30.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1995-NiehL.html">SOSP-1995-NiehL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SMART: A Processor Scheduler for Multimedia Applications (<abbr title="Jason Nieh">JN</abbr>, <abbr title="Monica S. Lam">MSL</abbr>), p. 233.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-Casavant.html">DAC-1994-Casavant</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>MIST — A Design Aid for Programmable Pipelined Processors (<abbr title="Albert E. Casavant">AEC</abbr>), pp. 532–536.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-TeraiGNSO.html">DAC-1994-TeraiGNSO</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1 (<abbr title="Hidekazu Terai">HT</abbr>, <abbr title="Kazutoshi Gemma">KG</abbr>, <abbr title="Yohsuke Nagao">YN</abbr>, <abbr title="Yasuo Satoh">YS</abbr>, <abbr title="Yasuhiro Ohno">YO</abbr>), pp. 262–269.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-CoulombP.html">EDAC-1994-CoulombP</a> <span class="tag"><a href="../tag/fourier.html" title="fourier">#fourier</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>PLFP256 A Pipelined Fourier Processor (<abbr title="Pierre Coulomb">PC</abbr>, <abbr title="François Pogodalla">FP</abbr>), pp. 245–249.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-SarmientoE.html">EDAC-1994-SarmientoE</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Implementation of a CORDIC Processor for CFFT Computation in Gallium Arsenide Technology (<abbr title="Roberto Sarmiento">RS</abbr>, <abbr title="Kamran Eshraghian">KE</abbr>), pp. 238–244.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1994-KrollW.html">SIGMOD-1994-KrollW</a></dt><dd>Distributing a Search Tree Among a Growing Number of Processors (<abbr title="Brigitte Kröll">BK</abbr>, <abbr title="Peter Widmayer">PW</abbr>), pp. 265–276.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-1994-HarcourtMC.html">SAS-1994-HarcourtMC</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>From Processor Timing Specifications to Static Intruction Scheduling (<abbr title="Edwin A. Harcourt">EAH</abbr>, <abbr title="Jon Mauney">JM</abbr>, <abbr title="Todd A. Cook">TAC</abbr>), pp. 116–130.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1994-Rodriguez.html">SAC-1994-Rodriguez</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A minimal TTL processor for architecture exploration (<abbr title="Bradford J. Rodriguez">BJR</abbr>), pp. 338–340.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1994-WarwickT.html">SAC-1994-WarwickT</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using a genetic algorithm to tackle the processors configuration problem (<abbr title="Terry Warwick">TW</abbr>, <abbr title="Edward P. K. Tsang">EPKT</abbr>), pp. 217–221.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1994-MoralesA.html">HPDC-1994-MoralesA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Design of a Header Processor for the PSi Implementation of the Logical Link Control Protocol in LANs (<abbr title="Fernando A. Morales">FAM</abbr>, <abbr title="Hosame Abu-Amara">HAA</abbr>), pp. 270–277.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1994-AraujoR.html">ICLP-1994-AraujoR</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>PDP: Prolog Distributed Processor for Independent AND/OR Parallel Execution of Prolog (<abbr title="Lourdes Araujo">LA</abbr>, <abbr title="José J. Ruz">JJR</abbr>), pp. 142–156.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-CloutierT.html">DAC-1993-CloutierT</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Pipelined Instruction Set Processors (<abbr title="Richard J. Cloutier">RJC</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 583–588.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1993-FushimiK.html">SIGMOD-1993-FushimiK</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>GREO: A Commercial Database Processor Based on A Pipelined Hardware Sorter (<abbr title="Shinya Fushimi">SF</abbr>, <abbr title="Masaru Kitsuregawa">MK</abbr>), pp. 449–452.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1993-LoCRY.html">SIGMOD-1993-LoCRY</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>On Optimal Processor Allocation to Support Pipelined Hash Joins (<abbr title="Ming-Ling Lo">MLL</abbr>, <abbr title="Ming-Syan Chen">MSC</abbr>, <abbr title="Chinya V. Ravishankar">CVR</abbr>, <abbr title="Philip S. Yu">PSY</abbr>), pp. 69–78.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FME-1993-Barrett.html">FME-1993-Barrett</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Model Checking in Practice — The T9000 Virtual Channel Processor (<abbr title="Geoff Barrett">GB</abbr>), pp. 129–147.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-1993-GlasgowN.html">AdaEurope-1993-GlasgowN</a></dt><dd>Data Compatibility in a Heterogeneous Processor Environment (<abbr title="Michael J. Glasgow">MJG</abbr>, <abbr title="Brian D. Nettleton">BDN</abbr>), pp. 197–215.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-HuangD.html">DAC-1992-HuangD</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers (<abbr title="Ing-Jer Huang">IJH</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 135–140.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1992-AjtaiM.html">STOC-1992-AjtaiM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>A Deterministic Poly(log log N)-Time N-Processor Algorithm for Linear Programming in Fixed Dimension (<abbr title="Miklós Ajtai">MA</abbr>, <abbr title="Nimrod Megiddo">NM</abbr>), pp. 327–338.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-1992-Mangold.html">AdaEurope-1992-Mangold</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>AMPATS — A Multi Processor Ada Tool Set (<abbr title="Karlotto Mangold">KM</abbr>), pp. 300–311.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1992-TaT.html">SEKE-1992-TaT</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Layout Algorithms for DFD Processors (<abbr title="K. P. Ta">KPT</abbr>, <abbr title="T. C. Tan">TCT</abbr>), pp. 567–573.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1992-HenryJ.html">ASPLOS-1992-HenryJ</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>A Tightly-Coupled Processor-Network Interface (<abbr title="Dana S. Henry">DSH</abbr>, <abbr title="Christopher F. Joerg">CFJ</abbr>), pp. 111–122.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1992-MahlkeCHRS.html">ASPLOS-1992-MahlkeCHRS</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Sentinel Scheduling for VLIW and Superscalar Processors (<abbr title="Scott A. Mahlke">SAM</abbr>, <abbr title="William Y. Chen">WYC</abbr>, <abbr title="Wen-mei W. Hwu">WmWH</abbr>, <abbr title="B. Ramakrishna Rau">BRR</abbr>, <abbr title="Michael S. Schlansker">MSS</abbr>), pp. 238–247.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1991-AspnesHS.html">STOC-1991-AspnesHS</a> <span class="tag"><a href="../tag/coordination.html" title="coordination">#coordination</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Counting Networks and Multi-Processor Coordination (<abbr title="James Aspnes">JA</abbr>, <abbr title="Maurice Herlihy">MH</abbr>, <abbr title="Nir Shavit">NS</abbr>), pp. 348–358.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1991-CoffmanG.html">STOC-1991-CoffmanG</a> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Proof of the 4/3 Conjecture for Preemptive vs. Nonpreemptive Two-Processor Scheduling (<abbr title="Edward G. Coffman Jr.">EGCJ</abbr>, <abbr title="M. R. Garey">MRG</abbr>), pp. 241–248.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1991-JungSS.html">ICALP-1991-JungSS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/precedence.html" title="precedence">#precedence</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A Parallel Algorithm for Two Processors Precedence Constraint Scheduling (<abbr title="Hermann Jung">HJ</abbr>, <abbr title="Maria J. Serna">MJS</abbr>, <abbr title="Paul G. Spirakis">PGS</abbr>), pp. 417–428.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1991-RaviAK.html">ICALP-1991-RaviAK</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Ordering Problems Approximated: Single-Processor Scheduling and Interval Graph Completion (<abbr title="R. Ravi">RR</abbr>, <abbr title="Ajit Agrawal">AA</abbr>, <abbr title="Philip N. Klein">PNK</abbr>), pp. 751–762.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-LeeKB.html">ASPLOS-1991-LeeKB</a> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>The Floating-Point Performance of a Superscalar SPARC Processor (<abbr title="Roland L. Lee">RLL</abbr>, <abbr title="Alex Y. Kwok">AYK</abbr>, <abbr title="Faye A. Briggs">FAB</abbr>), pp. 28–37.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-SohiF.html">ASPLOS-1991-SohiF</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>High-Bandwidth Data Memory Systems for Superscalar Processors (<abbr title="Gurindar S. Sohi">GSS</abbr>, <abbr title="Manoj Franklin">MF</abbr>), pp. 53–62.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1991-BakewellQW.html">PPoPP-1991-BakewellQW</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Mapping Concurrent Programs to VLIW Processors (<abbr title="Hester Bakewell">HB</abbr>, <abbr title="Donna J. Quammen">DJQ</abbr>, <abbr title="Pearl Y. Wang">PYW</abbr>), pp. 21–27.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1991-VaswaniZ.html">SOSP-1991-VaswaniZ</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>The Implications of Cache Affinity on Processor Scheduling for Multiprogrammed, Shared Memory Multiprocessors (<abbr title="Raj Vaswani">RV</abbr>, <abbr title="John Zahorjan">JZ</abbr>), pp. 26–40.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-BreternitzS.html">DAC-1990-BreternitzS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Architecture Synthesis of High-Performance Application-Specific Processors (<abbr title="Mauricio Breternitz Jr.">MBJ</abbr>, <abbr title="John Paul Shen">JPS</abbr>), pp. 542–548.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1990-Nickerson.html">PLDI-1990-Nickerson</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Graph Coloring Register Allocation for Processors with Multi-Register Operands (<abbr title="Brian R. Nickerson">BRN</abbr>), pp. 40–52.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-1990-CringeanEMW.html">SIGIR-1990-CringeanEMW</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Parallel Text Searching in Serial Files Using a Processor Farm (<abbr title="Janey K. Cringean">JKC</abbr>, <abbr title="Roger England">RE</abbr>, <abbr title="Gordon A. Manson">GAM</abbr>, <abbr title="Peter Willett">PW</abbr>), pp. 429–453.</dd> <div class="pagevis" style="width:24px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1990-Kastens.html">CC-1990-Kastens</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Compilation for Instruction Parallel Processors (<abbr title="Uwe Kastens">UK</abbr>), pp. 26–41.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1989-ChenC.html">SEKE-1989-ChenC</a></dt><dd>Assignment of Objects in a Dual Processor System with Limited Objects (<abbr title="Hsing-Lung Chen">HLC</abbr>, <abbr title="Shi-Kuo Chang">SKC</abbr>), pp. 85–92.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-Gupta.html">ASPLOS-1989-Gupta</a> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span></dt><dd>The Fuzzy Barrier: A Mechanism for High Speed Synchronization of Processors (<abbr title="Rajiv Gupta">RG</abbr>), pp. 54–63.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-Roos.html">ASPLOS-1989-Roos</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A Real-Time Support Processor for Ada Tasking (<abbr title="Joachim Roos">JR</abbr>), pp. 162–171.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-BergstraesserGHW.html">DAC-1988-BergstraesserGHW</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>SMART: Tools and Methods for Synthesis of VLSI Chips with Processor Architecture (<abbr title="Thomas Bergstraesser">TB</abbr>, <abbr title="Jürgen Gessner">JG</abbr>, <abbr title="Karlheinz Hafner">KH</abbr>, <abbr title="Stefan Wallstab">SW</abbr>), pp. 654–657.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Razouk.html">DAC-1988-Razouk</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/petri%20net.html" title="petri net">#petri net</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>The Use of Petri Nets for Modeling Pipelined Processors (<abbr title="Rami R. Razouk">RRR</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-SaitohINKMHHK.html">DAC-1988-SaitohINKMHHK</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Logic Simulation System Using Simulation Processor (SP) (<abbr title="Minoru Saitoh">MS</abbr>, <abbr title="Kenji Iwata">KI</abbr>, <abbr title="Akiko Nokamura">AN</abbr>, <abbr title="Makoto Kakegawa">MK</abbr>, <abbr title="Junichi Masuda">JM</abbr>, <abbr title="Hirofumi Hamamura">HH</abbr>, <abbr title="Fumiyasu Hirose">FH</abbr>, <abbr title="Nobuaki Kawato">NK</abbr>), pp. 225–230.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1988-BarbacciWW.html">ICSE-1988-BarbacciWW</a> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Programming at the Processor-Memory-Switch Level (<abbr title="Mario Barbacci">MB</abbr>, <abbr title="Charles B. Weinstock">CBW</abbr>, <abbr title="Jeannette M. Wing">JMW</abbr>), pp. 19–29.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1988-MathurK.html">ICSE-1988-MathurK</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling Mutation on a Vector Processor (<abbr title="Aditya P. Mathur">APM</abbr>, <abbr title="Edward W. Krauser">EWK</abbr>), pp. 154–161.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPEALS-1988-LeBlancSB.html">PPEALS-1988-LeBlancSB</a> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Large-Scale Parallel Programming: Experience with the BBN Butterfly Parallel Processor (<abbr title="Thomas J. LeBlanc">TJL</abbr>, <abbr title="Michael L. Scott">MLS</abbr>, <abbr title="Christopher M. Brown">CMB</abbr>), pp. 161–172.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSCP-1988-AlkalajS88.html">JICSCP-1988-AlkalajS88</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>An Architectural Model for a Flat Concurrent Prolog Processor (<abbr title="Leon Alkalaj">LA</abbr>, <abbr title="Ehud Y. Shapiro">EYS</abbr>), pp. 1277–1297.</dd> <div class="pagevis" style="width:20px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSCP-1988-ChuM88.html">JICSCP-1988-ChuM88</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SWIFT: A New Symbolic Processor (<abbr title="D. A. Chu">DAC</abbr>, <abbr title="F. G. McCabe">FGM</abbr>), pp. 1415–1427.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSCP-1988-KurosawaYAB88.html">JICSCP-1988-KurosawaYAB88</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>Instruction Architecture for a High Performance Integrated Prolog Processor IPP (<abbr title="Ken-ichi Kurosawa">KiK</abbr>, <abbr title="S. Yamaguchi">SY</abbr>, <abbr title="Shigeo Abe">SA</abbr>, <abbr title="Tadaaki Bandoh">TB</abbr>), pp. 1506–1530.</dd> <div class="pagevis" style="width:24px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-1987-RasmussenW.html">SIGIR-1987-RasmussenW</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Non-Hierarchic Document Clustering Using the ICL Distributed Array Processor (<abbr title="Edie M. Rasmussen">EMR</abbr>, <abbr title="Peter Willett">PW</abbr>), pp. 132–139.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-AtkinsonM.html">ASPLOS-1987-AtkinsonM</a></dt><dd>The Dragon Processor (<abbr title="Russell R. Atkinson">RRA</abbr>, <abbr title="Edward M. McCreight">EMM</abbr>), pp. 65–69.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-Clark.html">ASPLOS-1987-Clark</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Pipelining and Performance in the VAX 8800 Processor (<abbr title="Douglas W. Clark">DWC</abbr>), pp. 173–177.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-SmithDVKRFSL.html">ASPLOS-1987-SmithDVKRFSL</a></dt><dd>The ZS-1 Central Processor (<abbr title="James E. Smith">JES</abbr>, <abbr title="G. E. Dermer">GED</abbr>, <abbr title="B. D. Vanderwarn">BDV</abbr>, <abbr title="S. D. Klinger">SDK</abbr>, <abbr title="C. M. Rozewski">CMR</abbr>, <abbr title="D. L. Fowler">DLF</abbr>, <abbr title="K. R. Scidmore">KRS</abbr>, <abbr title="James Laudon">JL</abbr>), pp. 199–204.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1987-MulderT87.html">ICLP-1987-MulderT87</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>A Performance Comparison between PLM and a M68020 PROLOG Processor (<abbr title="Hans Mulder">HM</abbr>, <abbr title="Evan Tick">ET</abbr>), pp. 59–73.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1986-Cleve.html">STOC-1986-Cleve</a> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>Limits on the Security of Coin Flips when Half the Processors Are Faulty (Extended Abstract) (<abbr title="Richard Cleve">RC</abbr>), pp. 364–369.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1986-KosarajuA.html">STOC-1986-KosarajuA</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Optimal Simulations between Mesh-Connected Arrays of Processors (Preliminary Version) (<abbr title="S. Rao Kosaraju">SRK</abbr>, <abbr title="Mikhail J. Atallah">MJA</abbr>), pp. 264–272.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LFP-1986-Scheevel.html">LFP-1986-Scheevel</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>NORMA: A Graph Reduction Processor (<abbr title="Mark Scheevel">MS</abbr>), pp. 212–219.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LFP-1986-SteenkisteH.html">LFP-1986-SteenkisteH</a> <span class="tag"><a href="../tag/lisp.html" title="lisp">#lisp</a></span></dt><dd>LISP on a Reduced-Instruction-Set-Processor (<abbr title="Peter Steenkiste">PS</abbr>, <abbr title="John L. Hennessy">JLH</abbr>), pp. 192–201.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-1986-LewisGFT.html">OOPSLA-1986-LewisGFT</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Swamp: A Fast Processor for Smalltalk-80 (<abbr title="David M. Lewis">DML</abbr>, <abbr title="David R. Galloway">DRG</abbr>, <abbr title="Robert J. Francis">RJF</abbr>, <abbr title="Brian W. Thomson">BWT</abbr>), pp. 131–139.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1986-Robinson86.html">ICLP-1986-Robinson86</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/pattern%20matching.html" title="pattern matching">#pattern matching</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>A Prolog Processor Based on a Pattern Matching Memory Device (<abbr title="Ian Robinson">IR</abbr>), pp. 172–179.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-OdawaraTO.html">DAC-1985-OdawaraTO</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span></dt><dd>Diagrammatic function description of microprocessor and data-flow processor (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Masahiro Tomita">MT</abbr>, <abbr title="Ichiro Ogata">IO</abbr>), pp. 731–734.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1985-VaziraniV.html">STOC-1985-VaziraniV</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>The Two-Processor Scheduling Problem is in R-NC (<abbr title="Umesh V. Vazirani">UVV</abbr>, <abbr title="Vijay V. Vazirani">VVV</abbr>), pp. 11–21.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1985-VarmanR.html">ICALP-1985-VarmanR</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>On Matrix Multiplication Using Array Processors (<abbr title="Peter J. Varman">PJV</abbr>, <abbr title="I. V. Ramakrishnan">IVR</abbr>), pp. 487–496.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Marwedel.html">DAC-1984-Marwedel</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>The mimola design system: Tools for the design of digital processors (<abbr title="Peter Marwedel">PM</abbr>), pp. 587–593.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1984-Borr.html">VLDB-1984-Borr</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Robustness to Crash in a Distributed Database: A Non Shared-memory Multi-Processor Approach (<abbr title="Andrea J. Borr">AJB</abbr>), pp. 445–453.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-Vitanyi.html">STOC-1984-Vitanyi</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Distributed Elections in an Archimedean Ring of Processors (Preliminary Version) (<abbr title="Paul M. B. Vitányi">PMBV</abbr>), pp. 542–547.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../SLP-1984-TickW84.html">SLP-1984-TickW84</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards a Pipelined Prolog Processor (<abbr title="Evan Tick">ET</abbr>, <abbr title="David H. D. Warren">DHDW</abbr>), pp. 29–40.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-ChyanB.html">DAC-1983-ChyanB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>A placement algorithm for array processors (<abbr title="Dah-Juh Chyan">DJC</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 182–188.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Tendolkar.html">DAC-1983-Tendolkar</a></dt><dd>Diagnosis of TCM failures in the IBM 3081 Processor complex (<abbr title="Nandakumar N. Tendolkar">NNT</abbr>), pp. 196–200.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1983-SaccaW.html">VLDB-1983-SaccaW</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span></dt><dd>Database Partitioning in a Cluster of Processors (<abbr title="Domenico Saccà">DS</abbr>, <abbr title="Gio Wiederhold">GW</abbr>), pp. 242–247.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-LiuE.html">DAC-1982-LiuE</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design of a graphic processor for computer-aided drafting (<abbr title="Clive K. Liu">CKL</abbr>, <abbr title="Charles M. Eastman">CME</abbr>), pp. 514–520.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-TraceyK.html">DAC-1982-TraceyK</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A hardware description language for processor based digital systems (<abbr title="James H. Tracey">JHT</abbr>, <abbr title="Kovvali Surya Kumar">KSK</abbr>), pp. 330–337.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-AtallahK.html">STOC-1982-AtallahK</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Graph Problems on a Mesh-Connected Processor Array (Preliminary Version) (<abbr title="Mikhail J. Atallah">MJA</abbr>, <abbr title="S. Rao Kosaraju">SRK</abbr>), pp. 345–353.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-DolevS.html">STOC-1982-DolevS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Polynomial Algorithms for Multiple Processor Agreement (<abbr title="Danny Dolev">DD</abbr>, <abbr title="H. Raymond Strong">HRS</abbr>), pp. 401–407.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1982-JohnssonW.html">ASPLOS-1982-JohnssonW</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/bibliography.html" title="bibliography">#bibliography</a></span></dt><dd>An Overview of the Mesa Processor Architecture (<abbr title="Richard K. Johnsson">RKJ</abbr>, <abbr title="John D. Wick">JDW</abbr>), pp. 20–29.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1982-McLearST.html">ASPLOS-1982-McLearST</a> <span class="tag"><a href="../tag/guidelines.html" title="guidelines">#guidelines</a></span></dt><dd>Guidelines for Creating a Debuggable Processor (<abbr title="R. E. McLear">REM</abbr>, <abbr title="D. M. Scheibelhut">DMS</abbr>, <abbr title="E. Tammaru">ET</abbr>), pp. 100–106.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1982-Rymarczyk.html">ASPLOS-1982-Rymarczyk</a> <span class="tag"><a href="../tag/guidelines.html" title="guidelines">#guidelines</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Coding Guidelines for Pipelined Processors (<abbr title="James W. Rymarczyk">JWR</abbr>), pp. 12–19.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-BlankSC.html">DAC-1981-BlankSC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A parallel bit map processor architecture for DA algorithms (<abbr title="Tom Blank">TB</abbr>, <abbr title="Mark Stefik">MS</abbr>, <abbr title="William M. van Cleemput">WMvC</abbr>), pp. 837–845.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-DyerLMS.html">DAC-1980-DyerLMS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>The use of graphics processors for circuit design simulation at GTE AE Labs (<abbr title="Joe Dyer">JD</abbr>, <abbr title="Arijit Laha">AL</abbr>, <abbr title="Ernest J. Moran">EJM</abbr>, <abbr title="William D. Smart">WDS</abbr>), pp. 446–450.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1980-BancilhonS.html">SIGMOD-1980-BancilhonS</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>On Designing an I/O Processor for a Relational Data Base Machine (<abbr title="François Bancilhon">FB</abbr>, <abbr title="Michel Scholl">MS</abbr>), p. 93–?.</dd> 
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1980-Angluin.html">STOC-1980-Angluin</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Local and Global Properties in Networks of Processors (Extended Abstract) (<abbr title="Dana Angluin">DA</abbr>), pp. 82–93.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1980-Lloyd.html">STOC-1980-Lloyd</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Critical Path Scheduling of Task Systems with Resource and Processor Constraints (Extended Abstract) (<abbr title="Errol L. Lloyd">ELL</abbr>), pp. 436–446.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Barbacci.html">DAC-1979-Barbacci</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Instruction set processor specifications for simulation, evaluation, and synthesis (<abbr title="Mario Barbacci">MB</abbr>), pp. 64–72.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Zimmermann.html">DAC-1979-Zimmermann</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The MIMOLA design system a computer aided digital processor design method (<abbr title="Gerhard Zimmermann">GZ</abbr>), pp. 53–58.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1979-LuqueRRB.html">VLDB-1979-LuqueRRB</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span></dt><dd>Database Concurrent Processor (<abbr title="Emilio Luque">EL</abbr>, <abbr title="José J. Ruz">JJR</abbr>, <abbr title="Ana Ripoll">AR</abbr>, <abbr title="Alfredo Bautista">AB</abbr>), pp. 273–279.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1978-HollaarR.html">VLDB-1978-HollaarR</a> <span class="tag"><a href="../tag/information%20retrieval.html" title="information retrieval">#information retrieval</a></span> <span class="tag"><a href="../tag/research.html" title="research">#research</a></span> <span class="tag"><a href="../tag/retrieval.html" title="retrieval">#retrieval</a></span></dt><dd>Current Research Into Specialized Processors For Text Information Retrieval (<abbr title="Lee A. Hollaar">LAH</abbr>, <abbr title="David C. Roberts">DCR</abbr>), pp. 270–279.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1978-LeilichSZ.html">VLDB-1978-LeilichSZ</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span></dt><dd>A Search Processor for Data Base Management Systems (<abbr title="Hans-Otto Leilich">HOL</abbr>, <abbr title="Günther Stiege">GS</abbr>, <abbr title="Hans Christoph Zeidler">HCZ</abbr>), pp. 280–287.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1978-OzkarahanO.html">VLDB-1978-OzkarahanO</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span></dt><dd>Microprocessor Based Modular Database Processors (<abbr title="Esen A. Ozkarahan">EAO</abbr>, <abbr title="Kemal Oflazer">KO</abbr>), pp. 300–311.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1978-CremersH.html">ICALP-1978-CremersH</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Mutual Exclusion of N Processors Using an O(N)-Valued Message Variable (Extended Abstract) (<abbr title="Armin B. Cremers">ABC</abbr>, <abbr title="Thomas N. Hibbard">TNH</abbr>), pp. 165–176.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icgt.png" alt="ICGT"/><a href="../GG-1978-Savitch.html">GG-1978-Savitch</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Graphs of Processors (<abbr title="Walter J. Savitch">WJS</abbr>), pp. 418–425.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-Pfeuffer.html">DAC-1977-Pfeuffer</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Computer aided test pattern generation for digital processors (<abbr title="Klaus Pfeuffer">KP</abbr>), pp. 68–77.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1977-LangNKF.html">VLDB-1977-LangNKF</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>An Architectural Extension for a Large Database System Incorporating a Processor for Disk Search (<abbr title="T. Lang">TL</abbr>, <abbr title="E. Nahouraii">EN</abbr>, <abbr title="K. Kasuga">KK</abbr>, <abbr title="Eduardo B. Fernández">EBF</abbr>), pp. 204–210.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1976-KerschbergOP.html">ICSE-1976-KerschbergOP</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>A Synthetic English Query Language for a Relational Accociative Processor (<abbr title="Larry Kerschberg">LK</abbr>, <abbr title="Esen A. Ozkarahan">EAO</abbr>, <abbr title="J. E. S. Pacheco">JESP</abbr>), pp. 505–519.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1975-AllevaCGP.html">DAC-1975-AllevaCGP</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>A simulation system for implementation and evaluation of diagnostic programs of a special-purpose telecommunication switching processor (<abbr title="I. Alleva">IA</abbr>, <abbr title="M. G. Corti">MGC</abbr>, <abbr title="R. Galimberti">RG</abbr>, <abbr title="F. Pescarolo">FP</abbr>), pp. 123–133.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1975-BrundageB.html">SOSP-1975-BrundageB</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Computational Processor Demands of Algol-60 Programs (<abbr title="Robert E. Brundage">REB</abbr>, <abbr title="Alan P. Batson">APB</abbr>), pp. 161–168.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-DruffelSW.html">DAC-1974-DruffelSW</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A simple, efficient design automation processor (<abbr title="Larry E. Druffel">LED</abbr>, <abbr title="Douglas C. Schmidt">DCS</abbr>, <abbr title="Robert A. Wagner">RAW</abbr>), pp. 127–136.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-French.html">DAC-1973-French</a></dt><dd>A Partitioned Ring Structure Processor (<abbr title="Larry Jack French">LJF</abbr>), pp. 79–86.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-ChangDE.html">DAC-1972-ChangDE</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Logic simulation and fault analysis of a self-checking switching processor (<abbr title="Herbert Y. Chang">HYC</abbr>, <abbr title="Robert C. Dorr">RCD</abbr>, <abbr title="R. A. Elliott">RAE</abbr>), pp. 128–137.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-IraniM.html">DAC-1972-IraniM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Optimal design of central processor data paths (<abbr title="Keki B. Irani">KBI</abbr>, <abbr title="George A. McClain">GAM</abbr>), pp. 341–349.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1971-Baskett.html">SOSP-1971-Baskett</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>The Dependence of Computer System Queues upon Processing Time Distribution and Central Processor Scheduling (<abbr title="Forest Baskett">FB</abbr>), pp. 109–113.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1970-Lindstrom.html">STOC-1970-Lindstrom</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/parsing.html" title="parsing">#parsing</a></span></dt><dd>The Design of Parsers for Incremental Language Processors (<abbr title="Gary Lindstrom">GL</abbr>), pp. 81–91.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1969-Korenjak.html">STOC-1969-Korenjak</a> <span class="tag"><a href="../tag/lr.html" title="lr">#lr</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient LR(1) Processor Construction (<abbr title="A. J. Korenjak">AJK</abbr>), pp. 191–200.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1969-Rose.html">STOC-1969-Rose</a> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span></dt><dd>Abstract Families of Processors (<abbr title="Gene F. Rose">GFR</abbr>), pp. 9–14.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1968-Darringer.html">DAC-1968-Darringer</a></dt><dd>A language for the description of digital computer processors (<abbr title="John A. Darringer">JAD</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../SHARE-1965-SmithH.html">SHARE-1965-SmithH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Autodraft: A language and processor for design and drafting (<abbr title="O. Dale Smith">ODS</abbr>, <abbr title="Herbert R. Harris">HRH</abbr>).</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../SHARE-1964-Maier.html">SHARE-1964-Maier</a> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>AUTOLOFT: The AUTOLOFT geometric processor (<abbr title="R. S. Maier">RSM</abbr>).</dd> </dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>