//
// Generated by Bluespec Compiler, version 2024.07-22-g934465e3 (build 934465e3)
//
// On Wed Apr 16 00:51:57 EDT 2025
//
//
// Ports:
// Name                         I/O  size props
// RDY_get_inputs                 O     1 const
// mac_op                         O    32 reg
// RDY_mac_op                     O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// get_inputs_a                   I    16 reg
// get_inputs_b                   I    16 reg
// get_inputs_c                   I    32 reg
// get_inputs_s                   I     1 reg
// EN_get_inputs                  I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMac(CLK,
	     RST_N,

	     get_inputs_a,
	     get_inputs_b,
	     get_inputs_c,
	     get_inputs_s,
	     EN_get_inputs,
	     RDY_get_inputs,

	     mac_op,
	     RDY_mac_op);
  input  CLK;
  input  RST_N;

  // action method get_inputs
  input  [15 : 0] get_inputs_a;
  input  [15 : 0] get_inputs_b;
  input  [31 : 0] get_inputs_c;
  input  get_inputs_s;
  input  EN_get_inputs;
  output RDY_get_inputs;

  // value method mac_op
  output [31 : 0] mac_op;
  output RDY_mac_op;

  // signals for module outputs
  wire [31 : 0] mac_op;
  wire RDY_get_inputs, RDY_mac_op;

  // register reg_input_valid
  reg reg_input_valid;
  wire reg_input_valid_D_IN, reg_input_valid_EN;

  // register reg_mode_fp
  reg reg_mode_fp;
  wire reg_mode_fp_D_IN, reg_mode_fp_EN;

  // register reg_operand_a
  reg [15 : 0] reg_operand_a;
  wire [15 : 0] reg_operand_a_D_IN;
  wire reg_operand_a_EN;

  // register reg_operand_b
  reg [15 : 0] reg_operand_b;
  wire [15 : 0] reg_operand_b_D_IN;
  wire reg_operand_b_EN;

  // register reg_operand_c
  reg [31 : 0] reg_operand_c;
  wire [31 : 0] reg_operand_c_D_IN;
  wire reg_operand_c_EN;

  // register reg_output_valid
  reg reg_output_valid;
  wire reg_output_valid_D_IN, reg_output_valid_EN;

  // register reg_result
  reg [31 : 0] reg_result;
  wire [31 : 0] reg_result_D_IN;
  wire reg_result_EN;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_mac_inputs,
       CAN_FIRE_get_inputs,
       WILL_FIRE_RL_rl_mac_inputs,
       WILL_FIRE_get_inputs;

  // remaining internal signals
  wire [32 : 0] IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC__q39,
		IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_28_ETC__q29,
		IF_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_T_ETC__q44,
		IF_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_T_ETC__q35,
		IF_1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_ETC__q46,
		IF_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_ETC__q49,
		IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q41,
		IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q56,
		IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q58,
		IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q60,
		IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q65,
		IF_IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_ETC__q31,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q77,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q79,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q81,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q83,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q85,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q87,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q89,
		IF_IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_ETC__q67,
		IF_IF_reg_operand_a_BIT_15_XOR_reg_operand_b_B_ETC__q62,
		IF_IF_reg_operand_a_BIT_7_747_XOR_reg_operand__ETC__q94,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q11,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q13,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q15,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q21,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q23,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q3,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q5,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q7,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q9,
		IF_INV_IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_ETC__q27,
		IF_INV_aligned_mantissa_a245798_BIT_0_THEN_2_E_ETC__q52,
		IF_INV_aligned_mantissa_b245811_BIT_0_THEN_2_E_ETC__q54,
		IF_INV_reg_operand_c_BITS_30_TO_23_BIT_0_THEN__ETC__q37,
		IF_INV_theResult_____22071_BIT_0_THEN_2_ELSE_0__q92,
		IF_SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793__ETC__q74,
		IF_SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751__ETC__q72,
		IF_reg_operand_a_BITS_14_TO_7_1_AND_reg_operan_ETC__q17,
		IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_operan_ETC__q19,
		IF_x95960_THEN_2_ELSE_0__q25;
  wire [31 : 0] IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC__q40,
		IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_28_ETC__q30,
		IF_1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_ETC__q47,
		IF_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_ETC__q50,
		IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q57,
		IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q59,
		IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q61,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q78,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q80,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q82,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q84,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q86,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q88,
		IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q90,
		IF_IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_ope_ETC__q28,
		IF_IF_reg_operand_a_BIT_15_XOR_reg_operand_b_B_ETC__q63,
		IF_IF_reg_operand_a_BIT_15_XOR_reg_operand_b_B_ETC__q70,
		IF_IF_reg_operand_a_BIT_15_XOR_reg_operand_b_B_ETC__q71,
		IF_IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_re_ETC__q76,
		IF_IF_reg_operand_a_BIT_7_747_XOR_reg_operand__ETC__q95,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC___d1365,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q10,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q12,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q14,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q16,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q2,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q24,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q34,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q4,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q6,
		IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q8,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3831,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4009,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4187,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4365,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4543,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4721,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4899,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903,
		IF_INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS__ETC__q45,
		IF_INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS__ETC__q36,
		IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7__ETC__q42,
		IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7__ETC__q66,
		IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7__ETC__q69,
		IF_INV_IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_ETC__q32,
		IF_INV_IF_INV_IF_0_CONCAT_reg_operand_a_BITS_1_ETC__q68,
		IF_INV_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT__ETC__q22,
		IF_INV_INV_aligned_mantissa_a245798_BIT_0_THEN_ETC__q53,
		IF_INV_INV_aligned_mantissa_b245811_BIT_0_THEN_ETC__q55,
		IF_INV_INV_reg_operand_c_BITS_30_TO_23_BIT_0_T_ETC__q38,
		IF_INV_INV_theResult_____22071_BIT_0_THEN_1_EL_ETC__q93,
		IF_INV_SEXT_INV_reg_operand_a_BITS_7_TO_0_792__ETC__q75,
		IF_INV_SEXT_INV_reg_operand_b_BITS_7_TO_0_750__ETC__q73,
		IF_INV_x95960_THEN_1_ELSE_0__q26,
		IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_operan_ETC__q18,
		IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_operan_ETC__q20,
		IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194,
		IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d60,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966,
		INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43,
		INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33,
		INV_aligned_mantissa_a24579__q48,
		INV_aligned_mantissa_b24581__q51,
		INV_theResult_____2207__q91,
		SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794,
		SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752,
		_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100,
		_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102,
		_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415,
		_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413,
		_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407,
		_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719,
		_1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875,
		_1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877,
		_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563,
		_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565,
		_theResult_____2__h1207,
		_theResult_____2__h324834,
		_theResult_____2_fst__h324836,
		_theResult_____2_fst__h344364,
		_theResult_____2_snd__h344365,
		_theResult___fst__h194852,
		_theResult___snd_fst__h220132,
		_theResult___snd_snd_fst__h259147,
		aligned_mantissa_a__h124579,
		aligned_mantissa_a__h252508,
		aligned_mantissa_a__h252530,
		aligned_mantissa_b__h124581,
		aligned_mantissa_b__h285434,
		aligned_mantissa_b__h285456,
		exp_diff_minus_1__h220069,
		exp_diff_minus_1__h220129,
		exponent_a__h124568,
		exponent_a_neg__h124569,
		exponent_b__h124573,
		exponent_b_neg__h124574,
		exponent_diff__h220068,
		exponent_diff__h220128,
		final_mantissa__h324879,
		int_product__h270,
		mantissa_a__h124571,
		mantissa_b__h124576,
		mantissa_extended___1__h213463,
		mantissa_extended__h194794,
		mantissa_extended__h213396,
		neg_aligned_mant_a__h124583,
		neg_aligned_mant_b__h124584,
		normalized_mantissa___1__h324833,
		product__h1299,
		product__h16513,
		product__h24085,
		product__h31657,
		product__h39229,
		product__h46801,
		product__h54373,
		product__h61945,
		product__h8941,
		selected_exponent___1__h344366,
		selected_exponent__h124582,
		x__h124547,
		x__h132212,
		x__h133482,
		x__h134752,
		x__h136022,
		x__h137292,
		x__h138562,
		x__h139832,
		x__h292,
		y__h132213,
		y__h133483,
		y__h134753,
		y__h136023,
		y__h137293,
		y__h138563,
		y__h139833,
		y__h16515,
		y__h24087,
		y__h252532,
		y__h285458,
		y__h31659,
		y__h39231,
		y__h46803,
		y__h54375,
		y__h8943;
  wire [30 : 0] IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2913,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3198,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3483,
		IF_IF_IF_reg_operand_a_BIT_15_XOR_reg_operand__ETC___d3683,
		IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485;
  wire [29 : 0] INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2405,
		INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1717;
  wire [27 : 0] IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4006,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4184,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4362,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4540,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4718,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4896,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5074,
		IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5367,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1137,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d242,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d421,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d600,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d779,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d958,
		INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2404,
		INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1716,
		INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3026,
		INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3311,
		INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5190,
		_1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2048,
		_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2736;
  wire [26 : 0] IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2911,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3196,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3481;
  wire [25 : 0] INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2403,
		INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1715;
  wire [23 : 0] IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4004,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4182,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4360,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4538,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4716,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4894,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5072,
		IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5365,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1135,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d240,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d419,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d598,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d777,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d956,
		INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2402,
		INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1714,
		INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3024,
		INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3309,
		INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5188,
		_1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2046,
		_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2734;
  wire [22 : 0] IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2909,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3194,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3479,
		IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491,
		IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493,
		IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3619,
		x__h220083,
		x__h350939;
  wire [21 : 0] INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2401,
		INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1713;
  wire [20 : 0] INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2536,
		INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1848;
  wire [19 : 0] IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4002,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4180,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4358,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4536,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4714,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4892,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5070,
		IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5363,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1133,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d238,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d417,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d596,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d775,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d954,
		INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2400,
		INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1712,
		INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3022,
		INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3307,
		INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5186,
		_1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2044,
		_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2732;
  wire [18 : 0] IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2907,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3192,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3477,
		IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3617;
  wire [17 : 0] INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2399,
		INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1711;
  wire [16 : 0] INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2534,
		INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1846;
  wire [15 : 0] IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4000,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4178,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4356,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4534,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4712,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4890,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5068,
		IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5361,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1131,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d236,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d415,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d594,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d773,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d952,
		INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2398,
		INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1710,
		INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3020,
		INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3305,
		INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5184,
		_1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2042,
		_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2730;
  wire [14 : 0] IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2905,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3190,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3475,
		IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3615;
  wire [13 : 0] INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2397,
		INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1709;
  wire [12 : 0] INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2532,
		INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1844;
  wire [11 : 0] IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3998,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4176,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4354,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4532,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4710,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4888,
		IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5066,
		IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5359,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1129,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d234,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d413,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d592,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d771,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d950,
		INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2396,
		INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1708,
		INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3018,
		INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3303,
		INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5182,
		_1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2040,
		_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2728;
  wire [10 : 0] IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2903,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3188,
		IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3473,
		IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3613;
  wire [9 : 0] INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2395,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1707;
  wire [8 : 0] IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3676,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2530,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1842;
  wire [7 : 0] IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624,
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC___d1237,
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC___d1358,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3996,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4174,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4352,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4530,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4708,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4886,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5064,
	       IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_reg_o_ETC___d3825,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5357,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1127,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1353,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d232,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d411,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d590,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d769,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d948,
	       IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_reg_o_ETC___d3783,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2394,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1706,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3016,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3301,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3723,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64,
	       INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5180,
	       INV_reg_operand_a_BITS_14_TO_7_1_XOR_reg_opera_ETC___d1400,
	       INV_reg_operand_c_BITS_30_TO_23_283_055_BIT_7__ETC___d2087,
	       INV_reg_operand_c_BITS_30_TO_23__q1,
	       SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793_794_ETC___d3824,
	       SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751_752_ETC___d3782,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2038,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2726,
	       final_exponent__h124620,
	       reg_operand_a_BITS_14_TO_7_1_AND_reg_operand_b_ETC___d15,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1240,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d56,
	       x__h195887,
	       x__h3461,
	       x__h64016;
  wire [6 : 0] IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2901,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3186,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3471,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3675,
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC___d1367,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3611,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1309,
	       x__h214478;
  wire [5 : 0] IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1216,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1352,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2393,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1705,
	       INV_reg_operand_a_BITS_14_TO_7_1_XOR_reg_opera_ETC___d1399;
  wire [4 : 0] IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3674,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1308,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2528,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1840;
  wire [3 : 0] IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3994,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4172,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4350,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4528,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4706,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4884,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5062,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5355,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1125,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1215,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1351,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d230,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d409,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d588,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d767,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d946,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3014,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3299,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3721,
	       INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5178,
	       INV_reg_operand_a_BITS_14_TO_7_1_XOR_reg_opera_ETC___d1398,
	       INV_reg_operand_c_BITS_30_TO_23_283_055_BIT_3__ETC___d2085,
	       SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793_794_ETC___d3822,
	       SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751_752_ETC___d3780,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2036,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2724,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d54;
  wire [2 : 0] IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2899,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3184,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3469,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3673,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3609,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1307;
  wire [1 : 0] IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1350;
  wire IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2741,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5259,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5261,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5263,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5265,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5267,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5269,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5271,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5273,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5275,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5277,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5279,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5281,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5283,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5285,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5287,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5289,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5291,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5293,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5295,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5297,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5299,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5301,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5303,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5305,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5307,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5309,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5311,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5313,
       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5315,
       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1201,
       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1202,
       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1203,
       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1325,
       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1329,
       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2382,
       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2383,
       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2384,
       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2387,
       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1694,
       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1695,
       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1696,
       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1699,
       NOT_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_05_ETC___d2541,
       _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d1285,
       _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2237,
       _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1549,
       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1440,
       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1853,
       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1873,
       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_BI_ETC___d2127,
       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_BI_ETC___d2561,
       _theResult_____3_snd__h220003,
       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1266,
       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1267,
       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1268,
       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1269,
       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1270,
       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1271,
       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1274,
       reg_operand_a_BIT_15_XOR_reg_operand_b_BIT_15__ETC___d10,
       result_sign__h220007,
       sign_a__h124567,
       x__h195960,
       x__h207973,
       x__h208148,
       x__h208323,
       x__h208498,
       x__h208673,
       x__h208848,
       x__h214551,
       x__h214727,
       x__h214902,
       x__h215077,
       x__h215252,
       x__h215427,
       x__h222223,
       x__h222399,
       x__h222574,
       x__h222749,
       x__h222924,
       x__h223099,
       x__h223274,
       x__h241446,
       x__h241622,
       x__h241694,
       x__h241799,
       x__h241871,
       x__h241976,
       x__h242048,
       x__h242153,
       x__h242225,
       x__h242330,
       x__h242402,
       x__h242507,
       x__h242579,
       x__h242684,
       x__h242756,
       x__h242861,
       x__h242933,
       x__h243038,
       x__h243110,
       x__h243215,
       x__h243287,
       x__h243392,
       x__h243464,
       x__h243569,
       x__h243641,
       x__h243746,
       x__h243818,
       x__h243923,
       x__h243995,
       x__h244100,
       x__h244172,
       x__h244277,
       x__h244349,
       x__h244454,
       x__h244526,
       x__h244631,
       x__h244703,
       x__h244808,
       x__h244880,
       x__h244985,
       x__h245057,
       x__h245162,
       x__h245234,
       x__h245339,
       x__h245411,
       x__h245516,
       x__h245588,
       x__h245693,
       x__h245765,
       x__h245870,
       x__h245942,
       x__h246047,
       x__h246119,
       x__h246224,
       x__h246296,
       x__h246401,
       x__h246473,
       x__h246578,
       x__h246650,
       x__h246755,
       x__h246827,
       x__h274372,
       x__h274548,
       x__h274620,
       x__h274725,
       x__h274797,
       x__h274902,
       x__h274974,
       x__h275079,
       x__h275151,
       x__h275256,
       x__h275328,
       x__h275433,
       x__h275505,
       x__h275610,
       x__h275682,
       x__h275787,
       x__h275859,
       x__h275964,
       x__h276036,
       x__h276141,
       x__h276213,
       x__h276318,
       x__h276390,
       x__h276495,
       x__h276567,
       x__h276672,
       x__h276744,
       x__h276849,
       x__h276921,
       x__h277026,
       x__h277098,
       x__h277203,
       x__h277275,
       x__h277380,
       x__h277452,
       x__h277557,
       x__h277629,
       x__h277734,
       x__h277806,
       x__h277911,
       x__h277983,
       x__h278088,
       x__h278160,
       x__h278265,
       x__h278337,
       x__h278442,
       x__h278514,
       x__h278619,
       x__h278691,
       x__h278796,
       x__h278868,
       x__h278973,
       x__h279045,
       x__h279150,
       x__h279222,
       x__h279327,
       x__h279399,
       x__h279504,
       x__h279576,
       x__h279681,
       x__h279753,
       x__h338916,
       x__h339092,
       x__h339267,
       x__h339442,
       x__h339617,
       x__h339792,
       x__h339967,
       y__h100098,
       y__h100170,
       y__h100276,
       y__h100348,
       y__h100454,
       y__h100526,
       y__h100632,
       y__h100704,
       y__h100810,
       y__h100882,
       y__h100988,
       y__h101060,
       y__h101166,
       y__h101238,
       y__h101344,
       y__h101416,
       y__h101522,
       y__h101594,
       y__h101700,
       y__h101772,
       y__h101878,
       y__h101950,
       y__h102056,
       y__h102128,
       y__h102234,
       y__h102306,
       y__h102412,
       y__h102484,
       y__h102818,
       y__h102890,
       y__h102996,
       y__h103068,
       y__h103174,
       y__h103246,
       y__h103352,
       y__h103424,
       y__h103530,
       y__h103602,
       y__h103708,
       y__h103780,
       y__h103886,
       y__h103958,
       y__h104064,
       y__h104136,
       y__h104242,
       y__h104314,
       y__h104420,
       y__h104492,
       y__h104598,
       y__h104670,
       y__h104776,
       y__h104848,
       y__h104954,
       y__h105026,
       y__h105132,
       y__h105204,
       y__h105310,
       y__h105382,
       y__h105488,
       y__h105560,
       y__h105666,
       y__h105738,
       y__h105844,
       y__h105916,
       y__h106022,
       y__h106094,
       y__h106200,
       y__h106272,
       y__h106378,
       y__h106450,
       y__h106556,
       y__h106628,
       y__h106734,
       y__h106806,
       y__h106912,
       y__h106984,
       y__h107090,
       y__h107162,
       y__h107268,
       y__h107340,
       y__h107446,
       y__h107518,
       y__h107624,
       y__h107696,
       y__h107802,
       y__h107874,
       y__h107980,
       y__h108052,
       y__h108386,
       y__h108458,
       y__h108564,
       y__h108636,
       y__h108742,
       y__h108814,
       y__h108920,
       y__h108992,
       y__h109098,
       y__h109170,
       y__h109276,
       y__h109348,
       y__h109454,
       y__h109526,
       y__h109632,
       y__h109704,
       y__h109810,
       y__h109882,
       y__h109988,
       y__h110060,
       y__h110166,
       y__h110238,
       y__h110344,
       y__h110416,
       y__h110522,
       y__h110594,
       y__h110700,
       y__h110772,
       y__h110878,
       y__h110950,
       y__h111056,
       y__h111128,
       y__h111234,
       y__h111306,
       y__h111412,
       y__h111484,
       y__h111590,
       y__h111662,
       y__h111768,
       y__h111840,
       y__h111946,
       y__h112018,
       y__h112124,
       y__h112196,
       y__h112302,
       y__h112374,
       y__h112480,
       y__h112552,
       y__h112658,
       y__h112730,
       y__h112836,
       y__h112908,
       y__h113014,
       y__h113086,
       y__h113192,
       y__h113264,
       y__h113370,
       y__h113442,
       y__h113548,
       y__h113620,
       y__h113952,
       y__h114127,
       y__h114302,
       y__h114477,
       y__h114652,
       y__h114827,
       y__h115002,
       y__h115177,
       y__h115352,
       y__h115527,
       y__h115702,
       y__h115877,
       y__h116052,
       y__h116227,
       y__h116402,
       y__h116577,
       y__h116752,
       y__h116927,
       y__h117102,
       y__h117277,
       y__h117452,
       y__h117627,
       y__h117802,
       y__h117977,
       y__h118152,
       y__h118327,
       y__h118502,
       y__h118677,
       y__h118852,
       y__h119027,
       y__h119480,
       y__h119651,
       y__h119822,
       y__h119993,
       y__h120164,
       y__h120335,
       y__h120506,
       y__h120677,
       y__h120848,
       y__h121019,
       y__h121190,
       y__h121361,
       y__h121532,
       y__h121703,
       y__h121874,
       y__h122045,
       y__h122216,
       y__h122387,
       y__h122558,
       y__h122729,
       y__h122900,
       y__h123071,
       y__h123242,
       y__h123413,
       y__h123584,
       y__h123755,
       y__h123926,
       y__h124097,
       y__h124268,
       y__h124439,
       y__h126978,
       y__h127049,
       y__h127153,
       y__h127224,
       y__h127328,
       y__h127399,
       y__h127503,
       y__h127574,
       y__h127678,
       y__h127749,
       y__h127853,
       y__h127924,
       y__h149708,
       y__h149782,
       y__h149897,
       y__h149971,
       y__h150086,
       y__h150160,
       y__h150275,
       y__h150349,
       y__h150464,
       y__h150538,
       y__h150653,
       y__h150727,
       y__h150842,
       y__h150916,
       y__h151031,
       y__h151105,
       y__h151220,
       y__h151294,
       y__h151409,
       y__h151483,
       y__h151598,
       y__h151672,
       y__h151787,
       y__h151861,
       y__h151976,
       y__h152050,
       y__h152165,
       y__h152239,
       y__h152354,
       y__h152428,
       y__h152543,
       y__h152617,
       y__h152732,
       y__h152806,
       y__h152921,
       y__h152995,
       y__h153110,
       y__h153184,
       y__h153299,
       y__h153373,
       y__h153488,
       y__h153562,
       y__h153677,
       y__h153751,
       y__h153866,
       y__h153940,
       y__h154055,
       y__h154129,
       y__h154244,
       y__h154318,
       y__h154433,
       y__h154507,
       y__h154622,
       y__h154696,
       y__h154811,
       y__h154885,
       y__h155000,
       y__h155074,
       y__h155189,
       y__h155263,
       y__h156273,
       y__h156347,
       y__h156462,
       y__h156536,
       y__h156651,
       y__h156725,
       y__h156840,
       y__h156914,
       y__h157029,
       y__h157103,
       y__h157218,
       y__h157292,
       y__h157407,
       y__h157481,
       y__h157596,
       y__h157670,
       y__h157785,
       y__h157859,
       y__h157974,
       y__h158048,
       y__h158163,
       y__h158237,
       y__h158352,
       y__h158426,
       y__h158541,
       y__h158615,
       y__h158730,
       y__h158804,
       y__h158919,
       y__h158993,
       y__h159108,
       y__h159182,
       y__h159297,
       y__h159371,
       y__h159486,
       y__h159560,
       y__h159675,
       y__h159749,
       y__h159864,
       y__h159938,
       y__h160053,
       y__h160127,
       y__h160242,
       y__h160316,
       y__h160431,
       y__h160505,
       y__h160620,
       y__h160694,
       y__h160809,
       y__h160883,
       y__h160998,
       y__h161072,
       y__h161187,
       y__h161261,
       y__h161376,
       y__h161450,
       y__h161565,
       y__h161639,
       y__h161754,
       y__h161828,
       y__h162838,
       y__h162912,
       y__h163027,
       y__h163101,
       y__h163216,
       y__h163290,
       y__h163405,
       y__h163479,
       y__h163594,
       y__h163668,
       y__h163783,
       y__h163857,
       y__h163972,
       y__h164046,
       y__h164161,
       y__h164235,
       y__h164350,
       y__h164424,
       y__h164539,
       y__h164613,
       y__h164728,
       y__h164802,
       y__h164917,
       y__h164991,
       y__h165106,
       y__h165180,
       y__h165295,
       y__h165369,
       y__h165484,
       y__h165558,
       y__h165673,
       y__h165747,
       y__h165862,
       y__h165936,
       y__h166051,
       y__h166125,
       y__h166240,
       y__h166314,
       y__h166429,
       y__h166503,
       y__h166618,
       y__h166692,
       y__h166807,
       y__h166881,
       y__h166996,
       y__h167070,
       y__h167185,
       y__h167259,
       y__h167374,
       y__h167448,
       y__h167563,
       y__h167637,
       y__h167752,
       y__h167826,
       y__h167941,
       y__h168015,
       y__h168130,
       y__h168204,
       y__h168319,
       y__h168393,
       y__h169403,
       y__h169477,
       y__h169592,
       y__h169666,
       y__h169781,
       y__h169855,
       y__h169970,
       y__h170044,
       y__h170159,
       y__h170233,
       y__h170348,
       y__h170422,
       y__h170537,
       y__h170611,
       y__h170726,
       y__h170800,
       y__h170915,
       y__h170989,
       y__h171104,
       y__h171178,
       y__h171293,
       y__h171367,
       y__h171482,
       y__h171556,
       y__h171671,
       y__h171745,
       y__h171860,
       y__h171934,
       y__h172049,
       y__h172123,
       y__h172238,
       y__h172312,
       y__h172427,
       y__h172501,
       y__h172616,
       y__h172690,
       y__h172805,
       y__h172879,
       y__h172994,
       y__h173068,
       y__h173183,
       y__h173257,
       y__h173372,
       y__h173446,
       y__h173561,
       y__h173635,
       y__h173750,
       y__h173824,
       y__h173939,
       y__h174013,
       y__h174128,
       y__h174202,
       y__h174317,
       y__h174391,
       y__h174506,
       y__h174580,
       y__h174695,
       y__h174769,
       y__h174884,
       y__h174958,
       y__h175968,
       y__h176042,
       y__h176157,
       y__h176231,
       y__h176346,
       y__h176420,
       y__h176535,
       y__h176609,
       y__h176724,
       y__h176798,
       y__h176913,
       y__h176987,
       y__h177102,
       y__h177176,
       y__h177291,
       y__h177365,
       y__h177480,
       y__h177554,
       y__h177669,
       y__h177743,
       y__h177858,
       y__h177932,
       y__h178047,
       y__h178121,
       y__h178236,
       y__h178310,
       y__h178425,
       y__h178499,
       y__h178614,
       y__h178688,
       y__h178803,
       y__h178877,
       y__h178992,
       y__h179066,
       y__h179181,
       y__h179255,
       y__h179370,
       y__h179444,
       y__h179559,
       y__h179633,
       y__h179748,
       y__h179822,
       y__h179937,
       y__h180011,
       y__h180126,
       y__h180200,
       y__h180315,
       y__h180389,
       y__h180504,
       y__h180578,
       y__h180693,
       y__h180767,
       y__h180882,
       y__h180956,
       y__h181071,
       y__h181145,
       y__h181260,
       y__h181334,
       y__h181449,
       y__h181523,
       y__h182533,
       y__h182607,
       y__h182722,
       y__h182796,
       y__h182911,
       y__h182985,
       y__h183100,
       y__h183174,
       y__h183289,
       y__h183363,
       y__h183478,
       y__h183552,
       y__h183667,
       y__h183741,
       y__h183856,
       y__h183930,
       y__h184045,
       y__h184119,
       y__h184234,
       y__h184308,
       y__h184423,
       y__h184497,
       y__h184612,
       y__h184686,
       y__h184801,
       y__h184875,
       y__h184990,
       y__h185064,
       y__h185179,
       y__h185253,
       y__h185368,
       y__h185442,
       y__h185557,
       y__h185631,
       y__h185746,
       y__h185820,
       y__h185935,
       y__h186009,
       y__h186124,
       y__h186198,
       y__h186313,
       y__h186387,
       y__h186502,
       y__h186576,
       y__h186691,
       y__h186765,
       y__h186880,
       y__h186954,
       y__h187069,
       y__h187143,
       y__h187258,
       y__h187332,
       y__h187447,
       y__h187521,
       y__h187636,
       y__h187710,
       y__h187825,
       y__h187899,
       y__h188014,
       y__h188088,
       y__h189097,
       y__h189171,
       y__h189286,
       y__h189360,
       y__h189475,
       y__h189549,
       y__h189664,
       y__h189738,
       y__h189853,
       y__h189927,
       y__h190042,
       y__h190116,
       y__h190231,
       y__h190305,
       y__h190420,
       y__h190494,
       y__h190609,
       y__h190683,
       y__h190798,
       y__h190872,
       y__h190987,
       y__h191061,
       y__h191176,
       y__h191250,
       y__h191365,
       y__h191439,
       y__h191554,
       y__h191628,
       y__h196137,
       y__h196312,
       y__h196487,
       y__h196662,
       y__h196837,
       y__h197012,
       y__h197187,
       y__h201622,
       y__h201693,
       y__h201797,
       y__h201868,
       y__h201972,
       y__h202043,
       y__h202147,
       y__h202218,
       y__h202322,
       y__h202393,
       y__h202497,
       y__h202568,
       y__h208149,
       y__h208324,
       y__h208499,
       y__h208674,
       y__h208849,
       y__h209024,
       y__h209199,
       y__h214728,
       y__h214903,
       y__h215078,
       y__h215253,
       y__h215428,
       y__h215603,
       y__h222400,
       y__h222575,
       y__h222750,
       y__h222925,
       y__h223100,
       y__h223275,
       y__h227475,
       y__h227874,
       y__h227946,
       y__h228052,
       y__h228124,
       y__h228230,
       y__h228302,
       y__h228408,
       y__h228480,
       y__h228586,
       y__h228658,
       y__h228764,
       y__h228836,
       y__h228942,
       y__h229014,
       y__h229120,
       y__h229192,
       y__h229298,
       y__h229370,
       y__h229476,
       y__h229548,
       y__h229654,
       y__h229726,
       y__h229832,
       y__h229904,
       y__h230010,
       y__h230082,
       y__h230188,
       y__h230260,
       y__h230366,
       y__h230438,
       y__h230544,
       y__h230616,
       y__h230722,
       y__h230794,
       y__h230900,
       y__h230972,
       y__h231078,
       y__h231150,
       y__h231256,
       y__h231328,
       y__h231434,
       y__h231506,
       y__h231612,
       y__h231684,
       y__h231790,
       y__h231862,
       y__h231968,
       y__h232040,
       y__h232146,
       y__h232218,
       y__h232324,
       y__h232396,
       y__h232502,
       y__h232574,
       y__h232680,
       y__h232752,
       y__h232858,
       y__h232930,
       y__h233036,
       y__h233108,
       y__h241623,
       y__h241695,
       y__h241800,
       y__h241872,
       y__h241977,
       y__h242049,
       y__h242154,
       y__h242226,
       y__h242331,
       y__h242403,
       y__h242508,
       y__h242580,
       y__h242685,
       y__h242757,
       y__h242862,
       y__h242934,
       y__h243039,
       y__h243111,
       y__h243216,
       y__h243288,
       y__h243393,
       y__h243465,
       y__h243570,
       y__h243642,
       y__h243747,
       y__h243819,
       y__h243924,
       y__h243996,
       y__h244101,
       y__h244173,
       y__h244278,
       y__h244350,
       y__h244455,
       y__h244527,
       y__h244632,
       y__h244704,
       y__h244809,
       y__h244881,
       y__h244986,
       y__h245058,
       y__h245163,
       y__h245235,
       y__h245340,
       y__h245412,
       y__h245517,
       y__h245589,
       y__h245694,
       y__h245766,
       y__h245871,
       y__h245943,
       y__h246048,
       y__h246120,
       y__h246225,
       y__h246297,
       y__h246402,
       y__h246474,
       y__h246579,
       y__h246651,
       y__h246756,
       y__h246828,
       y__h247170,
       y__h247242,
       y__h247348,
       y__h247420,
       y__h247526,
       y__h247598,
       y__h247704,
       y__h247776,
       y__h247882,
       y__h247954,
       y__h248060,
       y__h248132,
       y__h248238,
       y__h248310,
       y__h248416,
       y__h248488,
       y__h248594,
       y__h248666,
       y__h248772,
       y__h248844,
       y__h248950,
       y__h249022,
       y__h249128,
       y__h249200,
       y__h249306,
       y__h249378,
       y__h249484,
       y__h249556,
       y__h249662,
       y__h249734,
       y__h249840,
       y__h249912,
       y__h250018,
       y__h250090,
       y__h250196,
       y__h250268,
       y__h250374,
       y__h250446,
       y__h250552,
       y__h250624,
       y__h250730,
       y__h250802,
       y__h250908,
       y__h250980,
       y__h253810,
       y__h253882,
       y__h253988,
       y__h254060,
       y__h254166,
       y__h254238,
       y__h254344,
       y__h254416,
       y__h254522,
       y__h254594,
       y__h254700,
       y__h254772,
       y__h254878,
       y__h254950,
       y__h255056,
       y__h255128,
       y__h255234,
       y__h255306,
       y__h255412,
       y__h255484,
       y__h255590,
       y__h255662,
       y__h255768,
       y__h255840,
       y__h255946,
       y__h256018,
       y__h256124,
       y__h256196,
       y__h256302,
       y__h256374,
       y__h256480,
       y__h256552,
       y__h256658,
       y__h256730,
       y__h256836,
       y__h256908,
       y__h257014,
       y__h257086,
       y__h257192,
       y__h257264,
       y__h257370,
       y__h257442,
       y__h257548,
       y__h257620,
       y__h257726,
       y__h257798,
       y__h257904,
       y__h257976,
       y__h258082,
       y__h258154,
       y__h258260,
       y__h258332,
       y__h258438,
       y__h258510,
       y__h258616,
       y__h258688,
       y__h258794,
       y__h258866,
       y__h258972,
       y__h259044,
       y__h261415,
       y__h261590,
       y__h261765,
       y__h261940,
       y__h262115,
       y__h262290,
       y__h266490,
       y__h266889,
       y__h266961,
       y__h267067,
       y__h267139,
       y__h267245,
       y__h267317,
       y__h267423,
       y__h267495,
       y__h267601,
       y__h267673,
       y__h267779,
       y__h267851,
       y__h267957,
       y__h268029,
       y__h268135,
       y__h268207,
       y__h268313,
       y__h268385,
       y__h268491,
       y__h268563,
       y__h268669,
       y__h268741,
       y__h268847,
       y__h268919,
       y__h269025,
       y__h269097,
       y__h269203,
       y__h269275,
       y__h269381,
       y__h269453,
       y__h269559,
       y__h269631,
       y__h269737,
       y__h269809,
       y__h269915,
       y__h269987,
       y__h270093,
       y__h270165,
       y__h270271,
       y__h270343,
       y__h270449,
       y__h270521,
       y__h270627,
       y__h270699,
       y__h270805,
       y__h270877,
       y__h270983,
       y__h271055,
       y__h271161,
       y__h271233,
       y__h271339,
       y__h271411,
       y__h271517,
       y__h271589,
       y__h271695,
       y__h271767,
       y__h271873,
       y__h271945,
       y__h272051,
       y__h272123,
       y__h274549,
       y__h274621,
       y__h274726,
       y__h274798,
       y__h274903,
       y__h274975,
       y__h275080,
       y__h275152,
       y__h275257,
       y__h275329,
       y__h275434,
       y__h275506,
       y__h275611,
       y__h275683,
       y__h275788,
       y__h275860,
       y__h275965,
       y__h276037,
       y__h276142,
       y__h276214,
       y__h276319,
       y__h276391,
       y__h276496,
       y__h276568,
       y__h276673,
       y__h276745,
       y__h276850,
       y__h276922,
       y__h277027,
       y__h277099,
       y__h277204,
       y__h277276,
       y__h277381,
       y__h277453,
       y__h277558,
       y__h277630,
       y__h277735,
       y__h277807,
       y__h277912,
       y__h277984,
       y__h278089,
       y__h278161,
       y__h278266,
       y__h278338,
       y__h278443,
       y__h278515,
       y__h278620,
       y__h278692,
       y__h278797,
       y__h278869,
       y__h278974,
       y__h279046,
       y__h279151,
       y__h279223,
       y__h279328,
       y__h279400,
       y__h279505,
       y__h279577,
       y__h279682,
       y__h279754,
       y__h280096,
       y__h280168,
       y__h280274,
       y__h280346,
       y__h280452,
       y__h280524,
       y__h280630,
       y__h280702,
       y__h280808,
       y__h280880,
       y__h280986,
       y__h281058,
       y__h281164,
       y__h281236,
       y__h281342,
       y__h281414,
       y__h281520,
       y__h281592,
       y__h281698,
       y__h281770,
       y__h281876,
       y__h281948,
       y__h282054,
       y__h282126,
       y__h282232,
       y__h282304,
       y__h282410,
       y__h282482,
       y__h282588,
       y__h282660,
       y__h282766,
       y__h282838,
       y__h282944,
       y__h283016,
       y__h283122,
       y__h283194,
       y__h283300,
       y__h283372,
       y__h283478,
       y__h283550,
       y__h283656,
       y__h283728,
       y__h283834,
       y__h283906,
       y__h286736,
       y__h286808,
       y__h286914,
       y__h286986,
       y__h287092,
       y__h287164,
       y__h287270,
       y__h287342,
       y__h287448,
       y__h287520,
       y__h287626,
       y__h287698,
       y__h287804,
       y__h287876,
       y__h287982,
       y__h288054,
       y__h288160,
       y__h288232,
       y__h288338,
       y__h288410,
       y__h288516,
       y__h288588,
       y__h288694,
       y__h288766,
       y__h288872,
       y__h288944,
       y__h289050,
       y__h289122,
       y__h289228,
       y__h289300,
       y__h289406,
       y__h289478,
       y__h289584,
       y__h289656,
       y__h289762,
       y__h289834,
       y__h289940,
       y__h290012,
       y__h290118,
       y__h290190,
       y__h290296,
       y__h290368,
       y__h290474,
       y__h290546,
       y__h290652,
       y__h290724,
       y__h290830,
       y__h290902,
       y__h291008,
       y__h291080,
       y__h291186,
       y__h291258,
       y__h291364,
       y__h291436,
       y__h291542,
       y__h291614,
       y__h291720,
       y__h291792,
       y__h291898,
       y__h291970,
       y__h293355,
       y__h293427,
       y__h293533,
       y__h293605,
       y__h293711,
       y__h293783,
       y__h293889,
       y__h293961,
       y__h294067,
       y__h294139,
       y__h294245,
       y__h294317,
       y__h294423,
       y__h294495,
       y__h294601,
       y__h294673,
       y__h294779,
       y__h294851,
       y__h294957,
       y__h295029,
       y__h295135,
       y__h295207,
       y__h295313,
       y__h295385,
       y__h295491,
       y__h295563,
       y__h295669,
       y__h295741,
       y__h295847,
       y__h295919,
       y__h296025,
       y__h296097,
       y__h296203,
       y__h296275,
       y__h296381,
       y__h296453,
       y__h296559,
       y__h296631,
       y__h296737,
       y__h296809,
       y__h296915,
       y__h296987,
       y__h297093,
       y__h297165,
       y__h297271,
       y__h297343,
       y__h297449,
       y__h297521,
       y__h297627,
       y__h297699,
       y__h297805,
       y__h297877,
       y__h297983,
       y__h298055,
       y__h298161,
       y__h298233,
       y__h298339,
       y__h298411,
       y__h300946,
       y__h301121,
       y__h301296,
       y__h301471,
       y__h301646,
       y__h301821,
       y__h301996,
       y__h302171,
       y__h302346,
       y__h302521,
       y__h302696,
       y__h302871,
       y__h303046,
       y__h303221,
       y__h303396,
       y__h303571,
       y__h303746,
       y__h303921,
       y__h304096,
       y__h304271,
       y__h304446,
       y__h304621,
       y__h304796,
       y__h304971,
       y__h305146,
       y__h305321,
       y__h305496,
       y__h305671,
       y__h305846,
       y__h306021,
       y__h306420,
       y__h306492,
       y__h306598,
       y__h306670,
       y__h306776,
       y__h306848,
       y__h306954,
       y__h307026,
       y__h307132,
       y__h307204,
       y__h307310,
       y__h307382,
       y__h307488,
       y__h307560,
       y__h307666,
       y__h307738,
       y__h307844,
       y__h307916,
       y__h308022,
       y__h308094,
       y__h308200,
       y__h308272,
       y__h308378,
       y__h308450,
       y__h308556,
       y__h308628,
       y__h308734,
       y__h308806,
       y__h308912,
       y__h308984,
       y__h309090,
       y__h309162,
       y__h309268,
       y__h309340,
       y__h309446,
       y__h309518,
       y__h309624,
       y__h309696,
       y__h309802,
       y__h309874,
       y__h309980,
       y__h310052,
       y__h310158,
       y__h310230,
       y__h310336,
       y__h310408,
       y__h310514,
       y__h310586,
       y__h310692,
       y__h310764,
       y__h310870,
       y__h310942,
       y__h311048,
       y__h311120,
       y__h311226,
       y__h311298,
       y__h311404,
       y__h311476,
       y__h314011,
       y__h314186,
       y__h314361,
       y__h314536,
       y__h314711,
       y__h314886,
       y__h315061,
       y__h315236,
       y__h315411,
       y__h315586,
       y__h315761,
       y__h315936,
       y__h316111,
       y__h316286,
       y__h316461,
       y__h316636,
       y__h316811,
       y__h316986,
       y__h317161,
       y__h317336,
       y__h317511,
       y__h317686,
       y__h317861,
       y__h318036,
       y__h318211,
       y__h318386,
       y__h318561,
       y__h318736,
       y__h318911,
       y__h319086,
       y__h319485,
       y__h319557,
       y__h319663,
       y__h319735,
       y__h319841,
       y__h319913,
       y__h320019,
       y__h320091,
       y__h320197,
       y__h320269,
       y__h320375,
       y__h320447,
       y__h320553,
       y__h320625,
       y__h320731,
       y__h320803,
       y__h320909,
       y__h320981,
       y__h321087,
       y__h321159,
       y__h321265,
       y__h321337,
       y__h321443,
       y__h321515,
       y__h321621,
       y__h321693,
       y__h321799,
       y__h321871,
       y__h321977,
       y__h322049,
       y__h322155,
       y__h322227,
       y__h322333,
       y__h322405,
       y__h322511,
       y__h322583,
       y__h322689,
       y__h322761,
       y__h322867,
       y__h322939,
       y__h323045,
       y__h323117,
       y__h323223,
       y__h323295,
       y__h323401,
       y__h323473,
       y__h323579,
       y__h323651,
       y__h323757,
       y__h323829,
       y__h323935,
       y__h324007,
       y__h324113,
       y__h324185,
       y__h324291,
       y__h324363,
       y__h324469,
       y__h324541,
       y__h326162,
       y__h326233,
       y__h326337,
       y__h326408,
       y__h326512,
       y__h326583,
       y__h326687,
       y__h326758,
       y__h326862,
       y__h326933,
       y__h327037,
       y__h327108,
       y__h327212,
       y__h327283,
       y__h327387,
       y__h327458,
       y__h327562,
       y__h327633,
       y__h327737,
       y__h327808,
       y__h327912,
       y__h327983,
       y__h328087,
       y__h328158,
       y__h328262,
       y__h328333,
       y__h328437,
       y__h328508,
       y__h328612,
       y__h328683,
       y__h328787,
       y__h328858,
       y__h328962,
       y__h329033,
       y__h329137,
       y__h329208,
       y__h329312,
       y__h329383,
       y__h329487,
       y__h329558,
       y__h329662,
       y__h329733,
       y__h329908,
       y__h333618,
       y__h333793,
       y__h333968,
       y__h334143,
       y__h334318,
       y__h334493,
       y__h334668,
       y__h339093,
       y__h339268,
       y__h339443,
       y__h339618,
       y__h339793,
       y__h339968,
       y__h340143,
       y__h340318,
       y__h345609,
       y__h345681,
       y__h345786,
       y__h345858,
       y__h345963,
       y__h346035,
       y__h346140,
       y__h346212,
       y__h346317,
       y__h346389,
       y__h346494,
       y__h346566,
       y__h346743,
       y__h350742,
       y__h3693,
       y__h3868,
       y__h4043,
       y__h4218,
       y__h4393,
       y__h4568,
       y__h64248,
       y__h64423,
       y__h64598,
       y__h64773,
       y__h64948,
       y__h65123,
       y__h74978,
       y__h75050,
       y__h75156,
       y__h75228,
       y__h75334,
       y__h75406,
       y__h75512,
       y__h75584,
       y__h75690,
       y__h75762,
       y__h75868,
       y__h75940,
       y__h76046,
       y__h76118,
       y__h76224,
       y__h76296,
       y__h76402,
       y__h76474,
       y__h76580,
       y__h76652,
       y__h76758,
       y__h76830,
       y__h76936,
       y__h77008,
       y__h77114,
       y__h77186,
       y__h77292,
       y__h77364,
       y__h77470,
       y__h77542,
       y__h77648,
       y__h77720,
       y__h77826,
       y__h77898,
       y__h78004,
       y__h78076,
       y__h78182,
       y__h78254,
       y__h78360,
       y__h78432,
       y__h78538,
       y__h78610,
       y__h78716,
       y__h78788,
       y__h78894,
       y__h78966,
       y__h79072,
       y__h79144,
       y__h79250,
       y__h79322,
       y__h79428,
       y__h79500,
       y__h79606,
       y__h79678,
       y__h79784,
       y__h79856,
       y__h79962,
       y__h80034,
       y__h80140,
       y__h80212,
       y__h80546,
       y__h80618,
       y__h80724,
       y__h80796,
       y__h80902,
       y__h80974,
       y__h81080,
       y__h81152,
       y__h81258,
       y__h81330,
       y__h81436,
       y__h81508,
       y__h81614,
       y__h81686,
       y__h81792,
       y__h81864,
       y__h81970,
       y__h82042,
       y__h82148,
       y__h82220,
       y__h82326,
       y__h82398,
       y__h82504,
       y__h82576,
       y__h82682,
       y__h82754,
       y__h82860,
       y__h82932,
       y__h83038,
       y__h83110,
       y__h83216,
       y__h83288,
       y__h83394,
       y__h83466,
       y__h83572,
       y__h83644,
       y__h83750,
       y__h83822,
       y__h83928,
       y__h84000,
       y__h84106,
       y__h84178,
       y__h84284,
       y__h84356,
       y__h84462,
       y__h84534,
       y__h84640,
       y__h84712,
       y__h84818,
       y__h84890,
       y__h84996,
       y__h85068,
       y__h85174,
       y__h85246,
       y__h85352,
       y__h85424,
       y__h85530,
       y__h85602,
       y__h85708,
       y__h85780,
       y__h86114,
       y__h86186,
       y__h86292,
       y__h86364,
       y__h86470,
       y__h86542,
       y__h86648,
       y__h86720,
       y__h86826,
       y__h86898,
       y__h87004,
       y__h87076,
       y__h87182,
       y__h87254,
       y__h87360,
       y__h87432,
       y__h87538,
       y__h87610,
       y__h87716,
       y__h87788,
       y__h87894,
       y__h87966,
       y__h88072,
       y__h88144,
       y__h88250,
       y__h88322,
       y__h88428,
       y__h88500,
       y__h88606,
       y__h88678,
       y__h88784,
       y__h88856,
       y__h88962,
       y__h89034,
       y__h89140,
       y__h89212,
       y__h89318,
       y__h89390,
       y__h89496,
       y__h89568,
       y__h89674,
       y__h89746,
       y__h89852,
       y__h89924,
       y__h90030,
       y__h90102,
       y__h90208,
       y__h90280,
       y__h90386,
       y__h90458,
       y__h90564,
       y__h90636,
       y__h90742,
       y__h90814,
       y__h90920,
       y__h90992,
       y__h91098,
       y__h91170,
       y__h91276,
       y__h91348,
       y__h91682,
       y__h91754,
       y__h91860,
       y__h91932,
       y__h92038,
       y__h92110,
       y__h92216,
       y__h92288,
       y__h92394,
       y__h92466,
       y__h92572,
       y__h92644,
       y__h92750,
       y__h92822,
       y__h92928,
       y__h93000,
       y__h93106,
       y__h93178,
       y__h93284,
       y__h93356,
       y__h93462,
       y__h93534,
       y__h93640,
       y__h93712,
       y__h93818,
       y__h93890,
       y__h93996,
       y__h94068,
       y__h94174,
       y__h94246,
       y__h94352,
       y__h94424,
       y__h94530,
       y__h94602,
       y__h94708,
       y__h94780,
       y__h94886,
       y__h94958,
       y__h95064,
       y__h95136,
       y__h95242,
       y__h95314,
       y__h95420,
       y__h95492,
       y__h95598,
       y__h95670,
       y__h95776,
       y__h95848,
       y__h95954,
       y__h96026,
       y__h96132,
       y__h96204,
       y__h96310,
       y__h96382,
       y__h96488,
       y__h96560,
       y__h96666,
       y__h96738,
       y__h96844,
       y__h96916,
       y__h97250,
       y__h97322,
       y__h97428,
       y__h97500,
       y__h97606,
       y__h97678,
       y__h97784,
       y__h97856,
       y__h97962,
       y__h98034,
       y__h98140,
       y__h98212,
       y__h98318,
       y__h98390,
       y__h98496,
       y__h98568,
       y__h98674,
       y__h98746,
       y__h98852,
       y__h98924,
       y__h99030,
       y__h99102,
       y__h99208,
       y__h99280,
       y__h99386,
       y__h99458,
       y__h99564,
       y__h99636,
       y__h99742,
       y__h99814,
       y__h99920,
       y__h99992;

  // action method get_inputs
  assign RDY_get_inputs = 1'd1 ;
  assign CAN_FIRE_get_inputs = 1'd1 ;
  assign WILL_FIRE_get_inputs = EN_get_inputs ;

  // value method mac_op
  assign mac_op = reg_result ;
  assign RDY_mac_op = reg_output_valid ;

  // rule RL_rl_mac_inputs
  assign CAN_FIRE_RL_rl_mac_inputs = reg_input_valid ;
  assign WILL_FIRE_RL_rl_mac_inputs = reg_input_valid ;

  // register reg_input_valid
  assign reg_input_valid_D_IN = 1'd1 ;
  assign reg_input_valid_EN = EN_get_inputs ;

  // register reg_mode_fp
  assign reg_mode_fp_D_IN = get_inputs_s ;
  assign reg_mode_fp_EN = EN_get_inputs ;

  // register reg_operand_a
  assign reg_operand_a_D_IN = get_inputs_a ;
  assign reg_operand_a_EN = EN_get_inputs ;

  // register reg_operand_b
  assign reg_operand_b_D_IN = get_inputs_b ;
  assign reg_operand_b_EN = EN_get_inputs ;

  // register reg_operand_c
  assign reg_operand_c_D_IN = get_inputs_c ;
  assign reg_operand_c_EN = EN_get_inputs ;

  // register reg_output_valid
  assign reg_output_valid_D_IN = 1'd1 ;
  assign reg_output_valid_EN = reg_input_valid ;

  // register reg_result
  assign reg_result_D_IN = reg_mode_fp ? x__h124547 : x__h292 ;
  assign reg_result_EN = reg_input_valid ;

  // remaining internal signals
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2741 =
	     aligned_mantissa_a__h124579 < aligned_mantissa_b__h124581 ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744 =
	     aligned_mantissa_a__h124579 ^ aligned_mantissa_b__h124581 ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746 =
	     aligned_mantissa_a__h124579 & aligned_mantissa_b__h124581 ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2899 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[2] ^
	       y__h293355,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[1] ^
	       IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q56[1],
	       IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q57[0] } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2901 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[6] ^
	       y__h294067,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[5] ^
	       y__h293889,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[4] ^
	       y__h293711,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[3] ^
	       y__h293533,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2899 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2903 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[10] ^
	       y__h294779,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[9] ^
	       y__h294601,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[8] ^
	       y__h294423,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[7] ^
	       y__h294245,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2901 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2905 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[14] ^
	       y__h295491,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[13] ^
	       y__h295313,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[12] ^
	       y__h295135,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[11] ^
	       y__h294957,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2903 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2907 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[18] ^
	       y__h296203,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[17] ^
	       y__h296025,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[16] ^
	       y__h295847,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[15] ^
	       y__h295669,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2905 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2909 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[22] ^
	       y__h296915,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[21] ^
	       y__h296737,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[20] ^
	       y__h296559,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[19] ^
	       y__h296381,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2907 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2911 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[26] ^
	       y__h297627,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[25] ^
	       y__h297449,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[24] ^
	       y__h297271,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[23] ^
	       y__h297093,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2909 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2913 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[30] ^
	       y__h298339,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[29] ^
	       y__h298161,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[28] ^
	       y__h297983,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[27] ^
	       y__h297805,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2911 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029 =
	     aligned_mantissa_b__h124581 ^ neg_aligned_mant_a__h124583 ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031 =
	     aligned_mantissa_b__h124581 & neg_aligned_mant_a__h124583 ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3184 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[2] ^
	       y__h319485,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[1] ^
	       IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q58[1],
	       IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q59[0] } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3186 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[6] ^
	       y__h320197,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[5] ^
	       y__h320019,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[4] ^
	       y__h319841,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[3] ^
	       y__h319663,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3184 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3188 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[10] ^
	       y__h320909,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[9] ^
	       y__h320731,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[8] ^
	       y__h320553,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[7] ^
	       y__h320375,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3186 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3190 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[14] ^
	       y__h321621,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[13] ^
	       y__h321443,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[12] ^
	       y__h321265,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[11] ^
	       y__h321087,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3188 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3192 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[18] ^
	       y__h322333,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[17] ^
	       y__h322155,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[16] ^
	       y__h321977,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[15] ^
	       y__h321799,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3190 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3194 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[22] ^
	       y__h323045,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[21] ^
	       y__h322867,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[20] ^
	       y__h322689,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[19] ^
	       y__h322511,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3192 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3196 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[26] ^
	       y__h323757,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[25] ^
	       y__h323579,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[24] ^
	       y__h323401,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[23] ^
	       y__h323223,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3194 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3198 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[30] ^
	       y__h324469,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[29] ^
	       y__h324291,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[28] ^
	       y__h324113,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[27] ^
	       y__h323935,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3196 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314 =
	     aligned_mantissa_a__h124579 ^ neg_aligned_mant_b__h124584 ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316 =
	     aligned_mantissa_a__h124579 & neg_aligned_mant_b__h124584 ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3469 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[2] ^
	       y__h306420,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[1] ^
	       IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q60[1],
	       IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q61[0] } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3471 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[6] ^
	       y__h307132,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[5] ^
	       y__h306954,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[4] ^
	       y__h306776,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[3] ^
	       y__h306598,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3469 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3473 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[10] ^
	       y__h307844,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[9] ^
	       y__h307666,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[8] ^
	       y__h307488,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[7] ^
	       y__h307310,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3471 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3475 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[14] ^
	       y__h308556,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[13] ^
	       y__h308378,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[12] ^
	       y__h308200,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[11] ^
	       y__h308022,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3473 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3477 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[18] ^
	       y__h309268,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[17] ^
	       y__h309090,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[16] ^
	       y__h308912,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[15] ^
	       y__h308734,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3475 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3479 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[22] ^
	       y__h309980,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[21] ^
	       y__h309802,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[20] ^
	       y__h309624,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[19] ^
	       y__h309446,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3477 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3481 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[26] ^
	       y__h310692,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[25] ^
	       y__h310514,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[24] ^
	       y__h310336,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[23] ^
	       y__h310158,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3479 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3483 =
	     { IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[30] ^
	       y__h311404,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[29] ^
	       y__h311226,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[28] ^
	       y__h311048,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[27] ^
	       y__h310870,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3481 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d1285 ?
	       reg_operand_c[30:23] :
	       final_exponent__h124620 ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3673 =
	     { x__h339092 ^ y__h339093,
	       x__h338916 ^
	       IF_IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_ETC__q67[1],
	       IF_INV_IF_INV_IF_0_CONCAT_reg_operand_a_BITS_1_ETC__q68[0] } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3674 =
	     { x__h339442 ^ y__h339443,
	       x__h339267 ^ y__h339268,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3673 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3675 =
	     { x__h339792 ^ y__h339793,
	       x__h339617 ^ y__h339618,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3674 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3676 =
	     { y__h334668 ^ y__h340143,
	       x__h339967 ^ y__h339968,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3675 } ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC__q39 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC__q40 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_28_ETC__q29 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_28_ETC__q30 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_T_ETC__q44 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_T_ETC__q35 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_ETC__q46 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_ETC__q47 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_ETC__q49 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_ETC__q50 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q41 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC__q40[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q56 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q57 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q58 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q59 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q60 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q61 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q65 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_ETC__q31 =
	     IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_28_ETC__q30[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_IF_reg_operand_a_BIT_15_XOR_reg_operand__ETC___d3683 =
	     _theResult_____2__h324834[23] ?
	       { 21'd0,
		 y__h340318,
		 IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3676 } :
	       { 22'd0,
		 y__h334668,
		 x__h339967,
		 x__h339792,
		 x__h339617,
		 x__h339442,
		 x__h339267,
		 x__h339092,
		 x__h338916,
		 IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7__ETC__q66[0] } ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q77 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q78 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q79 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q80 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q81 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q82 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q83 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q84 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q85 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q86 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q87 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q88 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q89 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q90 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_ETC__q67 =
	     IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7__ETC__q66[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_ope_ETC__q28 =
	     IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_operan_ETC__q20[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_operand_a_BIT_15_XOR_reg_operand_b_B_ETC__q62 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_reg_operand_a_BIT_15_XOR_reg_operand_b_B_ETC__q63 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_operand_a_BIT_15_XOR_reg_operand_b_B_ETC__q70 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485[24] ?
	       _theResult_____2_fst__h324836 :
	       _theResult_____2_fst__h344364 ;
  assign IF_IF_reg_operand_a_BIT_15_XOR_reg_operand_b_B_ETC__q71 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485[24] ?
	       _theResult_____2__h324834 :
	       _theResult_____2_snd__h344365 ;
  assign IF_IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_re_ETC__q76 =
	     IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_reg_o_ETC___d3825[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_operand_a_BIT_7_747_XOR_reg_operand__ETC__q94 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_reg_operand_a_BIT_7_747_XOR_reg_operand__ETC__q95 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC___d1237 =
	     (IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1201 ||
	      IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1202 &&
	      { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1203,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1202,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1216 } !=
	      8'b01000000 &&
	      y__h197187) ?
	       8'b10000010 :
	       8'b10000001 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC___d1358 =
	     y__h197187 ?
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1353 :
	       { x__h208848,
		 x__h208673,
		 x__h208498,
		 x__h208323,
		 x__h208148,
		 x__h207973,
		 IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1325,
		 IF_INV_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT__ETC__q22[0] } ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC___d1365 =
	     (IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1202 &&
	      { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1203,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1202,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1216 } !=
	      8'b01000000) ?
	       _theResult___fst__h194852 :
	       mantissa_extended__h194794 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC___d1367 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1201 ?
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q34[6:0] :
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC___d1365[6:0] ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q10 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q11 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q12 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q13 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q14 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q15 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q16 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q2 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d60[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q21 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1203 ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q23 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1329 ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q24 =
	     (IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1325 ^
	      IF_INV_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT__ETC__q22[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q3 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q34 =
	     (IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1203 &&
	      { x__h195960,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1203,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1202,
		IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1216 } !=
	      9'b010000000) ?
	       mantissa_extended___1__h213463 :
	       mantissa_extended__h213396 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q4 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q5 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q6 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q7 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q8 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q9 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3831 =
	     IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_reg_o_ETC___d3783[0] ?
	       product__h61945 :
	       32'd0 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3831 ^
	     y__h54375 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3831 &
	     y__h54375 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3994 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[3] ^
	       y__h75156,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[2] ^
	       y__h74978,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[1] ^
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q77[1],
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q78[0] } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3996 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[7] ^
	       y__h75868,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[6] ^
	       y__h75690,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[5] ^
	       y__h75512,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[4] ^
	       y__h75334,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3994 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3998 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[11] ^
	       y__h76580,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[10] ^
	       y__h76402,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[9] ^
	       y__h76224,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[8] ^
	       y__h76046,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3996 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4000 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[15] ^
	       y__h77292,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[14] ^
	       y__h77114,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[13] ^
	       y__h76936,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[12] ^
	       y__h76758,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3998 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4002 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[19] ^
	       y__h78004,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[18] ^
	       y__h77826,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[17] ^
	       y__h77648,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[16] ^
	       y__h77470,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4000 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4004 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[23] ^
	       y__h78716,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[22] ^
	       y__h78538,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[21] ^
	       y__h78360,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[20] ^
	       y__h78182,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4002 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4006 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[27] ^
	       y__h79428,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[26] ^
	       y__h79250,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[25] ^
	       y__h79072,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[24] ^
	       y__h78894,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4004 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4009 =
	     IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_reg_o_ETC___d3783[1] ?
	       product__h54373 :
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3831 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4009 ^
	     y__h46803 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4009 &
	     y__h46803 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4172 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[3] ^
	       y__h80724,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[2] ^
	       y__h80546,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[1] ^
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q79[1],
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q80[0] } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4174 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[7] ^
	       y__h81436,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[6] ^
	       y__h81258,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[5] ^
	       y__h81080,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[4] ^
	       y__h80902,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4172 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4176 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[11] ^
	       y__h82148,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[10] ^
	       y__h81970,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[9] ^
	       y__h81792,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[8] ^
	       y__h81614,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4174 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4178 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[15] ^
	       y__h82860,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[14] ^
	       y__h82682,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[13] ^
	       y__h82504,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[12] ^
	       y__h82326,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4176 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4180 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[19] ^
	       y__h83572,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[18] ^
	       y__h83394,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[17] ^
	       y__h83216,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[16] ^
	       y__h83038,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4178 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4182 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[23] ^
	       y__h84284,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[22] ^
	       y__h84106,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[21] ^
	       y__h83928,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[20] ^
	       y__h83750,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4180 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4184 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[27] ^
	       y__h84996,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[26] ^
	       y__h84818,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[25] ^
	       y__h84640,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[24] ^
	       y__h84462,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4182 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4187 =
	     IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_reg_o_ETC___d3783[2] ?
	       product__h46801 :
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4009 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4187 ^
	     y__h39231 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4187 &
	     y__h39231 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4350 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[3] ^
	       y__h86292,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[2] ^
	       y__h86114,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[1] ^
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q81[1],
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q82[0] } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4352 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[7] ^
	       y__h87004,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[6] ^
	       y__h86826,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[5] ^
	       y__h86648,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[4] ^
	       y__h86470,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4350 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4354 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[11] ^
	       y__h87716,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[10] ^
	       y__h87538,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[9] ^
	       y__h87360,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[8] ^
	       y__h87182,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4352 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4356 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[15] ^
	       y__h88428,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[14] ^
	       y__h88250,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[13] ^
	       y__h88072,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[12] ^
	       y__h87894,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4354 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4358 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[19] ^
	       y__h89140,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[18] ^
	       y__h88962,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[17] ^
	       y__h88784,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[16] ^
	       y__h88606,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4356 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4360 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[23] ^
	       y__h89852,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[22] ^
	       y__h89674,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[21] ^
	       y__h89496,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[20] ^
	       y__h89318,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4358 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4362 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[27] ^
	       y__h90564,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[26] ^
	       y__h90386,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[25] ^
	       y__h90208,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[24] ^
	       y__h90030,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4360 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4365 =
	     IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_reg_o_ETC___d3783[3] ?
	       product__h39229 :
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4187 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4365 ^
	     y__h31659 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4365 &
	     y__h31659 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4528 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[3] ^
	       y__h91860,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[2] ^
	       y__h91682,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[1] ^
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q83[1],
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q84[0] } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4530 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[7] ^
	       y__h92572,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[6] ^
	       y__h92394,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[5] ^
	       y__h92216,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[4] ^
	       y__h92038,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4528 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4532 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[11] ^
	       y__h93284,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[10] ^
	       y__h93106,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[9] ^
	       y__h92928,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[8] ^
	       y__h92750,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4530 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4534 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[15] ^
	       y__h93996,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[14] ^
	       y__h93818,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[13] ^
	       y__h93640,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[12] ^
	       y__h93462,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4532 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4536 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[19] ^
	       y__h94708,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[18] ^
	       y__h94530,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[17] ^
	       y__h94352,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[16] ^
	       y__h94174,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4534 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4538 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[23] ^
	       y__h95420,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[22] ^
	       y__h95242,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[21] ^
	       y__h95064,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[20] ^
	       y__h94886,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4536 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4540 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[27] ^
	       y__h96132,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[26] ^
	       y__h95954,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[25] ^
	       y__h95776,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[24] ^
	       y__h95598,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4538 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4543 =
	     IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_reg_o_ETC___d3783[4] ?
	       product__h31657 :
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4365 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4543 ^
	     y__h24087 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4543 &
	     y__h24087 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4706 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[3] ^
	       y__h97428,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[2] ^
	       y__h97250,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[1] ^
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q85[1],
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q86[0] } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4708 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[7] ^
	       y__h98140,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[6] ^
	       y__h97962,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[5] ^
	       y__h97784,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[4] ^
	       y__h97606,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4706 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4710 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[11] ^
	       y__h98852,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[10] ^
	       y__h98674,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[9] ^
	       y__h98496,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[8] ^
	       y__h98318,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4708 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4712 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[15] ^
	       y__h99564,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[14] ^
	       y__h99386,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[13] ^
	       y__h99208,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[12] ^
	       y__h99030,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4710 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4714 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[19] ^
	       y__h100276,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[18] ^
	       y__h100098,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[17] ^
	       y__h99920,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[16] ^
	       y__h99742,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4712 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4716 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[23] ^
	       y__h100988,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[22] ^
	       y__h100810,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[21] ^
	       y__h100632,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[20] ^
	       y__h100454,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4714 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4718 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[27] ^
	       y__h101700,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[26] ^
	       y__h101522,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[25] ^
	       y__h101344,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[24] ^
	       y__h101166,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4716 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4721 =
	     IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_reg_o_ETC___d3783[5] ?
	       product__h24085 :
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4543 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4721 ^
	     y__h16515 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4721 &
	     y__h16515 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4884 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[3] ^
	       y__h102996,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[2] ^
	       y__h102818,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[1] ^
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q87[1],
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q88[0] } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4886 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[7] ^
	       y__h103708,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[6] ^
	       y__h103530,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[5] ^
	       y__h103352,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[4] ^
	       y__h103174,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4884 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4888 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[11] ^
	       y__h104420,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[10] ^
	       y__h104242,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[9] ^
	       y__h104064,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[8] ^
	       y__h103886,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4886 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4890 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[15] ^
	       y__h105132,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[14] ^
	       y__h104954,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[13] ^
	       y__h104776,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[12] ^
	       y__h104598,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4888 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4892 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[19] ^
	       y__h105844,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[18] ^
	       y__h105666,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[17] ^
	       y__h105488,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[16] ^
	       y__h105310,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4890 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4894 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[23] ^
	       y__h106556,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[22] ^
	       y__h106378,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[21] ^
	       y__h106200,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[20] ^
	       y__h106022,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4892 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4896 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[27] ^
	       y__h107268,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[26] ^
	       y__h107090,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[25] ^
	       y__h106912,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[24] ^
	       y__h106734,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4894 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4899 =
	     IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_reg_o_ETC___d3783[6] ?
	       product__h16513 :
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4721 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4899 ^
	     y__h8943 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4899 &
	     y__h8943 ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5062 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[3] ^
	       y__h108564,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[2] ^
	       y__h108386,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[1] ^
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q89[1],
	       IF_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_ETC__q90[0] } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5064 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[7] ^
	       y__h109276,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[6] ^
	       y__h109098,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[5] ^
	       y__h108920,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[4] ^
	       y__h108742,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5062 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5066 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[11] ^
	       y__h109988,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[10] ^
	       y__h109810,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[9] ^
	       y__h109632,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[8] ^
	       y__h109454,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5064 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5068 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[15] ^
	       y__h110700,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[14] ^
	       y__h110522,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[13] ^
	       y__h110344,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[12] ^
	       y__h110166,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5066 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5070 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[19] ^
	       y__h111412,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[18] ^
	       y__h111234,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[17] ^
	       y__h111056,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[16] ^
	       y__h110878,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5068 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5072 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[23] ^
	       y__h112124,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[22] ^
	       y__h111946,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[21] ^
	       y__h111768,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[20] ^
	       y__h111590,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5070 } ;
  assign IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5074 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[27] ^
	       y__h112836,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[26] ^
	       y__h112658,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[25] ^
	       y__h112480,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[24] ^
	       y__h112302,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5072 } ;
  assign IF_INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS__ETC__q45 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS__ETC__q36 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7__ETC__q42 =
	     (~IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC__q40[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7__ETC__q66 =
	     (~IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7__ETC__q69 =
	     INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_INV_IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_ETC__q32 =
	     (~IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_28_ETC__q30[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_INV_IF_INV_IF_0_CONCAT_reg_operand_a_BITS_1_ETC__q68 =
	     (~IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7__ETC__q66[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_INV_IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_ETC__q27 =
	     (~IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_operan_ETC__q20[0]) ?
	       33'd2 :
	       33'd0 ;
  assign IF_INV_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT__ETC__q22 =
	     (~IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1203) ?
	       32'd1 :
	       32'd0 ;
  assign IF_INV_INV_aligned_mantissa_a245798_BIT_0_THEN_ETC__q53 =
	     (~INV_aligned_mantissa_a24579__q48[0]) ? 32'd1 : 32'd0 ;
  assign IF_INV_INV_aligned_mantissa_b245811_BIT_0_THEN_ETC__q55 =
	     (~INV_aligned_mantissa_b24581__q51[0]) ? 32'd1 : 32'd0 ;
  assign IF_INV_INV_reg_operand_c_BITS_30_TO_23_BIT_0_T_ETC__q38 =
	     (~INV_reg_operand_c_BITS_30_TO_23__q1[0]) ? 32'd1 : 32'd0 ;
  assign IF_INV_INV_theResult_____22071_BIT_0_THEN_1_EL_ETC__q93 =
	     (~INV_theResult_____2207__q91[0]) ? 32'd1 : 32'd0 ;
  assign IF_INV_SEXT_INV_reg_operand_a_BITS_7_TO_0_792__ETC__q75 =
	     (~SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_INV_SEXT_INV_reg_operand_b_BITS_7_TO_0_750__ETC__q73 =
	     (~SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_INV_aligned_mantissa_a245798_BIT_0_THEN_2_E_ETC__q52 =
	     INV_aligned_mantissa_a24579__q48[0] ? 33'd2 : 33'd0 ;
  assign IF_INV_aligned_mantissa_b245811_BIT_0_THEN_2_E_ETC__q54 =
	     INV_aligned_mantissa_b24581__q51[0] ? 33'd2 : 33'd0 ;
  assign IF_INV_reg_operand_c_BITS_30_TO_23_BIT_0_THEN__ETC__q37 =
	     INV_reg_operand_c_BITS_30_TO_23__q1[0] ? 33'd2 : 33'd0 ;
  assign IF_INV_theResult_____22071_BIT_0_THEN_2_ELSE_0__q92 =
	     INV_theResult_____2207__q91[0] ? 33'd2 : 33'd0 ;
  assign IF_INV_x95960_THEN_1_ELSE_0__q26 = (~x__h195960) ? 32'd1 : 32'd0 ;
  assign IF_SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793__ETC__q74 =
	     SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751__ETC__q72 =
	     SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_reg_operand_a_BITS_14_TO_7_1_AND_reg_operan_ETC__q17 =
	     reg_operand_a_BITS_14_TO_7_1_AND_reg_operand_b_ETC___d15[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_operan_ETC__q18 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_operan_ETC__q19 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1240[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_operan_ETC__q20 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485 =
	     reg_operand_a_BIT_15_XOR_reg_operand_b_BIT_15__ETC___d10 ?
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2913 :
	       (IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2741 ?
		  IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3198 :
		  IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3483) ;
  assign IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485[23:1] &
	     { 22'd0,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485[0] } ;
  assign IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485[23:1] ^
	     { 22'd0,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485[0] } ;
  assign IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3609 =
	     { IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[2] ^
	       y__h326162,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[1] ^
	       IF_IF_reg_operand_a_BIT_15_XOR_reg_operand_b_B_ETC__q62[1],
	       IF_IF_reg_operand_a_BIT_15_XOR_reg_operand_b_B_ETC__q63[0] } ;
  assign IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3611 =
	     { IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[6] ^
	       y__h326862,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[5] ^
	       y__h326687,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[4] ^
	       y__h326512,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[3] ^
	       y__h326337,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3609 } ;
  assign IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3613 =
	     { IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[10] ^
	       y__h327562,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[9] ^
	       y__h327387,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[8] ^
	       y__h327212,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[7] ^
	       y__h327037,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3611 } ;
  assign IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3615 =
	     { IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[14] ^
	       y__h328262,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[13] ^
	       y__h328087,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[12] ^
	       y__h327912,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[11] ^
	       y__h327737,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3613 } ;
  assign IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3617 =
	     { IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[18] ^
	       y__h328962,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[17] ^
	       y__h328787,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[16] ^
	       y__h328612,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[15] ^
	       y__h328437,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3615 } ;
  assign IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3619 =
	     { IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[22] ^
	       y__h329662,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[21] ^
	       y__h329487,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[20] ^
	       y__h329312,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[19] ^
	       y__h329137,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3617 } ;
  assign IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_reg_o_ETC___d3825 =
	     reg_operand_a[7] ?
	       SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793_794_ETC___d3824 :
	       reg_operand_a[7:0] ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194 =
	     int_product__h270 ^ reg_operand_c ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196 =
	     int_product__h270 & reg_operand_c ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5259 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[1] |
	     y__h119480 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5261 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[2] |
	     y__h119651 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5263 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[3] |
	     y__h119822 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5265 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[4] |
	     y__h119993 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5267 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[5] |
	     y__h120164 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5269 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[6] |
	     y__h120335 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5271 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[7] |
	     y__h120506 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5273 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[8] |
	     y__h120677 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5275 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[9] |
	     y__h120848 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5277 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[10] |
	     y__h121019 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5279 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[11] |
	     y__h121190 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5281 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[12] |
	     y__h121361 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5283 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[13] |
	     y__h121532 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5285 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[14] |
	     y__h121703 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5287 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[15] |
	     y__h121874 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5289 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[16] |
	     y__h122045 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5291 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[17] |
	     y__h122216 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5293 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[18] |
	     y__h122387 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5295 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[19] |
	     y__h122558 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5297 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[20] |
	     y__h122729 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5299 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[21] |
	     y__h122900 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5301 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[22] |
	     y__h123071 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5303 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[23] |
	     y__h123242 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5305 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[24] |
	     y__h123413 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5307 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[25] |
	     y__h123584 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5309 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[26] |
	     y__h123755 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5311 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[27] |
	     y__h123926 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5313 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[28] |
	     y__h124097 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5315 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[29] |
	     y__h124268 ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5355 =
	     { IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[3] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5261,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[2] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5259,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[1] ^
	       IF_IF_reg_operand_a_BIT_7_747_XOR_reg_operand__ETC__q94[1],
	       IF_IF_reg_operand_a_BIT_7_747_XOR_reg_operand__ETC__q95[0] } ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5357 =
	     { IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[7] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5269,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[6] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5267,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[5] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5265,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[4] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5263,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5355 } ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5359 =
	     { IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[11] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5277,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[10] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5275,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[9] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5273,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[8] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5271,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5357 } ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5361 =
	     { IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[15] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5285,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[14] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5283,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[13] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5281,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[12] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5279,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5359 } ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5363 =
	     { IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[19] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5293,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[18] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5291,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[17] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5289,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[16] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5287,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5361 } ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5365 =
	     { IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[23] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5301,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[22] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5299,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[21] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5297,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[20] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5295,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5363 } ;
  assign IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5367 =
	     { IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[27] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5309,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[26] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5307,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[25] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5305,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[24] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5303,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5365 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1125 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[3] ^
	       y__h182722,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[2] ^
	       y__h182533,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[1] ^
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q13[1],
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q14[0] } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1127 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[7] ^
	       y__h183478,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[6] ^
	       y__h183289,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[5] ^
	       y__h183100,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[4] ^
	       y__h182911,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1125 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1129 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[11] ^
	       y__h184234,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[10] ^
	       y__h184045,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[9] ^
	       y__h183856,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[8] ^
	       y__h183667,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1127 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1131 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[15] ^
	       y__h184990,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[14] ^
	       y__h184801,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[13] ^
	       y__h184612,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[12] ^
	       y__h184423,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1129 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1133 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[19] ^
	       y__h185746,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[18] ^
	       y__h185557,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[17] ^
	       y__h185368,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[16] ^
	       y__h185179,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1131 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1135 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[23] ^
	       y__h186502,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[22] ^
	       y__h186313,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[21] ^
	       y__h186124,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[20] ^
	       y__h185935,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1133 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1137 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[27] ^
	       y__h187258,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[26] ^
	       y__h187069,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[25] ^
	       y__h186880,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[24] ^
	       y__h186691,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1135 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141 =
	     x__h132212 ^ y__h132213 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143 =
	     x__h132212 & y__h132213 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1201 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[15] ^
	     y__h191554 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1202 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[6] ^
	     y__h189853 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1203 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[7] ^
	     y__h190042 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1215 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[3] ^
	       y__h189286,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[2] ^
	       y__h189097,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[1] ^
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q15[1],
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q16[0] } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1216 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[5] ^
	       y__h189664,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[4] ^
	       y__h189475,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1215 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1307 =
	     { x__h214727 ^ y__h214728,
	       x__h214551 ^ IF_x95960_THEN_2_ELSE_0__q25[1],
	       IF_INV_x95960_THEN_1_ELSE_0__q26[0] } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1308 =
	     { x__h215077 ^ y__h215078,
	       x__h214902 ^ y__h214903,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1307 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1309 =
	     { x__h215427 ^ y__h215428,
	       x__h215252 ^ y__h215253,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1308 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1325 =
	     x__h195960 ^
	     IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q21[1] ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1329 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1325 &
	     IF_INV_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT__ETC__q22[0] ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1350 =
	     { x__h207973 ^
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q23[1],
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q24[0] } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1351 =
	     { x__h208323 ^ y__h208324,
	       x__h208148 ^ y__h208149,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1350 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1352 =
	     { x__h208673 ^ y__h208674,
	       x__h208498 ^ y__h208499,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1351 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1353 =
	     { y__h197187 ^ y__h209024,
	       x__h208848 ^ y__h208849,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1352 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d230 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[3] ^
	       y__h149897,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[2] ^
	       y__h149708,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[1] ^
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q3[1],
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q4[0] } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d232 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[7] ^
	       y__h150653,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[6] ^
	       y__h150464,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[5] ^
	       y__h150275,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[4] ^
	       y__h150086,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d230 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d234 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[11] ^
	       y__h151409,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[10] ^
	       y__h151220,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[9] ^
	       y__h151031,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[8] ^
	       y__h150842,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d232 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d236 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[15] ^
	       y__h152165,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[14] ^
	       y__h151976,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[13] ^
	       y__h151787,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[12] ^
	       y__h151598,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d234 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d238 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[19] ^
	       y__h152921,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[18] ^
	       y__h152732,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[17] ^
	       y__h152543,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[16] ^
	       y__h152354,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d236 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d240 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[23] ^
	       y__h153677,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[22] ^
	       y__h153488,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[21] ^
	       y__h153299,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[20] ^
	       y__h153110,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d238 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d242 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[27] ^
	       y__h154433,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[26] ^
	       y__h154244,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[25] ^
	       y__h154055,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[24] ^
	       y__h153866,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d240 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248 =
	     x__h138562 ^ y__h138563 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250 =
	     x__h138562 & y__h138563 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d409 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[3] ^
	       y__h156462,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[2] ^
	       y__h156273,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[1] ^
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q5[1],
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q6[0] } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d411 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[7] ^
	       y__h157218,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[6] ^
	       y__h157029,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[5] ^
	       y__h156840,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[4] ^
	       y__h156651,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d409 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d413 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[11] ^
	       y__h157974,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[10] ^
	       y__h157785,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[9] ^
	       y__h157596,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[8] ^
	       y__h157407,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d411 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d415 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[15] ^
	       y__h158730,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[14] ^
	       y__h158541,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[13] ^
	       y__h158352,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[12] ^
	       y__h158163,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d413 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d417 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[19] ^
	       y__h159486,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[18] ^
	       y__h159297,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[17] ^
	       y__h159108,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[16] ^
	       y__h158919,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d415 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d419 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[23] ^
	       y__h160242,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[22] ^
	       y__h160053,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[21] ^
	       y__h159864,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[20] ^
	       y__h159675,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d417 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d421 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[27] ^
	       y__h160998,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[26] ^
	       y__h160809,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[25] ^
	       y__h160620,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[24] ^
	       y__h160431,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d419 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427 =
	     x__h137292 ^ y__h137293 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429 =
	     x__h137292 & y__h137293 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d588 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[3] ^
	       y__h163027,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[2] ^
	       y__h162838,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[1] ^
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q7[1],
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q8[0] } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d590 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[7] ^
	       y__h163783,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[6] ^
	       y__h163594,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[5] ^
	       y__h163405,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[4] ^
	       y__h163216,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d588 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d592 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[11] ^
	       y__h164539,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[10] ^
	       y__h164350,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[9] ^
	       y__h164161,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[8] ^
	       y__h163972,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d590 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d594 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[15] ^
	       y__h165295,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[14] ^
	       y__h165106,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[13] ^
	       y__h164917,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[12] ^
	       y__h164728,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d592 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d596 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[19] ^
	       y__h166051,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[18] ^
	       y__h165862,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[17] ^
	       y__h165673,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[16] ^
	       y__h165484,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d594 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d598 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[23] ^
	       y__h166807,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[22] ^
	       y__h166618,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[21] ^
	       y__h166429,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[20] ^
	       y__h166240,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d596 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d60 =
	     reg_operand_b[0] ? { 25'd1, reg_operand_a[6:0] } : 32'd0 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d600 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[27] ^
	       y__h167563,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[26] ^
	       y__h167374,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[25] ^
	       y__h167185,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[24] ^
	       y__h166996,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d598 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606 =
	     x__h136022 ^ y__h136023 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608 =
	     x__h136022 & y__h136023 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69 =
	     x__h139832 ^ y__h139833 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71 =
	     x__h139832 & y__h139833 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d767 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[3] ^
	       y__h169592,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[2] ^
	       y__h169403,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[1] ^
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q9[1],
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q10[0] } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d769 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[7] ^
	       y__h170348,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[6] ^
	       y__h170159,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[5] ^
	       y__h169970,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[4] ^
	       y__h169781,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d767 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d771 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[11] ^
	       y__h171104,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[10] ^
	       y__h170915,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[9] ^
	       y__h170726,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[8] ^
	       y__h170537,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d769 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d773 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[15] ^
	       y__h171860,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[14] ^
	       y__h171671,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[13] ^
	       y__h171482,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[12] ^
	       y__h171293,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d771 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d775 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[19] ^
	       y__h172616,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[18] ^
	       y__h172427,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[17] ^
	       y__h172238,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[16] ^
	       y__h172049,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d773 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d777 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[23] ^
	       y__h173372,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[22] ^
	       y__h173183,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[21] ^
	       y__h172994,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[20] ^
	       y__h172805,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d775 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d779 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[27] ^
	       y__h174128,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[26] ^
	       y__h173939,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[25] ^
	       y__h173750,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[24] ^
	       y__h173561,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d777 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785 =
	     x__h134752 ^ y__h134753 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787 =
	     x__h134752 & y__h134753 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d946 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[3] ^
	       y__h176157,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[2] ^
	       y__h175968,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[1] ^
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q11[1],
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q12[0] } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d948 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[7] ^
	       y__h176913,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[6] ^
	       y__h176724,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[5] ^
	       y__h176535,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[4] ^
	       y__h176346,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d946 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d950 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[11] ^
	       y__h177669,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[10] ^
	       y__h177480,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[9] ^
	       y__h177291,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[8] ^
	       y__h177102,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d948 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d952 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[15] ^
	       y__h178425,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[14] ^
	       y__h178236,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[13] ^
	       y__h178047,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[12] ^
	       y__h177858,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d950 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d954 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[19] ^
	       y__h179181,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[18] ^
	       y__h178992,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[17] ^
	       y__h178803,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[16] ^
	       y__h178614,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d952 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d956 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[23] ^
	       y__h179937,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[22] ^
	       y__h179748,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[21] ^
	       y__h179559,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[20] ^
	       y__h179370,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d954 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d958 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[27] ^
	       y__h180693,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[26] ^
	       y__h180504,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[25] ^
	       y__h180315,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[24] ^
	       y__h180126,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d956 } ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964 =
	     x__h133482 ^ y__h133483 ;
  assign IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966 =
	     x__h133482 & y__h133483 ;
  assign IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_reg_o_ETC___d3783 =
	     reg_operand_b[7] ?
	       SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751_752_ETC___d3782 :
	       reg_operand_b[7:0] ;
  assign IF_x95960_THEN_2_ELSE_0__q25 = x__h195960 ? 33'd2 : 33'd0 ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2382 =
	     x__h274902 ^ y__h274903 ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2383 =
	     x__h274725 ^ y__h274726 ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2384 =
	     x__h274548 ^ y__h274549 ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2387 =
	     x__h274372 ^
	     IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q41[1] ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2393 =
	     { x__h275079 ^ y__h275080,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2382,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2383,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2384,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2387,
	       IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7__ETC__q42[0] } ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2394 =
	     { x__h275433 ^ y__h275434,
	       x__h275256 ^ y__h275257,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2393 } ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2395 =
	     { x__h275787 ^ y__h275788,
	       x__h275610 ^ y__h275611,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2394 } ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2396 =
	     { x__h276141 ^ y__h276142,
	       x__h275964 ^ y__h275965,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2395 } ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2397 =
	     { x__h276495 ^ y__h276496,
	       x__h276318 ^ y__h276319,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2396 } ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2398 =
	     { x__h276849 ^ y__h276850,
	       x__h276672 ^ y__h276673,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2397 } ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2399 =
	     { x__h277203 ^ y__h277204,
	       x__h277026 ^ y__h277027,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2398 } ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2400 =
	     { x__h277557 ^ y__h277558,
	       x__h277380 ^ y__h277381,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2399 } ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2401 =
	     { x__h277911 ^ y__h277912,
	       x__h277734 ^ y__h277735,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2400 } ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2402 =
	     { x__h278265 ^ y__h278266,
	       x__h278088 ^ y__h278089,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2401 } ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2403 =
	     { x__h278619 ^ y__h278620,
	       x__h278442 ^ y__h278443,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2402 } ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2404 =
	     { x__h278973 ^ y__h278974,
	       x__h278796 ^ y__h278797,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2403 } ;
  assign INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2405 =
	     { x__h279327 ^ y__h279328,
	       x__h279150 ^ y__h279151,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2404 } ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1694 =
	     x__h241976 ^ y__h241977 ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1695 =
	     x__h241799 ^ y__h241800 ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1696 =
	     x__h241622 ^ y__h241623 ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1699 =
	     x__h241446 ^
	     IF_IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_ETC__q31[1] ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1705 =
	     { x__h242153 ^ y__h242154,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1694,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1695,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1696,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1699,
	       IF_INV_IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_ETC__q32[0] } ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1706 =
	     { x__h242507 ^ y__h242508,
	       x__h242330 ^ y__h242331,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1705 } ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1707 =
	     { x__h242861 ^ y__h242862,
	       x__h242684 ^ y__h242685,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1706 } ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1708 =
	     { x__h243215 ^ y__h243216,
	       x__h243038 ^ y__h243039,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1707 } ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1709 =
	     { x__h243569 ^ y__h243570,
	       x__h243392 ^ y__h243393,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1708 } ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1710 =
	     { x__h243923 ^ y__h243924,
	       x__h243746 ^ y__h243747,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1709 } ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1711 =
	     { x__h244277 ^ y__h244278,
	       x__h244100 ^ y__h244101,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1710 } ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1712 =
	     { x__h244631 ^ y__h244632,
	       x__h244454 ^ y__h244455,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1711 } ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1713 =
	     { x__h244985 ^ y__h244986,
	       x__h244808 ^ y__h244809,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1712 } ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1714 =
	     { x__h245339 ^ y__h245340,
	       x__h245162 ^ y__h245163,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1713 } ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1715 =
	     { x__h245693 ^ y__h245694,
	       x__h245516 ^ y__h245517,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1714 } ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1716 =
	     { x__h246047 ^ y__h246048,
	       x__h245870 ^ y__h245871,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1715 } ;
  assign INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1717 =
	     { x__h246401 ^ y__h246402,
	       x__h246224 ^ y__h246225,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1716 } ;
  assign INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2528 =
	     { INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[4] ^
	       y__h280452,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[3] ^
	       y__h280274,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[2] ^
	       y__h280096,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[1] ^
	       IF_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_T_ETC__q44[1],
	       IF_INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS__ETC__q45[0] } ;
  assign INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2530 =
	     { INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[8] ^
	       y__h281164,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[7] ^
	       y__h280986,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[6] ^
	       y__h280808,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[5] ^
	       y__h280630,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2528 } ;
  assign INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2532 =
	     { INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[12] ^
	       y__h281876,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[11] ^
	       y__h281698,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[10] ^
	       y__h281520,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[9] ^
	       y__h281342,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2530 } ;
  assign INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2534 =
	     { INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[16] ^
	       y__h282588,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[15] ^
	       y__h282410,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[14] ^
	       y__h282232,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[13] ^
	       y__h282054,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2532 } ;
  assign INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2536 =
	     { INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[20] ^
	       y__h283300,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[19] ^
	       y__h283122,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[18] ^
	       y__h282944,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[17] ^
	       y__h282766,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2534 } ;
  assign INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43 =
	     ~_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407 ;
  assign INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1840 =
	     { INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[4] ^
	       y__h247526,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[3] ^
	       y__h247348,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[2] ^
	       y__h247170,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[1] ^
	       IF_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_T_ETC__q35[1],
	       IF_INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS__ETC__q36[0] } ;
  assign INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1842 =
	     { INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[8] ^
	       y__h248238,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[7] ^
	       y__h248060,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[6] ^
	       y__h247882,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[5] ^
	       y__h247704,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1840 } ;
  assign INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1844 =
	     { INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[12] ^
	       y__h248950,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[11] ^
	       y__h248772,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[10] ^
	       y__h248594,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[9] ^
	       y__h248416,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1842 } ;
  assign INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1846 =
	     { INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[16] ^
	       y__h249662,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[15] ^
	       y__h249484,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[14] ^
	       y__h249306,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[13] ^
	       y__h249128,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1844 } ;
  assign INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1848 =
	     { INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[20] ^
	       y__h250374,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[19] ^
	       y__h250196,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[18] ^
	       y__h250018,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[17] ^
	       y__h249840,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1846 } ;
  assign INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33 =
	     ~_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719 ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3014 =
	     { INV_aligned_mantissa_a24579__q48[3] ^ y__h314186,
	       INV_aligned_mantissa_a24579__q48[2] ^ y__h314011,
	       INV_aligned_mantissa_a24579__q48[1] ^
	       IF_INV_aligned_mantissa_a245798_BIT_0_THEN_2_E_ETC__q52[1],
	       IF_INV_INV_aligned_mantissa_a245798_BIT_0_THEN_ETC__q53[0] } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3016 =
	     { INV_aligned_mantissa_a24579__q48[7] ^ y__h314886,
	       INV_aligned_mantissa_a24579__q48[6] ^ y__h314711,
	       INV_aligned_mantissa_a24579__q48[5] ^ y__h314536,
	       INV_aligned_mantissa_a24579__q48[4] ^ y__h314361,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3014 } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3018 =
	     { INV_aligned_mantissa_a24579__q48[11] ^ y__h315586,
	       INV_aligned_mantissa_a24579__q48[10] ^ y__h315411,
	       INV_aligned_mantissa_a24579__q48[9] ^ y__h315236,
	       INV_aligned_mantissa_a24579__q48[8] ^ y__h315061,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3016 } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3020 =
	     { INV_aligned_mantissa_a24579__q48[15] ^ y__h316286,
	       INV_aligned_mantissa_a24579__q48[14] ^ y__h316111,
	       INV_aligned_mantissa_a24579__q48[13] ^ y__h315936,
	       INV_aligned_mantissa_a24579__q48[12] ^ y__h315761,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3018 } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3022 =
	     { INV_aligned_mantissa_a24579__q48[19] ^ y__h316986,
	       INV_aligned_mantissa_a24579__q48[18] ^ y__h316811,
	       INV_aligned_mantissa_a24579__q48[17] ^ y__h316636,
	       INV_aligned_mantissa_a24579__q48[16] ^ y__h316461,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3020 } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3024 =
	     { INV_aligned_mantissa_a24579__q48[23] ^ y__h317686,
	       INV_aligned_mantissa_a24579__q48[22] ^ y__h317511,
	       INV_aligned_mantissa_a24579__q48[21] ^ y__h317336,
	       INV_aligned_mantissa_a24579__q48[20] ^ y__h317161,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3022 } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3026 =
	     { INV_aligned_mantissa_a24579__q48[27] ^ y__h318386,
	       INV_aligned_mantissa_a24579__q48[26] ^ y__h318211,
	       INV_aligned_mantissa_a24579__q48[25] ^ y__h318036,
	       INV_aligned_mantissa_a24579__q48[24] ^ y__h317861,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3024 } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3299 =
	     { INV_aligned_mantissa_b24581__q51[3] ^ y__h301121,
	       INV_aligned_mantissa_b24581__q51[2] ^ y__h300946,
	       INV_aligned_mantissa_b24581__q51[1] ^
	       IF_INV_aligned_mantissa_b245811_BIT_0_THEN_2_E_ETC__q54[1],
	       IF_INV_INV_aligned_mantissa_b245811_BIT_0_THEN_ETC__q55[0] } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3301 =
	     { INV_aligned_mantissa_b24581__q51[7] ^ y__h301821,
	       INV_aligned_mantissa_b24581__q51[6] ^ y__h301646,
	       INV_aligned_mantissa_b24581__q51[5] ^ y__h301471,
	       INV_aligned_mantissa_b24581__q51[4] ^ y__h301296,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3299 } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3303 =
	     { INV_aligned_mantissa_b24581__q51[11] ^ y__h302521,
	       INV_aligned_mantissa_b24581__q51[10] ^ y__h302346,
	       INV_aligned_mantissa_b24581__q51[9] ^ y__h302171,
	       INV_aligned_mantissa_b24581__q51[8] ^ y__h301996,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3301 } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3305 =
	     { INV_aligned_mantissa_b24581__q51[15] ^ y__h303221,
	       INV_aligned_mantissa_b24581__q51[14] ^ y__h303046,
	       INV_aligned_mantissa_b24581__q51[13] ^ y__h302871,
	       INV_aligned_mantissa_b24581__q51[12] ^ y__h302696,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3303 } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3307 =
	     { INV_aligned_mantissa_b24581__q51[19] ^ y__h303921,
	       INV_aligned_mantissa_b24581__q51[18] ^ y__h303746,
	       INV_aligned_mantissa_b24581__q51[17] ^ y__h303571,
	       INV_aligned_mantissa_b24581__q51[16] ^ y__h303396,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3305 } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3309 =
	     { INV_aligned_mantissa_b24581__q51[23] ^ y__h304621,
	       INV_aligned_mantissa_b24581__q51[22] ^ y__h304446,
	       INV_aligned_mantissa_b24581__q51[21] ^ y__h304271,
	       INV_aligned_mantissa_b24581__q51[20] ^ y__h304096,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3307 } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3311 =
	     { INV_aligned_mantissa_b24581__q51[27] ^ y__h305321,
	       INV_aligned_mantissa_b24581__q51[26] ^ y__h305146,
	       INV_aligned_mantissa_b24581__q51[25] ^ y__h304971,
	       INV_aligned_mantissa_b24581__q51[24] ^ y__h304796,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3309 } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3721 =
	     { INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[3] ^
	       y__h345786,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[2] ^
	       y__h345609,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[1] ^
	       IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q65[1],
	       IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7__ETC__q69[0] } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3723 =
	     { INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[7] ^
	       y__h346494,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[6] ^
	       y__h346317,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[5] ^
	       y__h346140,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[4] ^
	       y__h345963,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3721 } ;
  assign INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64 =
	     ~IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624 ;
  assign INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5178 =
	     { INV_theResult_____2207__q91[3] ^ y__h114127,
	       INV_theResult_____2207__q91[2] ^ y__h113952,
	       INV_theResult_____2207__q91[1] ^
	       IF_INV_theResult_____22071_BIT_0_THEN_2_ELSE_0__q92[1],
	       IF_INV_INV_theResult_____22071_BIT_0_THEN_1_EL_ETC__q93[0] } ;
  assign INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5180 =
	     { INV_theResult_____2207__q91[7] ^ y__h114827,
	       INV_theResult_____2207__q91[6] ^ y__h114652,
	       INV_theResult_____2207__q91[5] ^ y__h114477,
	       INV_theResult_____2207__q91[4] ^ y__h114302,
	       INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5178 } ;
  assign INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5182 =
	     { INV_theResult_____2207__q91[11] ^ y__h115527,
	       INV_theResult_____2207__q91[10] ^ y__h115352,
	       INV_theResult_____2207__q91[9] ^ y__h115177,
	       INV_theResult_____2207__q91[8] ^ y__h115002,
	       INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5180 } ;
  assign INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5184 =
	     { INV_theResult_____2207__q91[15] ^ y__h116227,
	       INV_theResult_____2207__q91[14] ^ y__h116052,
	       INV_theResult_____2207__q91[13] ^ y__h115877,
	       INV_theResult_____2207__q91[12] ^ y__h115702,
	       INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5182 } ;
  assign INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5186 =
	     { INV_theResult_____2207__q91[19] ^ y__h116927,
	       INV_theResult_____2207__q91[18] ^ y__h116752,
	       INV_theResult_____2207__q91[17] ^ y__h116577,
	       INV_theResult_____2207__q91[16] ^ y__h116402,
	       INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5184 } ;
  assign INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5188 =
	     { INV_theResult_____2207__q91[23] ^ y__h117627,
	       INV_theResult_____2207__q91[22] ^ y__h117452,
	       INV_theResult_____2207__q91[21] ^ y__h117277,
	       INV_theResult_____2207__q91[20] ^ y__h117102,
	       INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5186 } ;
  assign INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5190 =
	     { INV_theResult_____2207__q91[27] ^ y__h118327,
	       INV_theResult_____2207__q91[26] ^ y__h118152,
	       INV_theResult_____2207__q91[25] ^ y__h117977,
	       INV_theResult_____2207__q91[24] ^ y__h117802,
	       INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5188 } ;
  assign INV_aligned_mantissa_a24579__q48 = ~aligned_mantissa_a__h124579 ;
  assign INV_aligned_mantissa_b24581__q51 = ~aligned_mantissa_b__h124581 ;
  assign INV_reg_operand_a_BITS_14_TO_7_1_XOR_reg_opera_ETC___d1398 =
	     { x__h222574 ^ y__h222575,
	       x__h222399 ^ y__h222400,
	       x__h222223 ^
	       IF_INV_IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_ETC__q27[1],
	       IF_IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_ope_ETC__q28[0] } ;
  assign INV_reg_operand_a_BITS_14_TO_7_1_XOR_reg_opera_ETC___d1399 =
	     { x__h222924 ^ y__h222925,
	       x__h222749 ^ y__h222750,
	       INV_reg_operand_a_BITS_14_TO_7_1_XOR_reg_opera_ETC___d1398 } ;
  assign INV_reg_operand_a_BITS_14_TO_7_1_XOR_reg_opera_ETC___d1400 =
	     { x__h223274 ^ y__h223275,
	       x__h223099 ^ y__h223100,
	       INV_reg_operand_a_BITS_14_TO_7_1_XOR_reg_opera_ETC___d1399 } ;
  assign INV_reg_operand_c_BITS_30_TO_23_283_055_BIT_3__ETC___d2085 =
	     { INV_reg_operand_c_BITS_30_TO_23__q1[3] ^ y__h261590,
	       INV_reg_operand_c_BITS_30_TO_23__q1[2] ^ y__h261415,
	       INV_reg_operand_c_BITS_30_TO_23__q1[1] ^
	       IF_INV_reg_operand_c_BITS_30_TO_23_BIT_0_THEN__ETC__q37[1],
	       IF_INV_INV_reg_operand_c_BITS_30_TO_23_BIT_0_T_ETC__q38[0] } ;
  assign INV_reg_operand_c_BITS_30_TO_23_283_055_BIT_7__ETC___d2087 =
	     { INV_reg_operand_c_BITS_30_TO_23__q1[7] ^ y__h262290,
	       INV_reg_operand_c_BITS_30_TO_23__q1[6] ^ y__h262115,
	       INV_reg_operand_c_BITS_30_TO_23__q1[5] ^ y__h261940,
	       INV_reg_operand_c_BITS_30_TO_23__q1[4] ^ y__h261765,
	       INV_reg_operand_c_BITS_30_TO_23_283_055_BIT_3__ETC___d2085 } ;
  assign INV_reg_operand_c_BITS_30_TO_23__q1 = ~reg_operand_c[30:23] ;
  assign INV_theResult_____2207__q91 = ~_theResult_____2__h1207 ;
  assign NOT_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_05_ETC___d2541 =
	     !_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_BI_ETC___d2127 &&
	     { 8'd0,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[23] ^
	       y__h283834,
	       { INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[22] ^
		 y__h283656,
		 INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[21] ^
		 y__h283478,
		 INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC___d2536 } &
	       reg_operand_c[22:0] } ==
	     32'd0 ;
  assign SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793_794_ETC___d3822 =
	     { SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[3] ^
	       y__h64423,
	       SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[2] ^
	       y__h64248,
	       SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[1] ^
	       IF_SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793__ETC__q74[1],
	       IF_INV_SEXT_INV_reg_operand_a_BITS_7_TO_0_792__ETC__q75[0] } ;
  assign SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793_794_ETC___d3824 =
	     { SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[7] ^
	       y__h65123,
	       SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[6] ^
	       y__h64948,
	       SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[5] ^
	       y__h64773,
	       SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[4] ^
	       y__h64598,
	       SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793_794_ETC___d3822 } ;
  assign SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794 =
	     { {24{x__h64016[7]}}, x__h64016 } ;
  assign SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751_752_ETC___d3780 =
	     { SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[3] ^
	       y__h3868,
	       SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[2] ^
	       y__h3693,
	       SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[1] ^
	       IF_SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751__ETC__q72[1],
	       IF_INV_SEXT_INV_reg_operand_b_BITS_7_TO_0_750__ETC__q73[0] } ;
  assign SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751_752_ETC___d3782 =
	     { SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[7] ^
	       y__h4568,
	       SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[6] ^
	       y__h4393,
	       SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[5] ^
	       y__h4218,
	       SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[4] ^
	       y__h4043,
	       SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751_752_ETC___d3780 } ;
  assign SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752 =
	     { {24{x__h3461[7]}}, x__h3461 } ;
  assign _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d1285 =
	     exponent_a__h124568 <= exponent_b__h124573 ;
  assign _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100 =
	     exponent_a__h124568 ^ exponent_b_neg__h124574 ;
  assign _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102 =
	     exponent_a__h124568 & exponent_b_neg__h124574 ;
  assign _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2237 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[31] ^
	     y__h272051 ;
  assign _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415 =
	     exponent_b__h124573 & exponent_a_neg__h124569 ;
  assign _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413 =
	     exponent_b__h124573 ^ exponent_a_neg__h124569 ;
  assign _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1549 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[31] ^
	     y__h233036 ;
  assign _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407 =
	     32'b00000000000000000000000000000001 <<
	     exp_diff_minus_1__h220069 ;
  assign _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719 =
	     32'b00000000000000000000000000000001 <<
	     exp_diff_minus_1__h220129 ;
  assign _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1440 =
	     mantissa_a__h124571[{ x__h242225,
				   x__h242048,
				   x__h241871,
				   x__h241694,
				   IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_28_ETC__q30[0] }] ;
  assign _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1853 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1440 &&
	     { 8'd0,
	       INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[23] ^
	       y__h250908,
	       { INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[22] ^
		 y__h250730,
		 INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[21] ^
		 y__h250552,
		 INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC___d1848 } &
	       x__h220083 } ==
	     32'd0 ;
  assign _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1873 =
	     mantissa_a__h124571[{ INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1694,
				   INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1695,
				   INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1696,
				   INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1699,
				   IF_INV_IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_ETC__q32[0] }] ;
  assign _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875 =
	     aligned_mantissa_a__h252508 ^ y__h252532 ;
  assign _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877 =
	     aligned_mantissa_a__h252508 & y__h252532 ;
  assign _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2036 =
	     { _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[3] ^
	       y__h253988,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[2] ^
	       y__h253810,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[1] ^
	       IF_1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_ETC__q46[1],
	       IF_1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_ETC__q47[0] } ;
  assign _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2038 =
	     { _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[7] ^
	       y__h254700,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[6] ^
	       y__h254522,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[5] ^
	       y__h254344,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[4] ^
	       y__h254166,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2036 } ;
  assign _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2040 =
	     { _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[11] ^
	       y__h255412,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[10] ^
	       y__h255234,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[9] ^
	       y__h255056,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[8] ^
	       y__h254878,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2038 } ;
  assign _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2042 =
	     { _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[15] ^
	       y__h256124,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[14] ^
	       y__h255946,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[13] ^
	       y__h255768,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[12] ^
	       y__h255590,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2040 } ;
  assign _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2044 =
	     { _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[19] ^
	       y__h256836,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[18] ^
	       y__h256658,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[17] ^
	       y__h256480,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[16] ^
	       y__h256302,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2042 } ;
  assign _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2046 =
	     { _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[23] ^
	       y__h257548,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[22] ^
	       y__h257370,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[21] ^
	       y__h257192,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[20] ^
	       y__h257014,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2044 } ;
  assign _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2048 =
	     { _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[27] ^
	       y__h258260,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[26] ^
	       y__h258082,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[25] ^
	       y__h257904,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[24] ^
	       y__h257726,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2046 } ;
  assign _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_BI_ETC___d2127 =
	     mantissa_b__h124576[{ x__h275151,
				   x__h274974,
				   x__h274797,
				   x__h274620,
				   IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC__q40[0] }] ;
  assign _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_BI_ETC___d2561 =
	     mantissa_b__h124576[{ INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2382,
				   INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2383,
				   INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2384,
				   INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2387,
				   IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7__ETC__q42[0] }] ;
  assign _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563 =
	     aligned_mantissa_b__h285434 ^ y__h285458 ;
  assign _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565 =
	     aligned_mantissa_b__h285434 & y__h285458 ;
  assign _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2724 =
	     { _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[3] ^
	       y__h286914,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[2] ^
	       y__h286736,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[1] ^
	       IF_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_ETC__q49[1],
	       IF_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_ETC__q50[0] } ;
  assign _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2726 =
	     { _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[7] ^
	       y__h287626,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[6] ^
	       y__h287448,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[5] ^
	       y__h287270,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[4] ^
	       y__h287092,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2724 } ;
  assign _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2728 =
	     { _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[11] ^
	       y__h288338,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[10] ^
	       y__h288160,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[9] ^
	       y__h287982,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[8] ^
	       y__h287804,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2726 } ;
  assign _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2730 =
	     { _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[15] ^
	       y__h289050,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[14] ^
	       y__h288872,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[13] ^
	       y__h288694,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[12] ^
	       y__h288516,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2728 } ;
  assign _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2732 =
	     { _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[19] ^
	       y__h289762,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[18] ^
	       y__h289584,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[17] ^
	       y__h289406,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[16] ^
	       y__h289228,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2730 } ;
  assign _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2734 =
	     { _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[23] ^
	       y__h290474,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[22] ^
	       y__h290296,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[21] ^
	       y__h290118,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[20] ^
	       y__h289940,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2732 } ;
  assign _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2736 =
	     { _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[27] ^
	       y__h291186,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[26] ^
	       y__h291008,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[25] ^
	       y__h290830,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[24] ^
	       y__h290652,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2734 } ;
  assign _theResult_____2__h1207 =
	     IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_reg_o_ETC___d3783[7] ?
	       product__h8941 :
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4899 ;
  assign _theResult_____2__h324834 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485[1] ?
	       final_mantissa__h324879 :
	       normalized_mantissa___1__h324833 ;
  assign _theResult_____2_fst__h324836 =
	     { 1'd0,
	       IF_IF_IF_reg_operand_a_BIT_15_XOR_reg_operand__ETC___d3683 } ;
  assign _theResult_____2_fst__h344364 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485[23] ?
	       selected_exponent__h124582 :
	       selected_exponent___1__h344366 ;
  assign _theResult_____2_snd__h344365 =
	     { 9'd0,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485[23] ?
		 IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485[22:0] :
		 x__h350939 } ;
  assign _theResult_____3_snd__h220003 =
	     reg_operand_a_BIT_15_XOR_reg_operand_b_BIT_15__ETC___d10 ?
	       sign_a__h124567 :
	       result_sign__h220007 ;
  assign _theResult___fst__h194852 =
	     { 23'd0,
	       y__h197187 && y__h209199,
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC___d1358 } ;
  assign _theResult___snd_fst__h220132 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1853 ?
	       aligned_mantissa_a__h252508 :
	       aligned_mantissa_a__h252530 ;
  assign _theResult___snd_snd_fst__h259147 =
	     NOT_1_CONCAT_reg_operand_c_BITS_22_TO_0_053_05_ETC___d2541 ?
	       aligned_mantissa_b__h285434 :
	       aligned_mantissa_b__h285456 ;
  assign aligned_mantissa_a__h124579 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d1285 ?
	       _theResult___snd_fst__h220132 :
	       mantissa_a__h124571 ;
  assign aligned_mantissa_a__h252508 =
	     mantissa_a__h124571 >> exponent_diff__h220128 ;
  assign aligned_mantissa_a__h252530 =
	     { _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[31] ^
	       y__h258972,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[30] ^
	       y__h258794,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[29] ^
	       y__h258616,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[28] ^
	       y__h258438,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d2048 } ;
  assign aligned_mantissa_b__h124581 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d1285 ?
	       mantissa_b__h124576 :
	       _theResult___snd_snd_fst__h259147 ;
  assign aligned_mantissa_b__h285434 =
	     mantissa_b__h124576 >> exponent_diff__h220068 ;
  assign aligned_mantissa_b__h285456 =
	     { _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[31] ^
	       y__h291898,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[30] ^
	       y__h291720,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[29] ^
	       y__h291542,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[28] ^
	       y__h291364,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2736 } ;
  assign exp_diff_minus_1__h220069 =
	     { x__h279681 ^ y__h279682,
	       x__h279504 ^ y__h279505,
	       INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR__ETC___d2405 } ;
  assign exp_diff_minus_1__h220129 =
	     { x__h246755 ^ y__h246756,
	       x__h246578 ^ y__h246579,
	       INV_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_2_ETC___d1717 } ;
  assign exponent_a__h124568 = { 24'd0, final_exponent__h124620 } ;
  assign exponent_a_neg__h124569 =
	     { ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       ~y__h227475,
	       INV_reg_operand_a_BITS_14_TO_7_1_XOR_reg_opera_ETC___d1400 } ;
  assign exponent_b__h124573 = { 24'd0, reg_operand_c[30:23] } ;
  assign exponent_b_neg__h124574 =
	     { ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       ~y__h266490,
	       INV_reg_operand_c_BITS_30_TO_23_283_055_BIT_7__ETC___d2087 } ;
  assign exponent_diff__h220068 =
	     { _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2237,
	       x__h279753,
	       x__h279576,
	       x__h279399,
	       x__h279222,
	       x__h279045,
	       x__h278868,
	       x__h278691,
	       x__h278514,
	       x__h278337,
	       x__h278160,
	       x__h277983,
	       x__h277806,
	       x__h277629,
	       x__h277452,
	       x__h277275,
	       x__h277098,
	       x__h276921,
	       x__h276744,
	       x__h276567,
	       x__h276390,
	       x__h276213,
	       x__h276036,
	       x__h275859,
	       x__h275682,
	       x__h275505,
	       x__h275328,
	       x__h275151,
	       x__h274974,
	       x__h274797,
	       x__h274620,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC__q40[0] } ;
  assign exponent_diff__h220128 =
	     { _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1549,
	       x__h246827,
	       x__h246650,
	       x__h246473,
	       x__h246296,
	       x__h246119,
	       x__h245942,
	       x__h245765,
	       x__h245588,
	       x__h245411,
	       x__h245234,
	       x__h245057,
	       x__h244880,
	       x__h244703,
	       x__h244526,
	       x__h244349,
	       x__h244172,
	       x__h243995,
	       x__h243818,
	       x__h243641,
	       x__h243464,
	       x__h243287,
	       x__h243110,
	       x__h242933,
	       x__h242756,
	       x__h242579,
	       x__h242402,
	       x__h242225,
	       x__h242048,
	       x__h241871,
	       x__h241694,
	       IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_28_ETC__q30[0] } ;
  assign final_exponent__h124620 =
	     { reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1266,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1267,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1268,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1269,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1270,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1271,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1274,
	       IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_operan_ETC__q20[0] } ;
  assign final_mantissa__h324879 =
	     { 8'd0,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[22] |
	       y__h329908,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3619 } ;
  assign int_product__h270 =
	     (reg_operand_a[7] ^ reg_operand_b[7]) ?
	       product__h1299 :
	       _theResult_____2__h1207 ;
  assign mantissa_a__h124571 = { 9'd1, x__h220083 } ;
  assign mantissa_b__h124576 = { 9'd1, reg_operand_c[22:0] } ;
  assign mantissa_extended___1__h213463 =
	     { 24'd0,
	       y__h215603,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1309 } ;
  assign mantissa_extended__h194794 = { 24'd0, x__h195887 } ;
  assign mantissa_extended__h213396 = { 25'd0, x__h214478 } ;
  assign neg_aligned_mant_a__h124583 =
	     { INV_aligned_mantissa_a24579__q48[31] ^ y__h319086,
	       INV_aligned_mantissa_a24579__q48[30] ^ y__h318911,
	       INV_aligned_mantissa_a24579__q48[29] ^ y__h318736,
	       INV_aligned_mantissa_a24579__q48[28] ^ y__h318561,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3026 } ;
  assign neg_aligned_mant_b__h124584 =
	     { INV_aligned_mantissa_b24581__q51[31] ^ y__h306021,
	       INV_aligned_mantissa_b24581__q51[30] ^ y__h305846,
	       INV_aligned_mantissa_b24581__q51[29] ^ y__h305671,
	       INV_aligned_mantissa_b24581__q51[28] ^ y__h305496,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3311 } ;
  assign normalized_mantissa___1__h324833 =
	     { 9'd0,
	       IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485[23:1] } ;
  assign product__h1299 =
	     { INV_theResult_____2207__q91[31] ^ y__h119027,
	       INV_theResult_____2207__q91[30] ^ y__h118852,
	       INV_theResult_____2207__q91[29] ^ y__h118677,
	       INV_theResult_____2207__q91[28] ^ y__h118502,
	       INV_IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_IN_ETC___d5190 } ;
  assign product__h16513 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[31] ^
	       y__h107980,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[30] ^
	       y__h107802,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[29] ^
	       y__h107624,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[28] ^
	       y__h107446,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4896 } ;
  assign product__h24085 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[31] ^
	       y__h102412,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[30] ^
	       y__h102234,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[29] ^
	       y__h102056,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[28] ^
	       y__h101878,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4718 } ;
  assign product__h31657 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[31] ^
	       y__h96844,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[30] ^
	       y__h96666,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[29] ^
	       y__h96488,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[28] ^
	       y__h96310,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4540 } ;
  assign product__h39229 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[31] ^
	       y__h91276,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[30] ^
	       y__h91098,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[29] ^
	       y__h90920,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[28] ^
	       y__h90742,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4362 } ;
  assign product__h46801 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[31] ^
	       y__h85708,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[30] ^
	       y__h85530,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[29] ^
	       y__h85352,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[28] ^
	       y__h85174,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4184 } ;
  assign product__h54373 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[31] ^
	       y__h80140,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[30] ^
	       y__h79962,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[29] ^
	       y__h79784,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[28] ^
	       y__h79606,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4006 } ;
  assign product__h61945 =
	     { 24'd0,
	       IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_reg_o_ETC___d3825[7:1],
	       IF_IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_re_ETC__q76[0] } ;
  assign product__h8941 =
	     { IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[31] ^
	       y__h113548,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[30] ^
	       y__h113370,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[29] ^
	       y__h113192,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[28] ^
	       y__h113014,
	       IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d5074 } ;
  assign reg_operand_a_BITS_14_TO_7_1_AND_reg_operand_b_ETC___d15 =
	     reg_operand_a[14:7] & reg_operand_b[14:7] ;
  assign reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d56 ^
	     IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC___d1237 ;
  assign reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1240 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d56 &
	     IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC___d1237 ;
  assign reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1266 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[7] ^
	     y__h202497 ;
  assign reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1267 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[6] ^
	     y__h202322 ;
  assign reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1268 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[5] ^
	     y__h202147 ;
  assign reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1269 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[4] ^
	     y__h201972 ;
  assign reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1270 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[3] ^
	     y__h201797 ;
  assign reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1271 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[2] ^
	     y__h201622 ;
  assign reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1274 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[1] ^
	     IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_operan_ETC__q19[1] ;
  assign reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13 =
	     reg_operand_a[14:7] ^ reg_operand_b[14:7] ;
  assign reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d54 =
	     { reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[3] ^
	       y__h127153,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[2] ^
	       y__h126978,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[1] ^
	       IF_reg_operand_a_BITS_14_TO_7_1_AND_reg_operan_ETC__q17[1],
	       IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_operan_ETC__q18[0] } ;
  assign reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d56 =
	     { reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[7] ^
	       y__h127853,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[6] ^
	       y__h127678,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[5] ^
	       y__h127503,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[4] ^
	       y__h127328,
	       reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d54 } ;
  assign reg_operand_a_BIT_15_XOR_reg_operand_b_BIT_15__ETC___d10 =
	     sign_a__h124567 == reg_operand_c[31] ;
  assign result_sign__h220007 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2741 ?
	       reg_operand_c[31] :
	       sign_a__h124567 ;
  assign selected_exponent___1__h344366 =
	     { ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       ~y__h350742,
	       INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC___d3723 } ;
  assign selected_exponent__h124582 =
	     { 24'd0,
	       IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624 } ;
  assign sign_a__h124567 = reg_operand_a[15] ^ reg_operand_b[15] ;
  assign x__h124547 =
	     { _theResult_____3_snd__h220003,
	       IF_IF_reg_operand_a_BIT_15_XOR_reg_operand_b_B_ETC__q70[7:0],
	       IF_IF_reg_operand_a_BIT_15_XOR_reg_operand_b_B_ETC__q71[22:0] } ;
  assign x__h132212 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[31] ^
	       y__h188014,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[30] ^
	       y__h187825,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[29] ^
	       y__h187636,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[28] ^
	       y__h187447,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1137 } ;
  assign x__h133482 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[31] ^
	       y__h181449,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[30] ^
	       y__h181260,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[29] ^
	       y__h181071,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[28] ^
	       y__h180882,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d958 } ;
  assign x__h134752 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[31] ^
	       y__h174884,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[30] ^
	       y__h174695,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[29] ^
	       y__h174506,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[28] ^
	       y__h174317,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d779 } ;
  assign x__h136022 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[31] ^
	       y__h168319,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[30] ^
	       y__h168130,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[29] ^
	       y__h167941,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[28] ^
	       y__h167752,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d600 } ;
  assign x__h137292 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[31] ^
	       y__h161754,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[30] ^
	       y__h161565,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[29] ^
	       y__h161376,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[28] ^
	       y__h161187,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d421 } ;
  assign x__h138562 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[31] ^
	       y__h155189,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[30] ^
	       y__h155000,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[29] ^
	       y__h154811,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[28] ^
	       y__h154622,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d242 } ;
  assign x__h139832 =
	     { IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d60[31:1],
	       IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC__q2[0] } ;
  assign x__h195887 =
	     { x__h215427,
	       x__h215252,
	       x__h215077,
	       x__h214902,
	       x__h214727,
	       x__h214551,
	       x__h195960,
	       IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1203 } ;
  assign x__h195960 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[8] ^
	     y__h190231 ;
  assign x__h207973 = x__h214551 ^ y__h196137 ;
  assign x__h208148 = x__h214727 ^ y__h196312 ;
  assign x__h208323 = x__h214902 ^ y__h196487 ;
  assign x__h208498 = x__h215077 ^ y__h196662 ;
  assign x__h208673 = x__h215252 ^ y__h196837 ;
  assign x__h208848 = x__h215427 ^ y__h197012 ;
  assign x__h214478 =
	     { x__h215427,
	       x__h215252,
	       x__h215077,
	       x__h214902,
	       x__h214727,
	       x__h214551,
	       x__h195960 } ;
  assign x__h214551 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[9] ^
	     y__h190420 ;
  assign x__h214727 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[10] ^
	     y__h190609 ;
  assign x__h214902 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[11] ^
	     y__h190798 ;
  assign x__h215077 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[12] ^
	     y__h190987 ;
  assign x__h215252 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[13] ^
	     y__h191176 ;
  assign x__h215427 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[14] ^
	     y__h191365 ;
  assign x__h220083 =
	     { IF_IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg__ETC___d1367,
	       16'b0 } ;
  assign x__h222223 =
	     ~reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1274 ;
  assign x__h222399 =
	     ~reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1271 ;
  assign x__h222574 =
	     ~reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1270 ;
  assign x__h222749 =
	     ~reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1269 ;
  assign x__h222924 =
	     ~reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1268 ;
  assign x__h223099 =
	     ~reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1267 ;
  assign x__h223274 =
	     ~reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1266 ;
  assign x__h241446 = ~x__h241694 ;
  assign x__h241622 = ~x__h241871 ;
  assign x__h241694 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[1] ^
	     IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_28_ETC__q29[1] ;
  assign x__h241799 = ~x__h242048 ;
  assign x__h241871 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[2] ^
	     y__h227874 ;
  assign x__h241976 = ~x__h242225 ;
  assign x__h242048 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[3] ^
	     y__h228052 ;
  assign x__h242153 = ~x__h242402 ;
  assign x__h242225 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[4] ^
	     y__h228230 ;
  assign x__h242330 = ~x__h242579 ;
  assign x__h242402 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[5] ^
	     y__h228408 ;
  assign x__h242507 = ~x__h242756 ;
  assign x__h242579 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[6] ^
	     y__h228586 ;
  assign x__h242684 = ~x__h242933 ;
  assign x__h242756 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[7] ^
	     y__h228764 ;
  assign x__h242861 = ~x__h243110 ;
  assign x__h242933 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[8] ^
	     y__h228942 ;
  assign x__h243038 = ~x__h243287 ;
  assign x__h243110 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[9] ^
	     y__h229120 ;
  assign x__h243215 = ~x__h243464 ;
  assign x__h243287 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[10] ^
	     y__h229298 ;
  assign x__h243392 = ~x__h243641 ;
  assign x__h243464 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[11] ^
	     y__h229476 ;
  assign x__h243569 = ~x__h243818 ;
  assign x__h243641 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[12] ^
	     y__h229654 ;
  assign x__h243746 = ~x__h243995 ;
  assign x__h243818 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[13] ^
	     y__h229832 ;
  assign x__h243923 = ~x__h244172 ;
  assign x__h243995 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[14] ^
	     y__h230010 ;
  assign x__h244100 = ~x__h244349 ;
  assign x__h244172 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[15] ^
	     y__h230188 ;
  assign x__h244277 = ~x__h244526 ;
  assign x__h244349 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[16] ^
	     y__h230366 ;
  assign x__h244454 = ~x__h244703 ;
  assign x__h244526 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[17] ^
	     y__h230544 ;
  assign x__h244631 = ~x__h244880 ;
  assign x__h244703 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[18] ^
	     y__h230722 ;
  assign x__h244808 = ~x__h245057 ;
  assign x__h244880 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[19] ^
	     y__h230900 ;
  assign x__h244985 = ~x__h245234 ;
  assign x__h245057 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[20] ^
	     y__h231078 ;
  assign x__h245162 = ~x__h245411 ;
  assign x__h245234 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[21] ^
	     y__h231256 ;
  assign x__h245339 = ~x__h245588 ;
  assign x__h245411 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[22] ^
	     y__h231434 ;
  assign x__h245516 = ~x__h245765 ;
  assign x__h245588 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[23] ^
	     y__h231612 ;
  assign x__h245693 = ~x__h245942 ;
  assign x__h245765 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[24] ^
	     y__h231790 ;
  assign x__h245870 = ~x__h246119 ;
  assign x__h245942 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[25] ^
	     y__h231968 ;
  assign x__h246047 = ~x__h246296 ;
  assign x__h246119 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[26] ^
	     y__h232146 ;
  assign x__h246224 = ~x__h246473 ;
  assign x__h246296 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[27] ^
	     y__h232324 ;
  assign x__h246401 = ~x__h246650 ;
  assign x__h246473 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[28] ^
	     y__h232502 ;
  assign x__h246578 = ~x__h246827 ;
  assign x__h246650 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[29] ^
	     y__h232680 ;
  assign x__h246755 =
	     ~_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1549 ;
  assign x__h246827 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[30] ^
	     y__h232858 ;
  assign x__h274372 = ~x__h274620 ;
  assign x__h274548 = ~x__h274797 ;
  assign x__h274620 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[1] ^
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC__q39[1] ;
  assign x__h274725 = ~x__h274974 ;
  assign x__h274797 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[2] ^
	     y__h266889 ;
  assign x__h274902 = ~x__h275151 ;
  assign x__h274974 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[3] ^
	     y__h267067 ;
  assign x__h275079 = ~x__h275328 ;
  assign x__h275151 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[4] ^
	     y__h267245 ;
  assign x__h275256 = ~x__h275505 ;
  assign x__h275328 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[5] ^
	     y__h267423 ;
  assign x__h275433 = ~x__h275682 ;
  assign x__h275505 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[6] ^
	     y__h267601 ;
  assign x__h275610 = ~x__h275859 ;
  assign x__h275682 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[7] ^
	     y__h267779 ;
  assign x__h275787 = ~x__h276036 ;
  assign x__h275859 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[8] ^
	     y__h267957 ;
  assign x__h275964 = ~x__h276213 ;
  assign x__h276036 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[9] ^
	     y__h268135 ;
  assign x__h276141 = ~x__h276390 ;
  assign x__h276213 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[10] ^
	     y__h268313 ;
  assign x__h276318 = ~x__h276567 ;
  assign x__h276390 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[11] ^
	     y__h268491 ;
  assign x__h276495 = ~x__h276744 ;
  assign x__h276567 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[12] ^
	     y__h268669 ;
  assign x__h276672 = ~x__h276921 ;
  assign x__h276744 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[13] ^
	     y__h268847 ;
  assign x__h276849 = ~x__h277098 ;
  assign x__h276921 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[14] ^
	     y__h269025 ;
  assign x__h277026 = ~x__h277275 ;
  assign x__h277098 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[15] ^
	     y__h269203 ;
  assign x__h277203 = ~x__h277452 ;
  assign x__h277275 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[16] ^
	     y__h269381 ;
  assign x__h277380 = ~x__h277629 ;
  assign x__h277452 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[17] ^
	     y__h269559 ;
  assign x__h277557 = ~x__h277806 ;
  assign x__h277629 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[18] ^
	     y__h269737 ;
  assign x__h277734 = ~x__h277983 ;
  assign x__h277806 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[19] ^
	     y__h269915 ;
  assign x__h277911 = ~x__h278160 ;
  assign x__h277983 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[20] ^
	     y__h270093 ;
  assign x__h278088 = ~x__h278337 ;
  assign x__h278160 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[21] ^
	     y__h270271 ;
  assign x__h278265 = ~x__h278514 ;
  assign x__h278337 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[22] ^
	     y__h270449 ;
  assign x__h278442 = ~x__h278691 ;
  assign x__h278514 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[23] ^
	     y__h270627 ;
  assign x__h278619 = ~x__h278868 ;
  assign x__h278691 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[24] ^
	     y__h270805 ;
  assign x__h278796 = ~x__h279045 ;
  assign x__h278868 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[25] ^
	     y__h270983 ;
  assign x__h278973 = ~x__h279222 ;
  assign x__h279045 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[26] ^
	     y__h271161 ;
  assign x__h279150 = ~x__h279399 ;
  assign x__h279222 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[27] ^
	     y__h271339 ;
  assign x__h279327 = ~x__h279576 ;
  assign x__h279399 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[28] ^
	     y__h271517 ;
  assign x__h279504 = ~x__h279753 ;
  assign x__h279576 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[29] ^
	     y__h271695 ;
  assign x__h279681 =
	     ~_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2237 ;
  assign x__h279753 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[30] ^
	     y__h271873 ;
  assign x__h292 =
	     { IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[31] ^
	       (IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[30] |
		y__h124439),
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[30] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5315,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[29] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5313,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[28] ^
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5311,
	       IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5367 } ;
  assign x__h338916 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[1] ^
	     IF_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XO_ETC__q65[1] ;
  assign x__h339092 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[2] ^
	     y__h333618 ;
  assign x__h339267 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[3] ^
	     y__h333793 ;
  assign x__h339442 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[4] ^
	     y__h333968 ;
  assign x__h339617 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[5] ^
	     y__h334143 ;
  assign x__h339792 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[6] ^
	     y__h334318 ;
  assign x__h339967 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[7] ^
	     y__h334493 ;
  assign x__h3461 = ~reg_operand_b[7:0] ;
  assign x__h350939 =
	     { IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3485[21:0],
	       1'b0 } ;
  assign x__h64016 = ~reg_operand_a[7:0] ;
  assign y__h100098 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[17] |
	     y__h100170 ;
  assign y__h100170 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[17] &
	     y__h99920 ;
  assign y__h100276 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[18] |
	     y__h100348 ;
  assign y__h100348 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[18] &
	     y__h100098 ;
  assign y__h100454 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[19] |
	     y__h100526 ;
  assign y__h100526 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[19] &
	     y__h100276 ;
  assign y__h100632 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[20] |
	     y__h100704 ;
  assign y__h100704 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[20] &
	     y__h100454 ;
  assign y__h100810 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[21] |
	     y__h100882 ;
  assign y__h100882 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[21] &
	     y__h100632 ;
  assign y__h100988 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[22] |
	     y__h101060 ;
  assign y__h101060 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[22] &
	     y__h100810 ;
  assign y__h101166 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[23] |
	     y__h101238 ;
  assign y__h101238 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[23] &
	     y__h100988 ;
  assign y__h101344 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[24] |
	     y__h101416 ;
  assign y__h101416 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[24] &
	     y__h101166 ;
  assign y__h101522 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[25] |
	     y__h101594 ;
  assign y__h101594 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[25] &
	     y__h101344 ;
  assign y__h101700 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[26] |
	     y__h101772 ;
  assign y__h101772 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[26] &
	     y__h101522 ;
  assign y__h101878 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[27] |
	     y__h101950 ;
  assign y__h101950 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[27] &
	     y__h101700 ;
  assign y__h102056 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[28] |
	     y__h102128 ;
  assign y__h102128 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[28] &
	     y__h101878 ;
  assign y__h102234 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[29] |
	     y__h102306 ;
  assign y__h102306 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[29] &
	     y__h102056 ;
  assign y__h102412 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[30] |
	     y__h102484 ;
  assign y__h102484 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[30] &
	     y__h102234 ;
  assign y__h102818 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[1] |
	     y__h102890 ;
  assign y__h102890 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[1] &
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[0] ;
  assign y__h102996 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[2] |
	     y__h103068 ;
  assign y__h103068 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[2] &
	     y__h102818 ;
  assign y__h103174 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[3] |
	     y__h103246 ;
  assign y__h103246 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[3] &
	     y__h102996 ;
  assign y__h103352 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[4] |
	     y__h103424 ;
  assign y__h103424 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[4] &
	     y__h103174 ;
  assign y__h103530 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[5] |
	     y__h103602 ;
  assign y__h103602 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[5] &
	     y__h103352 ;
  assign y__h103708 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[6] |
	     y__h103780 ;
  assign y__h103780 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[6] &
	     y__h103530 ;
  assign y__h103886 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[7] |
	     y__h103958 ;
  assign y__h103958 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[7] &
	     y__h103708 ;
  assign y__h104064 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[8] |
	     y__h104136 ;
  assign y__h104136 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[8] &
	     y__h103886 ;
  assign y__h104242 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[9] |
	     y__h104314 ;
  assign y__h104314 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[9] &
	     y__h104064 ;
  assign y__h104420 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[10] |
	     y__h104492 ;
  assign y__h104492 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[10] &
	     y__h104242 ;
  assign y__h104598 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[11] |
	     y__h104670 ;
  assign y__h104670 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[11] &
	     y__h104420 ;
  assign y__h104776 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[12] |
	     y__h104848 ;
  assign y__h104848 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[12] &
	     y__h104598 ;
  assign y__h104954 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[13] |
	     y__h105026 ;
  assign y__h105026 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[13] &
	     y__h104776 ;
  assign y__h105132 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[14] |
	     y__h105204 ;
  assign y__h105204 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[14] &
	     y__h104954 ;
  assign y__h105310 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[15] |
	     y__h105382 ;
  assign y__h105382 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[15] &
	     y__h105132 ;
  assign y__h105488 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[16] |
	     y__h105560 ;
  assign y__h105560 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[16] &
	     y__h105310 ;
  assign y__h105666 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[17] |
	     y__h105738 ;
  assign y__h105738 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[17] &
	     y__h105488 ;
  assign y__h105844 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[18] |
	     y__h105916 ;
  assign y__h105916 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[18] &
	     y__h105666 ;
  assign y__h106022 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[19] |
	     y__h106094 ;
  assign y__h106094 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[19] &
	     y__h105844 ;
  assign y__h106200 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[20] |
	     y__h106272 ;
  assign y__h106272 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[20] &
	     y__h106022 ;
  assign y__h106378 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[21] |
	     y__h106450 ;
  assign y__h106450 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[21] &
	     y__h106200 ;
  assign y__h106556 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[22] |
	     y__h106628 ;
  assign y__h106628 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[22] &
	     y__h106378 ;
  assign y__h106734 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[23] |
	     y__h106806 ;
  assign y__h106806 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[23] &
	     y__h106556 ;
  assign y__h106912 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[24] |
	     y__h106984 ;
  assign y__h106984 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[24] &
	     y__h106734 ;
  assign y__h107090 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[25] |
	     y__h107162 ;
  assign y__h107162 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[25] &
	     y__h106912 ;
  assign y__h107268 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[26] |
	     y__h107340 ;
  assign y__h107340 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[26] &
	     y__h107090 ;
  assign y__h107446 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[27] |
	     y__h107518 ;
  assign y__h107518 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[27] &
	     y__h107268 ;
  assign y__h107624 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[28] |
	     y__h107696 ;
  assign y__h107696 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[28] &
	     y__h107446 ;
  assign y__h107802 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[29] |
	     y__h107874 ;
  assign y__h107874 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[29] &
	     y__h107624 ;
  assign y__h107980 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4725[30] |
	     y__h108052 ;
  assign y__h108052 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4723[30] &
	     y__h107802 ;
  assign y__h108386 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[1] |
	     y__h108458 ;
  assign y__h108458 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[1] &
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[0] ;
  assign y__h108564 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[2] |
	     y__h108636 ;
  assign y__h108636 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[2] &
	     y__h108386 ;
  assign y__h108742 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[3] |
	     y__h108814 ;
  assign y__h108814 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[3] &
	     y__h108564 ;
  assign y__h108920 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[4] |
	     y__h108992 ;
  assign y__h108992 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[4] &
	     y__h108742 ;
  assign y__h109098 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[5] |
	     y__h109170 ;
  assign y__h109170 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[5] &
	     y__h108920 ;
  assign y__h109276 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[6] |
	     y__h109348 ;
  assign y__h109348 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[6] &
	     y__h109098 ;
  assign y__h109454 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[7] |
	     y__h109526 ;
  assign y__h109526 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[7] &
	     y__h109276 ;
  assign y__h109632 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[8] |
	     y__h109704 ;
  assign y__h109704 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[8] &
	     y__h109454 ;
  assign y__h109810 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[9] |
	     y__h109882 ;
  assign y__h109882 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[9] &
	     y__h109632 ;
  assign y__h109988 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[10] |
	     y__h110060 ;
  assign y__h110060 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[10] &
	     y__h109810 ;
  assign y__h110166 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[11] |
	     y__h110238 ;
  assign y__h110238 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[11] &
	     y__h109988 ;
  assign y__h110344 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[12] |
	     y__h110416 ;
  assign y__h110416 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[12] &
	     y__h110166 ;
  assign y__h110522 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[13] |
	     y__h110594 ;
  assign y__h110594 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[13] &
	     y__h110344 ;
  assign y__h110700 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[14] |
	     y__h110772 ;
  assign y__h110772 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[14] &
	     y__h110522 ;
  assign y__h110878 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[15] |
	     y__h110950 ;
  assign y__h110950 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[15] &
	     y__h110700 ;
  assign y__h111056 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[16] |
	     y__h111128 ;
  assign y__h111128 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[16] &
	     y__h110878 ;
  assign y__h111234 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[17] |
	     y__h111306 ;
  assign y__h111306 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[17] &
	     y__h111056 ;
  assign y__h111412 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[18] |
	     y__h111484 ;
  assign y__h111484 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[18] &
	     y__h111234 ;
  assign y__h111590 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[19] |
	     y__h111662 ;
  assign y__h111662 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[19] &
	     y__h111412 ;
  assign y__h111768 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[20] |
	     y__h111840 ;
  assign y__h111840 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[20] &
	     y__h111590 ;
  assign y__h111946 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[21] |
	     y__h112018 ;
  assign y__h112018 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[21] &
	     y__h111768 ;
  assign y__h112124 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[22] |
	     y__h112196 ;
  assign y__h112196 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[22] &
	     y__h111946 ;
  assign y__h112302 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[23] |
	     y__h112374 ;
  assign y__h112374 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[23] &
	     y__h112124 ;
  assign y__h112480 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[24] |
	     y__h112552 ;
  assign y__h112552 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[24] &
	     y__h112302 ;
  assign y__h112658 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[25] |
	     y__h112730 ;
  assign y__h112730 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[25] &
	     y__h112480 ;
  assign y__h112836 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[26] |
	     y__h112908 ;
  assign y__h112908 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[26] &
	     y__h112658 ;
  assign y__h113014 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[27] |
	     y__h113086 ;
  assign y__h113086 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[27] &
	     y__h112836 ;
  assign y__h113192 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[28] |
	     y__h113264 ;
  assign y__h113264 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[28] &
	     y__h113014 ;
  assign y__h113370 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[29] |
	     y__h113442 ;
  assign y__h113442 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[29] &
	     y__h113192 ;
  assign y__h113548 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4903[30] |
	     y__h113620 ;
  assign y__h113620 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4901[30] &
	     y__h113370 ;
  assign y__h113952 =
	     INV_theResult_____2207__q91[1] & INV_theResult_____2207__q91[0] ;
  assign y__h114127 = INV_theResult_____2207__q91[2] & y__h113952 ;
  assign y__h114302 = INV_theResult_____2207__q91[3] & y__h114127 ;
  assign y__h114477 = INV_theResult_____2207__q91[4] & y__h114302 ;
  assign y__h114652 = INV_theResult_____2207__q91[5] & y__h114477 ;
  assign y__h114827 = INV_theResult_____2207__q91[6] & y__h114652 ;
  assign y__h115002 = INV_theResult_____2207__q91[7] & y__h114827 ;
  assign y__h115177 = INV_theResult_____2207__q91[8] & y__h115002 ;
  assign y__h115352 = INV_theResult_____2207__q91[9] & y__h115177 ;
  assign y__h115527 = INV_theResult_____2207__q91[10] & y__h115352 ;
  assign y__h115702 = INV_theResult_____2207__q91[11] & y__h115527 ;
  assign y__h115877 = INV_theResult_____2207__q91[12] & y__h115702 ;
  assign y__h116052 = INV_theResult_____2207__q91[13] & y__h115877 ;
  assign y__h116227 = INV_theResult_____2207__q91[14] & y__h116052 ;
  assign y__h116402 = INV_theResult_____2207__q91[15] & y__h116227 ;
  assign y__h116577 = INV_theResult_____2207__q91[16] & y__h116402 ;
  assign y__h116752 = INV_theResult_____2207__q91[17] & y__h116577 ;
  assign y__h116927 = INV_theResult_____2207__q91[18] & y__h116752 ;
  assign y__h117102 = INV_theResult_____2207__q91[19] & y__h116927 ;
  assign y__h117277 = INV_theResult_____2207__q91[20] & y__h117102 ;
  assign y__h117452 = INV_theResult_____2207__q91[21] & y__h117277 ;
  assign y__h117627 = INV_theResult_____2207__q91[22] & y__h117452 ;
  assign y__h117802 = INV_theResult_____2207__q91[23] & y__h117627 ;
  assign y__h117977 = INV_theResult_____2207__q91[24] & y__h117802 ;
  assign y__h118152 = INV_theResult_____2207__q91[25] & y__h117977 ;
  assign y__h118327 = INV_theResult_____2207__q91[26] & y__h118152 ;
  assign y__h118502 = INV_theResult_____2207__q91[27] & y__h118327 ;
  assign y__h118677 = INV_theResult_____2207__q91[28] & y__h118502 ;
  assign y__h118852 = INV_theResult_____2207__q91[29] & y__h118677 ;
  assign y__h119027 = INV_theResult_____2207__q91[30] & y__h118852 ;
  assign y__h119480 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[1] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5196[0] ;
  assign y__h119651 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[2] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5259 ;
  assign y__h119822 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[3] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5261 ;
  assign y__h119993 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[4] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5263 ;
  assign y__h120164 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[5] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5265 ;
  assign y__h120335 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[6] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5267 ;
  assign y__h120506 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[7] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5269 ;
  assign y__h120677 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[8] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5271 ;
  assign y__h120848 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[9] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5273 ;
  assign y__h121019 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[10] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5275 ;
  assign y__h121190 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[11] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5277 ;
  assign y__h121361 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[12] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5279 ;
  assign y__h121532 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[13] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5281 ;
  assign y__h121703 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[14] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5283 ;
  assign y__h121874 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[15] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5285 ;
  assign y__h122045 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[16] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5287 ;
  assign y__h122216 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[17] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5289 ;
  assign y__h122387 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[18] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5291 ;
  assign y__h122558 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[19] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5293 ;
  assign y__h122729 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[20] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5295 ;
  assign y__h122900 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[21] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5297 ;
  assign y__h123071 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[22] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5299 ;
  assign y__h123242 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[23] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5301 ;
  assign y__h123413 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[24] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5303 ;
  assign y__h123584 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[25] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5305 ;
  assign y__h123755 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[26] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5307 ;
  assign y__h123926 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[27] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5309 ;
  assign y__h124097 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[28] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5311 ;
  assign y__h124268 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[29] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5313 ;
  assign y__h124439 =
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5194[30] &
	     IF_reg_operand_a_BIT_7_747_XOR_reg_operand_b_B_ETC___d5315 ;
  assign y__h126978 =
	     reg_operand_a_BITS_14_TO_7_1_AND_reg_operand_b_ETC___d15[1] |
	     y__h127049 ;
  assign y__h127049 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[1] &
	     reg_operand_a_BITS_14_TO_7_1_AND_reg_operand_b_ETC___d15[0] ;
  assign y__h127153 =
	     reg_operand_a_BITS_14_TO_7_1_AND_reg_operand_b_ETC___d15[2] |
	     y__h127224 ;
  assign y__h127224 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[2] &
	     y__h126978 ;
  assign y__h127328 =
	     reg_operand_a_BITS_14_TO_7_1_AND_reg_operand_b_ETC___d15[3] |
	     y__h127399 ;
  assign y__h127399 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[3] &
	     y__h127153 ;
  assign y__h127503 =
	     reg_operand_a_BITS_14_TO_7_1_AND_reg_operand_b_ETC___d15[4] |
	     y__h127574 ;
  assign y__h127574 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[4] &
	     y__h127328 ;
  assign y__h127678 =
	     reg_operand_a_BITS_14_TO_7_1_AND_reg_operand_b_ETC___d15[5] |
	     y__h127749 ;
  assign y__h127749 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[5] &
	     y__h127503 ;
  assign y__h127853 =
	     reg_operand_a_BITS_14_TO_7_1_AND_reg_operand_b_ETC___d15[6] |
	     y__h127924 ;
  assign y__h127924 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d13[6] &
	     y__h127678 ;
  assign y__h132213 = { 18'd1, reg_operand_a[6:0], 7'd0 } ;
  assign y__h133483 =
	     reg_operand_b[6] ? { 19'd1, reg_operand_a[6:0], 6'd0 } : 32'd0 ;
  assign y__h134753 =
	     reg_operand_b[5] ? { 20'd1, reg_operand_a[6:0], 5'd0 } : 32'd0 ;
  assign y__h136023 =
	     reg_operand_b[4] ? { 21'd1, reg_operand_a[6:0], 4'd0 } : 32'd0 ;
  assign y__h137293 =
	     reg_operand_b[3] ? { 22'd1, reg_operand_a[6:0], 3'd0 } : 32'd0 ;
  assign y__h138563 =
	     reg_operand_b[2] ? { 23'd1, reg_operand_a[6:0], 2'd0 } : 32'd0 ;
  assign y__h139833 =
	     reg_operand_b[1] ? { 24'd1, reg_operand_a[6:0], 1'd0 } : 32'd0 ;
  assign y__h149708 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[1] |
	     y__h149782 ;
  assign y__h149782 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[1] &
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[0] ;
  assign y__h149897 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[2] |
	     y__h149971 ;
  assign y__h149971 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[2] &
	     y__h149708 ;
  assign y__h150086 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[3] |
	     y__h150160 ;
  assign y__h150160 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[3] &
	     y__h149897 ;
  assign y__h150275 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[4] |
	     y__h150349 ;
  assign y__h150349 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[4] &
	     y__h150086 ;
  assign y__h150464 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[5] |
	     y__h150538 ;
  assign y__h150538 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[5] &
	     y__h150275 ;
  assign y__h150653 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[6] |
	     y__h150727 ;
  assign y__h150727 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[6] &
	     y__h150464 ;
  assign y__h150842 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[7] |
	     y__h150916 ;
  assign y__h150916 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[7] &
	     y__h150653 ;
  assign y__h151031 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[8] |
	     y__h151105 ;
  assign y__h151105 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[8] &
	     y__h150842 ;
  assign y__h151220 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[9] |
	     y__h151294 ;
  assign y__h151294 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[9] &
	     y__h151031 ;
  assign y__h151409 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[10] |
	     y__h151483 ;
  assign y__h151483 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[10] &
	     y__h151220 ;
  assign y__h151598 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[11] |
	     y__h151672 ;
  assign y__h151672 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[11] &
	     y__h151409 ;
  assign y__h151787 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[12] |
	     y__h151861 ;
  assign y__h151861 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[12] &
	     y__h151598 ;
  assign y__h151976 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[13] |
	     y__h152050 ;
  assign y__h152050 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[13] &
	     y__h151787 ;
  assign y__h152165 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[14] |
	     y__h152239 ;
  assign y__h152239 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[14] &
	     y__h151976 ;
  assign y__h152354 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[15] |
	     y__h152428 ;
  assign y__h152428 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[15] &
	     y__h152165 ;
  assign y__h152543 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[16] |
	     y__h152617 ;
  assign y__h152617 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[16] &
	     y__h152354 ;
  assign y__h152732 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[17] |
	     y__h152806 ;
  assign y__h152806 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[17] &
	     y__h152543 ;
  assign y__h152921 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[18] |
	     y__h152995 ;
  assign y__h152995 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[18] &
	     y__h152732 ;
  assign y__h153110 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[19] |
	     y__h153184 ;
  assign y__h153184 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[19] &
	     y__h152921 ;
  assign y__h153299 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[20] |
	     y__h153373 ;
  assign y__h153373 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[20] &
	     y__h153110 ;
  assign y__h153488 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[21] |
	     y__h153562 ;
  assign y__h153562 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[21] &
	     y__h153299 ;
  assign y__h153677 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[22] |
	     y__h153751 ;
  assign y__h153751 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[22] &
	     y__h153488 ;
  assign y__h153866 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[23] |
	     y__h153940 ;
  assign y__h153940 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[23] &
	     y__h153677 ;
  assign y__h154055 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[24] |
	     y__h154129 ;
  assign y__h154129 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[24] &
	     y__h153866 ;
  assign y__h154244 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[25] |
	     y__h154318 ;
  assign y__h154318 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[25] &
	     y__h154055 ;
  assign y__h154433 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[26] |
	     y__h154507 ;
  assign y__h154507 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[26] &
	     y__h154244 ;
  assign y__h154622 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[27] |
	     y__h154696 ;
  assign y__h154696 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[27] &
	     y__h154433 ;
  assign y__h154811 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[28] |
	     y__h154885 ;
  assign y__h154885 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[28] &
	     y__h154622 ;
  assign y__h155000 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[29] |
	     y__h155074 ;
  assign y__h155074 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[29] &
	     y__h154811 ;
  assign y__h155189 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d71[30] |
	     y__h155263 ;
  assign y__h155263 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d69[30] &
	     y__h155000 ;
  assign y__h156273 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[1] |
	     y__h156347 ;
  assign y__h156347 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[1] &
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[0] ;
  assign y__h156462 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[2] |
	     y__h156536 ;
  assign y__h156536 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[2] &
	     y__h156273 ;
  assign y__h156651 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[3] |
	     y__h156725 ;
  assign y__h156725 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[3] &
	     y__h156462 ;
  assign y__h156840 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[4] |
	     y__h156914 ;
  assign y__h156914 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[4] &
	     y__h156651 ;
  assign y__h157029 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[5] |
	     y__h157103 ;
  assign y__h157103 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[5] &
	     y__h156840 ;
  assign y__h157218 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[6] |
	     y__h157292 ;
  assign y__h157292 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[6] &
	     y__h157029 ;
  assign y__h157407 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[7] |
	     y__h157481 ;
  assign y__h157481 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[7] &
	     y__h157218 ;
  assign y__h157596 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[8] |
	     y__h157670 ;
  assign y__h157670 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[8] &
	     y__h157407 ;
  assign y__h157785 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[9] |
	     y__h157859 ;
  assign y__h157859 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[9] &
	     y__h157596 ;
  assign y__h157974 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[10] |
	     y__h158048 ;
  assign y__h158048 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[10] &
	     y__h157785 ;
  assign y__h158163 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[11] |
	     y__h158237 ;
  assign y__h158237 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[11] &
	     y__h157974 ;
  assign y__h158352 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[12] |
	     y__h158426 ;
  assign y__h158426 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[12] &
	     y__h158163 ;
  assign y__h158541 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[13] |
	     y__h158615 ;
  assign y__h158615 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[13] &
	     y__h158352 ;
  assign y__h158730 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[14] |
	     y__h158804 ;
  assign y__h158804 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[14] &
	     y__h158541 ;
  assign y__h158919 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[15] |
	     y__h158993 ;
  assign y__h158993 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[15] &
	     y__h158730 ;
  assign y__h159108 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[16] |
	     y__h159182 ;
  assign y__h159182 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[16] &
	     y__h158919 ;
  assign y__h159297 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[17] |
	     y__h159371 ;
  assign y__h159371 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[17] &
	     y__h159108 ;
  assign y__h159486 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[18] |
	     y__h159560 ;
  assign y__h159560 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[18] &
	     y__h159297 ;
  assign y__h159675 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[19] |
	     y__h159749 ;
  assign y__h159749 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[19] &
	     y__h159486 ;
  assign y__h159864 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[20] |
	     y__h159938 ;
  assign y__h159938 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[20] &
	     y__h159675 ;
  assign y__h160053 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[21] |
	     y__h160127 ;
  assign y__h160127 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[21] &
	     y__h159864 ;
  assign y__h160242 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[22] |
	     y__h160316 ;
  assign y__h160316 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[22] &
	     y__h160053 ;
  assign y__h160431 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[23] |
	     y__h160505 ;
  assign y__h160505 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[23] &
	     y__h160242 ;
  assign y__h160620 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[24] |
	     y__h160694 ;
  assign y__h160694 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[24] &
	     y__h160431 ;
  assign y__h160809 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[25] |
	     y__h160883 ;
  assign y__h160883 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[25] &
	     y__h160620 ;
  assign y__h160998 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[26] |
	     y__h161072 ;
  assign y__h161072 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[26] &
	     y__h160809 ;
  assign y__h161187 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[27] |
	     y__h161261 ;
  assign y__h161261 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[27] &
	     y__h160998 ;
  assign y__h161376 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[28] |
	     y__h161450 ;
  assign y__h161450 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[28] &
	     y__h161187 ;
  assign y__h161565 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[29] |
	     y__h161639 ;
  assign y__h161639 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[29] &
	     y__h161376 ;
  assign y__h161754 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d250[30] |
	     y__h161828 ;
  assign y__h161828 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d248[30] &
	     y__h161565 ;
  assign y__h162838 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[1] |
	     y__h162912 ;
  assign y__h162912 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[1] &
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[0] ;
  assign y__h163027 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[2] |
	     y__h163101 ;
  assign y__h163101 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[2] &
	     y__h162838 ;
  assign y__h163216 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[3] |
	     y__h163290 ;
  assign y__h163290 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[3] &
	     y__h163027 ;
  assign y__h163405 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[4] |
	     y__h163479 ;
  assign y__h163479 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[4] &
	     y__h163216 ;
  assign y__h163594 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[5] |
	     y__h163668 ;
  assign y__h163668 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[5] &
	     y__h163405 ;
  assign y__h163783 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[6] |
	     y__h163857 ;
  assign y__h163857 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[6] &
	     y__h163594 ;
  assign y__h163972 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[7] |
	     y__h164046 ;
  assign y__h164046 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[7] &
	     y__h163783 ;
  assign y__h164161 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[8] |
	     y__h164235 ;
  assign y__h164235 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[8] &
	     y__h163972 ;
  assign y__h164350 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[9] |
	     y__h164424 ;
  assign y__h164424 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[9] &
	     y__h164161 ;
  assign y__h164539 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[10] |
	     y__h164613 ;
  assign y__h164613 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[10] &
	     y__h164350 ;
  assign y__h164728 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[11] |
	     y__h164802 ;
  assign y__h164802 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[11] &
	     y__h164539 ;
  assign y__h164917 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[12] |
	     y__h164991 ;
  assign y__h164991 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[12] &
	     y__h164728 ;
  assign y__h165106 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[13] |
	     y__h165180 ;
  assign y__h16515 =
	     { 18'd0,
	       IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_reg_o_ETC___d3825,
	       6'd0 } ;
  assign y__h165180 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[13] &
	     y__h164917 ;
  assign y__h165295 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[14] |
	     y__h165369 ;
  assign y__h165369 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[14] &
	     y__h165106 ;
  assign y__h165484 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[15] |
	     y__h165558 ;
  assign y__h165558 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[15] &
	     y__h165295 ;
  assign y__h165673 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[16] |
	     y__h165747 ;
  assign y__h165747 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[16] &
	     y__h165484 ;
  assign y__h165862 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[17] |
	     y__h165936 ;
  assign y__h165936 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[17] &
	     y__h165673 ;
  assign y__h166051 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[18] |
	     y__h166125 ;
  assign y__h166125 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[18] &
	     y__h165862 ;
  assign y__h166240 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[19] |
	     y__h166314 ;
  assign y__h166314 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[19] &
	     y__h166051 ;
  assign y__h166429 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[20] |
	     y__h166503 ;
  assign y__h166503 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[20] &
	     y__h166240 ;
  assign y__h166618 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[21] |
	     y__h166692 ;
  assign y__h166692 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[21] &
	     y__h166429 ;
  assign y__h166807 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[22] |
	     y__h166881 ;
  assign y__h166881 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[22] &
	     y__h166618 ;
  assign y__h166996 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[23] |
	     y__h167070 ;
  assign y__h167070 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[23] &
	     y__h166807 ;
  assign y__h167185 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[24] |
	     y__h167259 ;
  assign y__h167259 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[24] &
	     y__h166996 ;
  assign y__h167374 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[25] |
	     y__h167448 ;
  assign y__h167448 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[25] &
	     y__h167185 ;
  assign y__h167563 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[26] |
	     y__h167637 ;
  assign y__h167637 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[26] &
	     y__h167374 ;
  assign y__h167752 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[27] |
	     y__h167826 ;
  assign y__h167826 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[27] &
	     y__h167563 ;
  assign y__h167941 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[28] |
	     y__h168015 ;
  assign y__h168015 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[28] &
	     y__h167752 ;
  assign y__h168130 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[29] |
	     y__h168204 ;
  assign y__h168204 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[29] &
	     y__h167941 ;
  assign y__h168319 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d429[30] |
	     y__h168393 ;
  assign y__h168393 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d427[30] &
	     y__h168130 ;
  assign y__h169403 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[1] |
	     y__h169477 ;
  assign y__h169477 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[1] &
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[0] ;
  assign y__h169592 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[2] |
	     y__h169666 ;
  assign y__h169666 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[2] &
	     y__h169403 ;
  assign y__h169781 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[3] |
	     y__h169855 ;
  assign y__h169855 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[3] &
	     y__h169592 ;
  assign y__h169970 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[4] |
	     y__h170044 ;
  assign y__h170044 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[4] &
	     y__h169781 ;
  assign y__h170159 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[5] |
	     y__h170233 ;
  assign y__h170233 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[5] &
	     y__h169970 ;
  assign y__h170348 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[6] |
	     y__h170422 ;
  assign y__h170422 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[6] &
	     y__h170159 ;
  assign y__h170537 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[7] |
	     y__h170611 ;
  assign y__h170611 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[7] &
	     y__h170348 ;
  assign y__h170726 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[8] |
	     y__h170800 ;
  assign y__h170800 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[8] &
	     y__h170537 ;
  assign y__h170915 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[9] |
	     y__h170989 ;
  assign y__h170989 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[9] &
	     y__h170726 ;
  assign y__h171104 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[10] |
	     y__h171178 ;
  assign y__h171178 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[10] &
	     y__h170915 ;
  assign y__h171293 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[11] |
	     y__h171367 ;
  assign y__h171367 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[11] &
	     y__h171104 ;
  assign y__h171482 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[12] |
	     y__h171556 ;
  assign y__h171556 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[12] &
	     y__h171293 ;
  assign y__h171671 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[13] |
	     y__h171745 ;
  assign y__h171745 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[13] &
	     y__h171482 ;
  assign y__h171860 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[14] |
	     y__h171934 ;
  assign y__h171934 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[14] &
	     y__h171671 ;
  assign y__h172049 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[15] |
	     y__h172123 ;
  assign y__h172123 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[15] &
	     y__h171860 ;
  assign y__h172238 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[16] |
	     y__h172312 ;
  assign y__h172312 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[16] &
	     y__h172049 ;
  assign y__h172427 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[17] |
	     y__h172501 ;
  assign y__h172501 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[17] &
	     y__h172238 ;
  assign y__h172616 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[18] |
	     y__h172690 ;
  assign y__h172690 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[18] &
	     y__h172427 ;
  assign y__h172805 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[19] |
	     y__h172879 ;
  assign y__h172879 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[19] &
	     y__h172616 ;
  assign y__h172994 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[20] |
	     y__h173068 ;
  assign y__h173068 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[20] &
	     y__h172805 ;
  assign y__h173183 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[21] |
	     y__h173257 ;
  assign y__h173257 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[21] &
	     y__h172994 ;
  assign y__h173372 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[22] |
	     y__h173446 ;
  assign y__h173446 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[22] &
	     y__h173183 ;
  assign y__h173561 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[23] |
	     y__h173635 ;
  assign y__h173635 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[23] &
	     y__h173372 ;
  assign y__h173750 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[24] |
	     y__h173824 ;
  assign y__h173824 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[24] &
	     y__h173561 ;
  assign y__h173939 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[25] |
	     y__h174013 ;
  assign y__h174013 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[25] &
	     y__h173750 ;
  assign y__h174128 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[26] |
	     y__h174202 ;
  assign y__h174202 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[26] &
	     y__h173939 ;
  assign y__h174317 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[27] |
	     y__h174391 ;
  assign y__h174391 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[27] &
	     y__h174128 ;
  assign y__h174506 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[28] |
	     y__h174580 ;
  assign y__h174580 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[28] &
	     y__h174317 ;
  assign y__h174695 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[29] |
	     y__h174769 ;
  assign y__h174769 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[29] &
	     y__h174506 ;
  assign y__h174884 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d608[30] |
	     y__h174958 ;
  assign y__h174958 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d606[30] &
	     y__h174695 ;
  assign y__h175968 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[1] |
	     y__h176042 ;
  assign y__h176042 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[1] &
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[0] ;
  assign y__h176157 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[2] |
	     y__h176231 ;
  assign y__h176231 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[2] &
	     y__h175968 ;
  assign y__h176346 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[3] |
	     y__h176420 ;
  assign y__h176420 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[3] &
	     y__h176157 ;
  assign y__h176535 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[4] |
	     y__h176609 ;
  assign y__h176609 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[4] &
	     y__h176346 ;
  assign y__h176724 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[5] |
	     y__h176798 ;
  assign y__h176798 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[5] &
	     y__h176535 ;
  assign y__h176913 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[6] |
	     y__h176987 ;
  assign y__h176987 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[6] &
	     y__h176724 ;
  assign y__h177102 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[7] |
	     y__h177176 ;
  assign y__h177176 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[7] &
	     y__h176913 ;
  assign y__h177291 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[8] |
	     y__h177365 ;
  assign y__h177365 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[8] &
	     y__h177102 ;
  assign y__h177480 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[9] |
	     y__h177554 ;
  assign y__h177554 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[9] &
	     y__h177291 ;
  assign y__h177669 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[10] |
	     y__h177743 ;
  assign y__h177743 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[10] &
	     y__h177480 ;
  assign y__h177858 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[11] |
	     y__h177932 ;
  assign y__h177932 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[11] &
	     y__h177669 ;
  assign y__h178047 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[12] |
	     y__h178121 ;
  assign y__h178121 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[12] &
	     y__h177858 ;
  assign y__h178236 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[13] |
	     y__h178310 ;
  assign y__h178310 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[13] &
	     y__h178047 ;
  assign y__h178425 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[14] |
	     y__h178499 ;
  assign y__h178499 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[14] &
	     y__h178236 ;
  assign y__h178614 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[15] |
	     y__h178688 ;
  assign y__h178688 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[15] &
	     y__h178425 ;
  assign y__h178803 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[16] |
	     y__h178877 ;
  assign y__h178877 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[16] &
	     y__h178614 ;
  assign y__h178992 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[17] |
	     y__h179066 ;
  assign y__h179066 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[17] &
	     y__h178803 ;
  assign y__h179181 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[18] |
	     y__h179255 ;
  assign y__h179255 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[18] &
	     y__h178992 ;
  assign y__h179370 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[19] |
	     y__h179444 ;
  assign y__h179444 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[19] &
	     y__h179181 ;
  assign y__h179559 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[20] |
	     y__h179633 ;
  assign y__h179633 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[20] &
	     y__h179370 ;
  assign y__h179748 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[21] |
	     y__h179822 ;
  assign y__h179822 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[21] &
	     y__h179559 ;
  assign y__h179937 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[22] |
	     y__h180011 ;
  assign y__h180011 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[22] &
	     y__h179748 ;
  assign y__h180126 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[23] |
	     y__h180200 ;
  assign y__h180200 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[23] &
	     y__h179937 ;
  assign y__h180315 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[24] |
	     y__h180389 ;
  assign y__h180389 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[24] &
	     y__h180126 ;
  assign y__h180504 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[25] |
	     y__h180578 ;
  assign y__h180578 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[25] &
	     y__h180315 ;
  assign y__h180693 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[26] |
	     y__h180767 ;
  assign y__h180767 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[26] &
	     y__h180504 ;
  assign y__h180882 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[27] |
	     y__h180956 ;
  assign y__h180956 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[27] &
	     y__h180693 ;
  assign y__h181071 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[28] |
	     y__h181145 ;
  assign y__h181145 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[28] &
	     y__h180882 ;
  assign y__h181260 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[29] |
	     y__h181334 ;
  assign y__h181334 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[29] &
	     y__h181071 ;
  assign y__h181449 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d787[30] |
	     y__h181523 ;
  assign y__h181523 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d785[30] &
	     y__h181260 ;
  assign y__h182533 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[1] |
	     y__h182607 ;
  assign y__h182607 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[1] &
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[0] ;
  assign y__h182722 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[2] |
	     y__h182796 ;
  assign y__h182796 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[2] &
	     y__h182533 ;
  assign y__h182911 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[3] |
	     y__h182985 ;
  assign y__h182985 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[3] &
	     y__h182722 ;
  assign y__h183100 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[4] |
	     y__h183174 ;
  assign y__h183174 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[4] &
	     y__h182911 ;
  assign y__h183289 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[5] |
	     y__h183363 ;
  assign y__h183363 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[5] &
	     y__h183100 ;
  assign y__h183478 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[6] |
	     y__h183552 ;
  assign y__h183552 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[6] &
	     y__h183289 ;
  assign y__h183667 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[7] |
	     y__h183741 ;
  assign y__h183741 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[7] &
	     y__h183478 ;
  assign y__h183856 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[8] |
	     y__h183930 ;
  assign y__h183930 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[8] &
	     y__h183667 ;
  assign y__h184045 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[9] |
	     y__h184119 ;
  assign y__h184119 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[9] &
	     y__h183856 ;
  assign y__h184234 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[10] |
	     y__h184308 ;
  assign y__h184308 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[10] &
	     y__h184045 ;
  assign y__h184423 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[11] |
	     y__h184497 ;
  assign y__h184497 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[11] &
	     y__h184234 ;
  assign y__h184612 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[12] |
	     y__h184686 ;
  assign y__h184686 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[12] &
	     y__h184423 ;
  assign y__h184801 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[13] |
	     y__h184875 ;
  assign y__h184875 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[13] &
	     y__h184612 ;
  assign y__h184990 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[14] |
	     y__h185064 ;
  assign y__h185064 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[14] &
	     y__h184801 ;
  assign y__h185179 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[15] |
	     y__h185253 ;
  assign y__h185253 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[15] &
	     y__h184990 ;
  assign y__h185368 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[16] |
	     y__h185442 ;
  assign y__h185442 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[16] &
	     y__h185179 ;
  assign y__h185557 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[17] |
	     y__h185631 ;
  assign y__h185631 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[17] &
	     y__h185368 ;
  assign y__h185746 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[18] |
	     y__h185820 ;
  assign y__h185820 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[18] &
	     y__h185557 ;
  assign y__h185935 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[19] |
	     y__h186009 ;
  assign y__h186009 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[19] &
	     y__h185746 ;
  assign y__h186124 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[20] |
	     y__h186198 ;
  assign y__h186198 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[20] &
	     y__h185935 ;
  assign y__h186313 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[21] |
	     y__h186387 ;
  assign y__h186387 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[21] &
	     y__h186124 ;
  assign y__h186502 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[22] |
	     y__h186576 ;
  assign y__h186576 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[22] &
	     y__h186313 ;
  assign y__h186691 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[23] |
	     y__h186765 ;
  assign y__h186765 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[23] &
	     y__h186502 ;
  assign y__h186880 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[24] |
	     y__h186954 ;
  assign y__h186954 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[24] &
	     y__h186691 ;
  assign y__h187069 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[25] |
	     y__h187143 ;
  assign y__h187143 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[25] &
	     y__h186880 ;
  assign y__h187258 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[26] |
	     y__h187332 ;
  assign y__h187332 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[26] &
	     y__h187069 ;
  assign y__h187447 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[27] |
	     y__h187521 ;
  assign y__h187521 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[27] &
	     y__h187258 ;
  assign y__h187636 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[28] |
	     y__h187710 ;
  assign y__h187710 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[28] &
	     y__h187447 ;
  assign y__h187825 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[29] |
	     y__h187899 ;
  assign y__h187899 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[29] &
	     y__h187636 ;
  assign y__h188014 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d966[30] |
	     y__h188088 ;
  assign y__h188088 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d964[30] &
	     y__h187825 ;
  assign y__h189097 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[1] |
	     y__h189171 ;
  assign y__h189171 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[1] &
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[0] ;
  assign y__h189286 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[2] |
	     y__h189360 ;
  assign y__h189360 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[2] &
	     y__h189097 ;
  assign y__h189475 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[3] |
	     y__h189549 ;
  assign y__h189549 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[3] &
	     y__h189286 ;
  assign y__h189664 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[4] |
	     y__h189738 ;
  assign y__h189738 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[4] &
	     y__h189475 ;
  assign y__h189853 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[5] |
	     y__h189927 ;
  assign y__h189927 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[5] &
	     y__h189664 ;
  assign y__h190042 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[6] |
	     y__h190116 ;
  assign y__h190116 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[6] &
	     y__h189853 ;
  assign y__h190231 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[7] |
	     y__h190305 ;
  assign y__h190305 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[7] &
	     y__h190042 ;
  assign y__h190420 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[8] |
	     y__h190494 ;
  assign y__h190494 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[8] &
	     y__h190231 ;
  assign y__h190609 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[9] |
	     y__h190683 ;
  assign y__h190683 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[9] &
	     y__h190420 ;
  assign y__h190798 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[10] |
	     y__h190872 ;
  assign y__h190872 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[10] &
	     y__h190609 ;
  assign y__h190987 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[11] |
	     y__h191061 ;
  assign y__h191061 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[11] &
	     y__h190798 ;
  assign y__h191176 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[12] |
	     y__h191250 ;
  assign y__h191250 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[12] &
	     y__h190987 ;
  assign y__h191365 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[13] |
	     y__h191439 ;
  assign y__h191439 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[13] &
	     y__h191176 ;
  assign y__h191554 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1143[14] |
	     y__h191628 ;
  assign y__h191628 =
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1141[14] &
	     y__h191365 ;
  assign y__h196137 =
	     x__h195960 &
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1203 ;
  assign y__h196312 = x__h214551 & y__h196137 ;
  assign y__h196487 = x__h214727 & y__h196312 ;
  assign y__h196662 = x__h214902 & y__h196487 ;
  assign y__h196837 = x__h215077 & y__h196662 ;
  assign y__h197012 = x__h215252 & y__h196837 ;
  assign y__h197187 = x__h215427 & y__h197012 ;
  assign y__h201622 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1240[1] |
	     y__h201693 ;
  assign y__h201693 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[1] &
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1240[0] ;
  assign y__h201797 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1240[2] |
	     y__h201868 ;
  assign y__h201868 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[2] &
	     y__h201622 ;
  assign y__h201972 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1240[3] |
	     y__h202043 ;
  assign y__h202043 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[3] &
	     y__h201797 ;
  assign y__h202147 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1240[4] |
	     y__h202218 ;
  assign y__h202218 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[4] &
	     y__h201972 ;
  assign y__h202322 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1240[5] |
	     y__h202393 ;
  assign y__h202393 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[5] &
	     y__h202147 ;
  assign y__h202497 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1240[6] |
	     y__h202568 ;
  assign y__h202568 =
	     reg_operand_a_BITS_14_TO_7_1_XOR_reg_operand_b_ETC___d1238[6] &
	     y__h202322 ;
  assign y__h208149 =
	     x__h207973 &
	     IF_reg_operand_b_BIT_0_7_THEN_1_CONCAT_reg_ope_ETC___d1329 ;
  assign y__h208324 = x__h208148 & y__h208149 ;
  assign y__h208499 = x__h208323 & y__h208324 ;
  assign y__h208674 = x__h208498 & y__h208499 ;
  assign y__h208849 = x__h208673 & y__h208674 ;
  assign y__h209024 = x__h208848 & y__h208849 ;
  assign y__h209199 = y__h197187 & y__h209024 ;
  assign y__h214728 = x__h214551 & x__h195960 ;
  assign y__h214903 = x__h214727 & y__h214728 ;
  assign y__h215078 = x__h214902 & y__h214903 ;
  assign y__h215253 = x__h215077 & y__h215078 ;
  assign y__h215428 = x__h215252 & y__h215253 ;
  assign y__h215603 = x__h215427 & y__h215428 ;
  assign y__h222400 =
	     x__h222223 &
	     ~IF_reg_operand_a_BITS_14_TO_7_1_XOR_reg_operan_ETC__q20[0] ;
  assign y__h222575 = x__h222399 & y__h222400 ;
  assign y__h222750 = x__h222574 & y__h222575 ;
  assign y__h222925 = x__h222749 & y__h222750 ;
  assign y__h223100 = x__h222924 & y__h222925 ;
  assign y__h223275 = x__h223099 & y__h223100 ;
  assign y__h227475 = x__h223274 & y__h223275 ;
  assign y__h227874 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[1] |
	     y__h227946 ;
  assign y__h227946 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[1] &
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[0] ;
  assign y__h228052 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[2] |
	     y__h228124 ;
  assign y__h228124 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[2] &
	     y__h227874 ;
  assign y__h228230 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[3] |
	     y__h228302 ;
  assign y__h228302 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[3] &
	     y__h228052 ;
  assign y__h228408 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[4] |
	     y__h228480 ;
  assign y__h228480 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[4] &
	     y__h228230 ;
  assign y__h228586 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[5] |
	     y__h228658 ;
  assign y__h228658 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[5] &
	     y__h228408 ;
  assign y__h228764 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[6] |
	     y__h228836 ;
  assign y__h228836 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[6] &
	     y__h228586 ;
  assign y__h228942 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[7] |
	     y__h229014 ;
  assign y__h229014 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[7] &
	     y__h228764 ;
  assign y__h229120 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[8] |
	     y__h229192 ;
  assign y__h229192 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[8] &
	     y__h228942 ;
  assign y__h229298 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[9] |
	     y__h229370 ;
  assign y__h229370 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[9] &
	     y__h229120 ;
  assign y__h229476 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[10] |
	     y__h229548 ;
  assign y__h229548 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[10] &
	     y__h229298 ;
  assign y__h229654 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[11] |
	     y__h229726 ;
  assign y__h229726 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[11] &
	     y__h229476 ;
  assign y__h229832 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[12] |
	     y__h229904 ;
  assign y__h229904 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[12] &
	     y__h229654 ;
  assign y__h230010 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[13] |
	     y__h230082 ;
  assign y__h230082 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[13] &
	     y__h229832 ;
  assign y__h230188 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[14] |
	     y__h230260 ;
  assign y__h230260 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[14] &
	     y__h230010 ;
  assign y__h230366 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[15] |
	     y__h230438 ;
  assign y__h230438 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[15] &
	     y__h230188 ;
  assign y__h230544 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[16] |
	     y__h230616 ;
  assign y__h230616 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[16] &
	     y__h230366 ;
  assign y__h230722 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[17] |
	     y__h230794 ;
  assign y__h230794 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[17] &
	     y__h230544 ;
  assign y__h230900 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[18] |
	     y__h230972 ;
  assign y__h230972 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[18] &
	     y__h230722 ;
  assign y__h231078 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[19] |
	     y__h231150 ;
  assign y__h231150 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[19] &
	     y__h230900 ;
  assign y__h231256 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[20] |
	     y__h231328 ;
  assign y__h231328 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[20] &
	     y__h231078 ;
  assign y__h231434 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[21] |
	     y__h231506 ;
  assign y__h231506 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[21] &
	     y__h231256 ;
  assign y__h231612 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[22] |
	     y__h231684 ;
  assign y__h231684 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[22] &
	     y__h231434 ;
  assign y__h231790 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[23] |
	     y__h231862 ;
  assign y__h231862 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[23] &
	     y__h231612 ;
  assign y__h231968 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[24] |
	     y__h232040 ;
  assign y__h232040 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[24] &
	     y__h231790 ;
  assign y__h232146 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[25] |
	     y__h232218 ;
  assign y__h232218 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[25] &
	     y__h231968 ;
  assign y__h232324 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[26] |
	     y__h232396 ;
  assign y__h232396 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[26] &
	     y__h232146 ;
  assign y__h232502 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[27] |
	     y__h232574 ;
  assign y__h232574 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[27] &
	     y__h232324 ;
  assign y__h232680 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[28] |
	     y__h232752 ;
  assign y__h232752 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[28] &
	     y__h232502 ;
  assign y__h232858 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[29] |
	     y__h232930 ;
  assign y__h232930 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[29] &
	     y__h232680 ;
  assign y__h233036 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_A_ETC___d1415[30] |
	     y__h233108 ;
  assign y__h233108 =
	     _0_CONCAT_reg_operand_c_BITS_30_TO_23_283_284_X_ETC___d1413[30] &
	     y__h232858 ;
  assign y__h24087 =
	     { 19'd0,
	       IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_reg_o_ETC___d3825,
	       5'd0 } ;
  assign y__h241623 = x__h241694 | y__h241695 ;
  assign y__h241695 =
	     x__h241446 &
	     IF_0_CONCAT_reg_operand_c_BITS_30_TO_23_283_28_ETC__q30[0] ;
  assign y__h241800 = x__h241871 | y__h241872 ;
  assign y__h241872 = x__h241622 & y__h241623 ;
  assign y__h241977 = x__h242048 | y__h242049 ;
  assign y__h242049 = x__h241799 & y__h241800 ;
  assign y__h242154 = x__h242225 | y__h242226 ;
  assign y__h242226 = x__h241976 & y__h241977 ;
  assign y__h242331 = x__h242402 | y__h242403 ;
  assign y__h242403 = x__h242153 & y__h242154 ;
  assign y__h242508 = x__h242579 | y__h242580 ;
  assign y__h242580 = x__h242330 & y__h242331 ;
  assign y__h242685 = x__h242756 | y__h242757 ;
  assign y__h242757 = x__h242507 & y__h242508 ;
  assign y__h242862 = x__h242933 | y__h242934 ;
  assign y__h242934 = x__h242684 & y__h242685 ;
  assign y__h243039 = x__h243110 | y__h243111 ;
  assign y__h243111 = x__h242861 & y__h242862 ;
  assign y__h243216 = x__h243287 | y__h243288 ;
  assign y__h243288 = x__h243038 & y__h243039 ;
  assign y__h243393 = x__h243464 | y__h243465 ;
  assign y__h243465 = x__h243215 & y__h243216 ;
  assign y__h243570 = x__h243641 | y__h243642 ;
  assign y__h243642 = x__h243392 & y__h243393 ;
  assign y__h243747 = x__h243818 | y__h243819 ;
  assign y__h243819 = x__h243569 & y__h243570 ;
  assign y__h243924 = x__h243995 | y__h243996 ;
  assign y__h243996 = x__h243746 & y__h243747 ;
  assign y__h244101 = x__h244172 | y__h244173 ;
  assign y__h244173 = x__h243923 & y__h243924 ;
  assign y__h244278 = x__h244349 | y__h244350 ;
  assign y__h244350 = x__h244100 & y__h244101 ;
  assign y__h244455 = x__h244526 | y__h244527 ;
  assign y__h244527 = x__h244277 & y__h244278 ;
  assign y__h244632 = x__h244703 | y__h244704 ;
  assign y__h244704 = x__h244454 & y__h244455 ;
  assign y__h244809 = x__h244880 | y__h244881 ;
  assign y__h244881 = x__h244631 & y__h244632 ;
  assign y__h244986 = x__h245057 | y__h245058 ;
  assign y__h245058 = x__h244808 & y__h244809 ;
  assign y__h245163 = x__h245234 | y__h245235 ;
  assign y__h245235 = x__h244985 & y__h244986 ;
  assign y__h245340 = x__h245411 | y__h245412 ;
  assign y__h245412 = x__h245162 & y__h245163 ;
  assign y__h245517 = x__h245588 | y__h245589 ;
  assign y__h245589 = x__h245339 & y__h245340 ;
  assign y__h245694 = x__h245765 | y__h245766 ;
  assign y__h245766 = x__h245516 & y__h245517 ;
  assign y__h245871 = x__h245942 | y__h245943 ;
  assign y__h245943 = x__h245693 & y__h245694 ;
  assign y__h246048 = x__h246119 | y__h246120 ;
  assign y__h246120 = x__h245870 & y__h245871 ;
  assign y__h246225 = x__h246296 | y__h246297 ;
  assign y__h246297 = x__h246047 & y__h246048 ;
  assign y__h246402 = x__h246473 | y__h246474 ;
  assign y__h246474 = x__h246224 & y__h246225 ;
  assign y__h246579 = x__h246650 | y__h246651 ;
  assign y__h246651 = x__h246401 & y__h246402 ;
  assign y__h246756 = x__h246827 | y__h246828 ;
  assign y__h246828 = x__h246578 & y__h246579 ;
  assign y__h247170 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[1] |
	     y__h247242 ;
  assign y__h247242 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[1] &
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[0] ;
  assign y__h247348 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[2] |
	     y__h247420 ;
  assign y__h247420 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[2] &
	     y__h247170 ;
  assign y__h247526 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[3] |
	     y__h247598 ;
  assign y__h247598 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[3] &
	     y__h247348 ;
  assign y__h247704 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[4] |
	     y__h247776 ;
  assign y__h247776 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[4] &
	     y__h247526 ;
  assign y__h247882 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[5] |
	     y__h247954 ;
  assign y__h247954 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[5] &
	     y__h247704 ;
  assign y__h248060 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[6] |
	     y__h248132 ;
  assign y__h248132 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[6] &
	     y__h247882 ;
  assign y__h248238 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[7] |
	     y__h248310 ;
  assign y__h248310 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[7] &
	     y__h248060 ;
  assign y__h248416 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[8] |
	     y__h248488 ;
  assign y__h248488 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[8] &
	     y__h248238 ;
  assign y__h248594 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[9] |
	     y__h248666 ;
  assign y__h248666 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[9] &
	     y__h248416 ;
  assign y__h248772 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[10] |
	     y__h248844 ;
  assign y__h248844 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[10] &
	     y__h248594 ;
  assign y__h248950 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[11] |
	     y__h249022 ;
  assign y__h249022 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[11] &
	     y__h248772 ;
  assign y__h249128 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[12] |
	     y__h249200 ;
  assign y__h249200 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[12] &
	     y__h248950 ;
  assign y__h249306 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[13] |
	     y__h249378 ;
  assign y__h249378 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[13] &
	     y__h249128 ;
  assign y__h249484 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[14] |
	     y__h249556 ;
  assign y__h249556 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[14] &
	     y__h249306 ;
  assign y__h249662 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[15] |
	     y__h249734 ;
  assign y__h249734 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[15] &
	     y__h249484 ;
  assign y__h249840 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[16] |
	     y__h249912 ;
  assign y__h249912 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[16] &
	     y__h249662 ;
  assign y__h250018 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[17] |
	     y__h250090 ;
  assign y__h250090 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[17] &
	     y__h249840 ;
  assign y__h250196 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[18] |
	     y__h250268 ;
  assign y__h250268 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[18] &
	     y__h250018 ;
  assign y__h250374 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[19] |
	     y__h250446 ;
  assign y__h250446 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[19] &
	     y__h250196 ;
  assign y__h250552 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[20] |
	     y__h250624 ;
  assign y__h250624 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[20] &
	     y__h250374 ;
  assign y__h250730 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[21] |
	     y__h250802 ;
  assign y__h250802 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[21] &
	     y__h250552 ;
  assign y__h250908 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30_TO_2_ETC___d1719[22] |
	     y__h250980 ;
  assign y__h250980 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_c_BITS_30__ETC__q33[22] &
	     y__h250730 ;
  assign y__h252532 =
	     { 31'b0,
	       _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1873 } ;
  assign y__h253810 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[1] |
	     y__h253882 ;
  assign y__h253882 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[1] &
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[0] ;
  assign y__h253988 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[2] |
	     y__h254060 ;
  assign y__h254060 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[2] &
	     y__h253810 ;
  assign y__h254166 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[3] |
	     y__h254238 ;
  assign y__h254238 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[3] &
	     y__h253988 ;
  assign y__h254344 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[4] |
	     y__h254416 ;
  assign y__h254416 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[4] &
	     y__h254166 ;
  assign y__h254522 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[5] |
	     y__h254594 ;
  assign y__h254594 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[5] &
	     y__h254344 ;
  assign y__h254700 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[6] |
	     y__h254772 ;
  assign y__h254772 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[6] &
	     y__h254522 ;
  assign y__h254878 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[7] |
	     y__h254950 ;
  assign y__h254950 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[7] &
	     y__h254700 ;
  assign y__h255056 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[8] |
	     y__h255128 ;
  assign y__h255128 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[8] &
	     y__h254878 ;
  assign y__h255234 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[9] |
	     y__h255306 ;
  assign y__h255306 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[9] &
	     y__h255056 ;
  assign y__h255412 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[10] |
	     y__h255484 ;
  assign y__h255484 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[10] &
	     y__h255234 ;
  assign y__h255590 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[11] |
	     y__h255662 ;
  assign y__h255662 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[11] &
	     y__h255412 ;
  assign y__h255768 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[12] |
	     y__h255840 ;
  assign y__h255840 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[12] &
	     y__h255590 ;
  assign y__h255946 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[13] |
	     y__h256018 ;
  assign y__h256018 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[13] &
	     y__h255768 ;
  assign y__h256124 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[14] |
	     y__h256196 ;
  assign y__h256196 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[14] &
	     y__h255946 ;
  assign y__h256302 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[15] |
	     y__h256374 ;
  assign y__h256374 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[15] &
	     y__h256124 ;
  assign y__h256480 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[16] |
	     y__h256552 ;
  assign y__h256552 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[16] &
	     y__h256302 ;
  assign y__h256658 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[17] |
	     y__h256730 ;
  assign y__h256730 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[17] &
	     y__h256480 ;
  assign y__h256836 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[18] |
	     y__h256908 ;
  assign y__h256908 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[18] &
	     y__h256658 ;
  assign y__h257014 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[19] |
	     y__h257086 ;
  assign y__h257086 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[19] &
	     y__h256836 ;
  assign y__h257192 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[20] |
	     y__h257264 ;
  assign y__h257264 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[20] &
	     y__h257014 ;
  assign y__h257370 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[21] |
	     y__h257442 ;
  assign y__h257442 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[21] &
	     y__h257192 ;
  assign y__h257548 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[22] |
	     y__h257620 ;
  assign y__h257620 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[22] &
	     y__h257370 ;
  assign y__h257726 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[23] |
	     y__h257798 ;
  assign y__h257798 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[23] &
	     y__h257548 ;
  assign y__h257904 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[24] |
	     y__h257976 ;
  assign y__h257976 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[24] &
	     y__h257726 ;
  assign y__h258082 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[25] |
	     y__h258154 ;
  assign y__h258154 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[25] &
	     y__h257904 ;
  assign y__h258260 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[26] |
	     y__h258332 ;
  assign y__h258332 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[26] &
	     y__h258082 ;
  assign y__h258438 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[27] |
	     y__h258510 ;
  assign y__h258510 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[27] &
	     y__h258260 ;
  assign y__h258616 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[28] |
	     y__h258688 ;
  assign y__h258688 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[28] &
	     y__h258438 ;
  assign y__h258794 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[29] |
	     y__h258866 ;
  assign y__h258866 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[29] &
	     y__h258616 ;
  assign y__h258972 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1877[30] |
	     y__h259044 ;
  assign y__h259044 =
	     _1_CONCAT_IF_IF_reg_operand_b_BIT_0_7_THEN_1_CO_ETC___d1875[30] &
	     y__h258794 ;
  assign y__h261415 =
	     INV_reg_operand_c_BITS_30_TO_23__q1[1] &
	     INV_reg_operand_c_BITS_30_TO_23__q1[0] ;
  assign y__h261590 = INV_reg_operand_c_BITS_30_TO_23__q1[2] & y__h261415 ;
  assign y__h261765 = INV_reg_operand_c_BITS_30_TO_23__q1[3] & y__h261590 ;
  assign y__h261940 = INV_reg_operand_c_BITS_30_TO_23__q1[4] & y__h261765 ;
  assign y__h262115 = INV_reg_operand_c_BITS_30_TO_23__q1[5] & y__h261940 ;
  assign y__h262290 = INV_reg_operand_c_BITS_30_TO_23__q1[6] & y__h262115 ;
  assign y__h266490 = INV_reg_operand_c_BITS_30_TO_23__q1[7] & y__h262290 ;
  assign y__h266889 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[1] |
	     y__h266961 ;
  assign y__h266961 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[1] &
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[0] ;
  assign y__h267067 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[2] |
	     y__h267139 ;
  assign y__h267139 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[2] &
	     y__h266889 ;
  assign y__h267245 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[3] |
	     y__h267317 ;
  assign y__h267317 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[3] &
	     y__h267067 ;
  assign y__h267423 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[4] |
	     y__h267495 ;
  assign y__h267495 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[4] &
	     y__h267245 ;
  assign y__h267601 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[5] |
	     y__h267673 ;
  assign y__h267673 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[5] &
	     y__h267423 ;
  assign y__h267779 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[6] |
	     y__h267851 ;
  assign y__h267851 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[6] &
	     y__h267601 ;
  assign y__h267957 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[7] |
	     y__h268029 ;
  assign y__h268029 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[7] &
	     y__h267779 ;
  assign y__h268135 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[8] |
	     y__h268207 ;
  assign y__h268207 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[8] &
	     y__h267957 ;
  assign y__h268313 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[9] |
	     y__h268385 ;
  assign y__h268385 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[9] &
	     y__h268135 ;
  assign y__h268491 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[10] |
	     y__h268563 ;
  assign y__h268563 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[10] &
	     y__h268313 ;
  assign y__h268669 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[11] |
	     y__h268741 ;
  assign y__h268741 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[11] &
	     y__h268491 ;
  assign y__h268847 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[12] |
	     y__h268919 ;
  assign y__h268919 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[12] &
	     y__h268669 ;
  assign y__h269025 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[13] |
	     y__h269097 ;
  assign y__h269097 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[13] &
	     y__h268847 ;
  assign y__h269203 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[14] |
	     y__h269275 ;
  assign y__h269275 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[14] &
	     y__h269025 ;
  assign y__h269381 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[15] |
	     y__h269453 ;
  assign y__h269453 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[15] &
	     y__h269203 ;
  assign y__h269559 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[16] |
	     y__h269631 ;
  assign y__h269631 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[16] &
	     y__h269381 ;
  assign y__h269737 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[17] |
	     y__h269809 ;
  assign y__h269809 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[17] &
	     y__h269559 ;
  assign y__h269915 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[18] |
	     y__h269987 ;
  assign y__h269987 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[18] &
	     y__h269737 ;
  assign y__h270093 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[19] |
	     y__h270165 ;
  assign y__h270165 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[19] &
	     y__h269915 ;
  assign y__h270271 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[20] |
	     y__h270343 ;
  assign y__h270343 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[20] &
	     y__h270093 ;
  assign y__h270449 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[21] |
	     y__h270521 ;
  assign y__h270521 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[21] &
	     y__h270271 ;
  assign y__h270627 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[22] |
	     y__h270699 ;
  assign y__h270699 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[22] &
	     y__h270449 ;
  assign y__h270805 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[23] |
	     y__h270877 ;
  assign y__h270877 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[23] &
	     y__h270627 ;
  assign y__h270983 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[24] |
	     y__h271055 ;
  assign y__h271055 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[24] &
	     y__h270805 ;
  assign y__h271161 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[25] |
	     y__h271233 ;
  assign y__h271233 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[25] &
	     y__h270983 ;
  assign y__h271339 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[26] |
	     y__h271411 ;
  assign y__h271411 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[26] &
	     y__h271161 ;
  assign y__h271517 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[27] |
	     y__h271589 ;
  assign y__h271589 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[27] &
	     y__h271339 ;
  assign y__h271695 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[28] |
	     y__h271767 ;
  assign y__h271767 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[28] &
	     y__h271517 ;
  assign y__h271873 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[29] |
	     y__h271945 ;
  assign y__h271945 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[29] &
	     y__h271695 ;
  assign y__h272051 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2102[30] |
	     y__h272123 ;
  assign y__h272123 =
	     _0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_reg__ETC___d2100[30] &
	     y__h271873 ;
  assign y__h274549 = x__h274620 | y__h274621 ;
  assign y__h274621 =
	     x__h274372 &
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC__q40[0] ;
  assign y__h274726 = x__h274797 | y__h274798 ;
  assign y__h274798 = x__h274548 & y__h274549 ;
  assign y__h274903 = x__h274974 | y__h274975 ;
  assign y__h274975 = x__h274725 & y__h274726 ;
  assign y__h275080 = x__h275151 | y__h275152 ;
  assign y__h275152 = x__h274902 & y__h274903 ;
  assign y__h275257 = x__h275328 | y__h275329 ;
  assign y__h275329 = x__h275079 & y__h275080 ;
  assign y__h275434 = x__h275505 | y__h275506 ;
  assign y__h275506 = x__h275256 & y__h275257 ;
  assign y__h275611 = x__h275682 | y__h275683 ;
  assign y__h275683 = x__h275433 & y__h275434 ;
  assign y__h275788 = x__h275859 | y__h275860 ;
  assign y__h275860 = x__h275610 & y__h275611 ;
  assign y__h275965 = x__h276036 | y__h276037 ;
  assign y__h276037 = x__h275787 & y__h275788 ;
  assign y__h276142 = x__h276213 | y__h276214 ;
  assign y__h276214 = x__h275964 & y__h275965 ;
  assign y__h276319 = x__h276390 | y__h276391 ;
  assign y__h276391 = x__h276141 & y__h276142 ;
  assign y__h276496 = x__h276567 | y__h276568 ;
  assign y__h276568 = x__h276318 & y__h276319 ;
  assign y__h276673 = x__h276744 | y__h276745 ;
  assign y__h276745 = x__h276495 & y__h276496 ;
  assign y__h276850 = x__h276921 | y__h276922 ;
  assign y__h276922 = x__h276672 & y__h276673 ;
  assign y__h277027 = x__h277098 | y__h277099 ;
  assign y__h277099 = x__h276849 & y__h276850 ;
  assign y__h277204 = x__h277275 | y__h277276 ;
  assign y__h277276 = x__h277026 & y__h277027 ;
  assign y__h277381 = x__h277452 | y__h277453 ;
  assign y__h277453 = x__h277203 & y__h277204 ;
  assign y__h277558 = x__h277629 | y__h277630 ;
  assign y__h277630 = x__h277380 & y__h277381 ;
  assign y__h277735 = x__h277806 | y__h277807 ;
  assign y__h277807 = x__h277557 & y__h277558 ;
  assign y__h277912 = x__h277983 | y__h277984 ;
  assign y__h277984 = x__h277734 & y__h277735 ;
  assign y__h278089 = x__h278160 | y__h278161 ;
  assign y__h278161 = x__h277911 & y__h277912 ;
  assign y__h278266 = x__h278337 | y__h278338 ;
  assign y__h278338 = x__h278088 & y__h278089 ;
  assign y__h278443 = x__h278514 | y__h278515 ;
  assign y__h278515 = x__h278265 & y__h278266 ;
  assign y__h278620 = x__h278691 | y__h278692 ;
  assign y__h278692 = x__h278442 & y__h278443 ;
  assign y__h278797 = x__h278868 | y__h278869 ;
  assign y__h278869 = x__h278619 & y__h278620 ;
  assign y__h278974 = x__h279045 | y__h279046 ;
  assign y__h279046 = x__h278796 & y__h278797 ;
  assign y__h279151 = x__h279222 | y__h279223 ;
  assign y__h279223 = x__h278973 & y__h278974 ;
  assign y__h279328 = x__h279399 | y__h279400 ;
  assign y__h279400 = x__h279150 & y__h279151 ;
  assign y__h279505 = x__h279576 | y__h279577 ;
  assign y__h279577 = x__h279327 & y__h279328 ;
  assign y__h279682 = x__h279753 | y__h279754 ;
  assign y__h279754 = x__h279504 & y__h279505 ;
  assign y__h280096 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[1] |
	     y__h280168 ;
  assign y__h280168 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[1] &
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[0] ;
  assign y__h280274 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[2] |
	     y__h280346 ;
  assign y__h280346 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[2] &
	     y__h280096 ;
  assign y__h280452 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[3] |
	     y__h280524 ;
  assign y__h280524 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[3] &
	     y__h280274 ;
  assign y__h280630 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[4] |
	     y__h280702 ;
  assign y__h280702 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[4] &
	     y__h280452 ;
  assign y__h280808 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[5] |
	     y__h280880 ;
  assign y__h280880 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[5] &
	     y__h280630 ;
  assign y__h280986 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[6] |
	     y__h281058 ;
  assign y__h281058 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[6] &
	     y__h280808 ;
  assign y__h281164 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[7] |
	     y__h281236 ;
  assign y__h281236 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[7] &
	     y__h280986 ;
  assign y__h281342 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[8] |
	     y__h281414 ;
  assign y__h281414 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[8] &
	     y__h281164 ;
  assign y__h281520 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[9] |
	     y__h281592 ;
  assign y__h281592 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[9] &
	     y__h281342 ;
  assign y__h281698 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[10] |
	     y__h281770 ;
  assign y__h281770 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[10] &
	     y__h281520 ;
  assign y__h281876 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[11] |
	     y__h281948 ;
  assign y__h281948 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[11] &
	     y__h281698 ;
  assign y__h282054 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[12] |
	     y__h282126 ;
  assign y__h282126 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[12] &
	     y__h281876 ;
  assign y__h282232 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[13] |
	     y__h282304 ;
  assign y__h282304 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[13] &
	     y__h282054 ;
  assign y__h282410 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[14] |
	     y__h282482 ;
  assign y__h282482 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[14] &
	     y__h282232 ;
  assign y__h282588 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[15] |
	     y__h282660 ;
  assign y__h282660 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[15] &
	     y__h282410 ;
  assign y__h282766 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[16] |
	     y__h282838 ;
  assign y__h282838 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[16] &
	     y__h282588 ;
  assign y__h282944 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[17] |
	     y__h283016 ;
  assign y__h283016 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[17] &
	     y__h282766 ;
  assign y__h283122 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[18] |
	     y__h283194 ;
  assign y__h283194 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[18] &
	     y__h282944 ;
  assign y__h283300 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[19] |
	     y__h283372 ;
  assign y__h283372 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[19] &
	     y__h283122 ;
  assign y__h283478 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[20] |
	     y__h283550 ;
  assign y__h283550 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[20] &
	     y__h283300 ;
  assign y__h283656 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[21] |
	     y__h283728 ;
  assign y__h283728 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[21] &
	     y__h283478 ;
  assign y__h283834 =
	     _0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14_TO_7_ETC___d2407[22] |
	     y__h283906 ;
  assign y__h283906 =
	     INV_0b1_SL_INV_0_CONCAT_reg_operand_a_BITS_14__ETC__q43[22] &
	     y__h283656 ;
  assign y__h285458 =
	     { 31'b0,
	       _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_BI_ETC___d2561 } ;
  assign y__h286736 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[1] |
	     y__h286808 ;
  assign y__h286808 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[1] &
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[0] ;
  assign y__h286914 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[2] |
	     y__h286986 ;
  assign y__h286986 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[2] &
	     y__h286736 ;
  assign y__h287092 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[3] |
	     y__h287164 ;
  assign y__h287164 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[3] &
	     y__h286914 ;
  assign y__h287270 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[4] |
	     y__h287342 ;
  assign y__h287342 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[4] &
	     y__h287092 ;
  assign y__h287448 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[5] |
	     y__h287520 ;
  assign y__h287520 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[5] &
	     y__h287270 ;
  assign y__h287626 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[6] |
	     y__h287698 ;
  assign y__h287698 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[6] &
	     y__h287448 ;
  assign y__h287804 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[7] |
	     y__h287876 ;
  assign y__h287876 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[7] &
	     y__h287626 ;
  assign y__h287982 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[8] |
	     y__h288054 ;
  assign y__h288054 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[8] &
	     y__h287804 ;
  assign y__h288160 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[9] |
	     y__h288232 ;
  assign y__h288232 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[9] &
	     y__h287982 ;
  assign y__h288338 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[10] |
	     y__h288410 ;
  assign y__h288410 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[10] &
	     y__h288160 ;
  assign y__h288516 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[11] |
	     y__h288588 ;
  assign y__h288588 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[11] &
	     y__h288338 ;
  assign y__h288694 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[12] |
	     y__h288766 ;
  assign y__h288766 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[12] &
	     y__h288516 ;
  assign y__h288872 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[13] |
	     y__h288944 ;
  assign y__h288944 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[13] &
	     y__h288694 ;
  assign y__h289050 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[14] |
	     y__h289122 ;
  assign y__h289122 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[14] &
	     y__h288872 ;
  assign y__h289228 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[15] |
	     y__h289300 ;
  assign y__h289300 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[15] &
	     y__h289050 ;
  assign y__h289406 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[16] |
	     y__h289478 ;
  assign y__h289478 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[16] &
	     y__h289228 ;
  assign y__h289584 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[17] |
	     y__h289656 ;
  assign y__h289656 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[17] &
	     y__h289406 ;
  assign y__h289762 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[18] |
	     y__h289834 ;
  assign y__h289834 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[18] &
	     y__h289584 ;
  assign y__h289940 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[19] |
	     y__h290012 ;
  assign y__h290012 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[19] &
	     y__h289762 ;
  assign y__h290118 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[20] |
	     y__h290190 ;
  assign y__h290190 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[20] &
	     y__h289940 ;
  assign y__h290296 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[21] |
	     y__h290368 ;
  assign y__h290368 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[21] &
	     y__h290118 ;
  assign y__h290474 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[22] |
	     y__h290546 ;
  assign y__h290546 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[22] &
	     y__h290296 ;
  assign y__h290652 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[23] |
	     y__h290724 ;
  assign y__h290724 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[23] &
	     y__h290474 ;
  assign y__h290830 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[24] |
	     y__h290902 ;
  assign y__h290902 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[24] &
	     y__h290652 ;
  assign y__h291008 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[25] |
	     y__h291080 ;
  assign y__h291080 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[25] &
	     y__h290830 ;
  assign y__h291186 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[26] |
	     y__h291258 ;
  assign y__h291258 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[26] &
	     y__h291008 ;
  assign y__h291364 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[27] |
	     y__h291436 ;
  assign y__h291436 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[27] &
	     y__h291186 ;
  assign y__h291542 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[28] |
	     y__h291614 ;
  assign y__h291614 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[28] &
	     y__h291364 ;
  assign y__h291720 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[29] |
	     y__h291792 ;
  assign y__h291792 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[29] &
	     y__h291542 ;
  assign y__h291898 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2565[30] |
	     y__h291970 ;
  assign y__h291970 =
	     _1_CONCAT_reg_operand_c_BITS_22_TO_0_053_054_SR_ETC___d2563[30] &
	     y__h291720 ;
  assign y__h293355 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[1] |
	     y__h293427 ;
  assign y__h293427 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[1] &
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[0] ;
  assign y__h293533 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[2] |
	     y__h293605 ;
  assign y__h293605 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[2] &
	     y__h293355 ;
  assign y__h293711 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[3] |
	     y__h293783 ;
  assign y__h293783 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[3] &
	     y__h293533 ;
  assign y__h293889 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[4] |
	     y__h293961 ;
  assign y__h293961 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[4] &
	     y__h293711 ;
  assign y__h294067 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[5] |
	     y__h294139 ;
  assign y__h294139 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[5] &
	     y__h293889 ;
  assign y__h294245 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[6] |
	     y__h294317 ;
  assign y__h294317 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[6] &
	     y__h294067 ;
  assign y__h294423 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[7] |
	     y__h294495 ;
  assign y__h294495 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[7] &
	     y__h294245 ;
  assign y__h294601 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[8] |
	     y__h294673 ;
  assign y__h294673 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[8] &
	     y__h294423 ;
  assign y__h294779 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[9] |
	     y__h294851 ;
  assign y__h294851 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[9] &
	     y__h294601 ;
  assign y__h294957 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[10] |
	     y__h295029 ;
  assign y__h295029 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[10] &
	     y__h294779 ;
  assign y__h295135 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[11] |
	     y__h295207 ;
  assign y__h295207 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[11] &
	     y__h294957 ;
  assign y__h295313 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[12] |
	     y__h295385 ;
  assign y__h295385 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[12] &
	     y__h295135 ;
  assign y__h295491 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[13] |
	     y__h295563 ;
  assign y__h295563 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[13] &
	     y__h295313 ;
  assign y__h295669 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[14] |
	     y__h295741 ;
  assign y__h295741 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[14] &
	     y__h295491 ;
  assign y__h295847 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[15] |
	     y__h295919 ;
  assign y__h295919 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[15] &
	     y__h295669 ;
  assign y__h296025 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[16] |
	     y__h296097 ;
  assign y__h296097 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[16] &
	     y__h295847 ;
  assign y__h296203 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[17] |
	     y__h296275 ;
  assign y__h296275 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[17] &
	     y__h296025 ;
  assign y__h296381 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[18] |
	     y__h296453 ;
  assign y__h296453 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[18] &
	     y__h296203 ;
  assign y__h296559 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[19] |
	     y__h296631 ;
  assign y__h296631 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[19] &
	     y__h296381 ;
  assign y__h296737 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[20] |
	     y__h296809 ;
  assign y__h296809 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[20] &
	     y__h296559 ;
  assign y__h296915 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[21] |
	     y__h296987 ;
  assign y__h296987 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[21] &
	     y__h296737 ;
  assign y__h297093 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[22] |
	     y__h297165 ;
  assign y__h297165 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[22] &
	     y__h296915 ;
  assign y__h297271 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[23] |
	     y__h297343 ;
  assign y__h297343 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[23] &
	     y__h297093 ;
  assign y__h297449 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[24] |
	     y__h297521 ;
  assign y__h297521 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[24] &
	     y__h297271 ;
  assign y__h297627 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[25] |
	     y__h297699 ;
  assign y__h297699 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[25] &
	     y__h297449 ;
  assign y__h297805 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[26] |
	     y__h297877 ;
  assign y__h297877 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[26] &
	     y__h297627 ;
  assign y__h297983 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[27] |
	     y__h298055 ;
  assign y__h298055 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[27] &
	     y__h297805 ;
  assign y__h298161 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[28] |
	     y__h298233 ;
  assign y__h298233 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[28] &
	     y__h297983 ;
  assign y__h298339 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2746[29] |
	     y__h298411 ;
  assign y__h298411 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d2744[29] &
	     y__h298161 ;
  assign y__h300946 =
	     INV_aligned_mantissa_b24581__q51[1] &
	     INV_aligned_mantissa_b24581__q51[0] ;
  assign y__h301121 = INV_aligned_mantissa_b24581__q51[2] & y__h300946 ;
  assign y__h301296 = INV_aligned_mantissa_b24581__q51[3] & y__h301121 ;
  assign y__h301471 = INV_aligned_mantissa_b24581__q51[4] & y__h301296 ;
  assign y__h301646 = INV_aligned_mantissa_b24581__q51[5] & y__h301471 ;
  assign y__h301821 = INV_aligned_mantissa_b24581__q51[6] & y__h301646 ;
  assign y__h301996 = INV_aligned_mantissa_b24581__q51[7] & y__h301821 ;
  assign y__h302171 = INV_aligned_mantissa_b24581__q51[8] & y__h301996 ;
  assign y__h302346 = INV_aligned_mantissa_b24581__q51[9] & y__h302171 ;
  assign y__h302521 = INV_aligned_mantissa_b24581__q51[10] & y__h302346 ;
  assign y__h302696 = INV_aligned_mantissa_b24581__q51[11] & y__h302521 ;
  assign y__h302871 = INV_aligned_mantissa_b24581__q51[12] & y__h302696 ;
  assign y__h303046 = INV_aligned_mantissa_b24581__q51[13] & y__h302871 ;
  assign y__h303221 = INV_aligned_mantissa_b24581__q51[14] & y__h303046 ;
  assign y__h303396 = INV_aligned_mantissa_b24581__q51[15] & y__h303221 ;
  assign y__h303571 = INV_aligned_mantissa_b24581__q51[16] & y__h303396 ;
  assign y__h303746 = INV_aligned_mantissa_b24581__q51[17] & y__h303571 ;
  assign y__h303921 = INV_aligned_mantissa_b24581__q51[18] & y__h303746 ;
  assign y__h304096 = INV_aligned_mantissa_b24581__q51[19] & y__h303921 ;
  assign y__h304271 = INV_aligned_mantissa_b24581__q51[20] & y__h304096 ;
  assign y__h304446 = INV_aligned_mantissa_b24581__q51[21] & y__h304271 ;
  assign y__h304621 = INV_aligned_mantissa_b24581__q51[22] & y__h304446 ;
  assign y__h304796 = INV_aligned_mantissa_b24581__q51[23] & y__h304621 ;
  assign y__h304971 = INV_aligned_mantissa_b24581__q51[24] & y__h304796 ;
  assign y__h305146 = INV_aligned_mantissa_b24581__q51[25] & y__h304971 ;
  assign y__h305321 = INV_aligned_mantissa_b24581__q51[26] & y__h305146 ;
  assign y__h305496 = INV_aligned_mantissa_b24581__q51[27] & y__h305321 ;
  assign y__h305671 = INV_aligned_mantissa_b24581__q51[28] & y__h305496 ;
  assign y__h305846 = INV_aligned_mantissa_b24581__q51[29] & y__h305671 ;
  assign y__h306021 = INV_aligned_mantissa_b24581__q51[30] & y__h305846 ;
  assign y__h306420 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[1] |
	     y__h306492 ;
  assign y__h306492 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[1] &
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[0] ;
  assign y__h306598 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[2] |
	     y__h306670 ;
  assign y__h306670 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[2] &
	     y__h306420 ;
  assign y__h306776 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[3] |
	     y__h306848 ;
  assign y__h306848 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[3] &
	     y__h306598 ;
  assign y__h306954 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[4] |
	     y__h307026 ;
  assign y__h307026 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[4] &
	     y__h306776 ;
  assign y__h307132 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[5] |
	     y__h307204 ;
  assign y__h307204 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[5] &
	     y__h306954 ;
  assign y__h307310 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[6] |
	     y__h307382 ;
  assign y__h307382 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[6] &
	     y__h307132 ;
  assign y__h307488 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[7] |
	     y__h307560 ;
  assign y__h307560 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[7] &
	     y__h307310 ;
  assign y__h307666 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[8] |
	     y__h307738 ;
  assign y__h307738 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[8] &
	     y__h307488 ;
  assign y__h307844 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[9] |
	     y__h307916 ;
  assign y__h307916 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[9] &
	     y__h307666 ;
  assign y__h308022 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[10] |
	     y__h308094 ;
  assign y__h308094 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[10] &
	     y__h307844 ;
  assign y__h308200 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[11] |
	     y__h308272 ;
  assign y__h308272 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[11] &
	     y__h308022 ;
  assign y__h308378 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[12] |
	     y__h308450 ;
  assign y__h308450 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[12] &
	     y__h308200 ;
  assign y__h308556 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[13] |
	     y__h308628 ;
  assign y__h308628 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[13] &
	     y__h308378 ;
  assign y__h308734 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[14] |
	     y__h308806 ;
  assign y__h308806 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[14] &
	     y__h308556 ;
  assign y__h308912 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[15] |
	     y__h308984 ;
  assign y__h308984 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[15] &
	     y__h308734 ;
  assign y__h309090 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[16] |
	     y__h309162 ;
  assign y__h309162 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[16] &
	     y__h308912 ;
  assign y__h309268 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[17] |
	     y__h309340 ;
  assign y__h309340 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[17] &
	     y__h309090 ;
  assign y__h309446 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[18] |
	     y__h309518 ;
  assign y__h309518 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[18] &
	     y__h309268 ;
  assign y__h309624 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[19] |
	     y__h309696 ;
  assign y__h309696 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[19] &
	     y__h309446 ;
  assign y__h309802 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[20] |
	     y__h309874 ;
  assign y__h309874 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[20] &
	     y__h309624 ;
  assign y__h309980 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[21] |
	     y__h310052 ;
  assign y__h310052 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[21] &
	     y__h309802 ;
  assign y__h310158 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[22] |
	     y__h310230 ;
  assign y__h310230 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[22] &
	     y__h309980 ;
  assign y__h310336 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[23] |
	     y__h310408 ;
  assign y__h310408 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[23] &
	     y__h310158 ;
  assign y__h310514 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[24] |
	     y__h310586 ;
  assign y__h310586 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[24] &
	     y__h310336 ;
  assign y__h310692 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[25] |
	     y__h310764 ;
  assign y__h310764 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[25] &
	     y__h310514 ;
  assign y__h310870 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[26] |
	     y__h310942 ;
  assign y__h310942 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[26] &
	     y__h310692 ;
  assign y__h311048 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[27] |
	     y__h311120 ;
  assign y__h311120 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[27] &
	     y__h310870 ;
  assign y__h311226 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[28] |
	     y__h311298 ;
  assign y__h311298 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[28] &
	     y__h311048 ;
  assign y__h311404 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3316[29] |
	     y__h311476 ;
  assign y__h311476 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3314[29] &
	     y__h311226 ;
  assign y__h314011 =
	     INV_aligned_mantissa_a24579__q48[1] &
	     INV_aligned_mantissa_a24579__q48[0] ;
  assign y__h314186 = INV_aligned_mantissa_a24579__q48[2] & y__h314011 ;
  assign y__h314361 = INV_aligned_mantissa_a24579__q48[3] & y__h314186 ;
  assign y__h314536 = INV_aligned_mantissa_a24579__q48[4] & y__h314361 ;
  assign y__h314711 = INV_aligned_mantissa_a24579__q48[5] & y__h314536 ;
  assign y__h314886 = INV_aligned_mantissa_a24579__q48[6] & y__h314711 ;
  assign y__h315061 = INV_aligned_mantissa_a24579__q48[7] & y__h314886 ;
  assign y__h315236 = INV_aligned_mantissa_a24579__q48[8] & y__h315061 ;
  assign y__h315411 = INV_aligned_mantissa_a24579__q48[9] & y__h315236 ;
  assign y__h315586 = INV_aligned_mantissa_a24579__q48[10] & y__h315411 ;
  assign y__h315761 = INV_aligned_mantissa_a24579__q48[11] & y__h315586 ;
  assign y__h315936 = INV_aligned_mantissa_a24579__q48[12] & y__h315761 ;
  assign y__h316111 = INV_aligned_mantissa_a24579__q48[13] & y__h315936 ;
  assign y__h316286 = INV_aligned_mantissa_a24579__q48[14] & y__h316111 ;
  assign y__h316461 = INV_aligned_mantissa_a24579__q48[15] & y__h316286 ;
  assign y__h31659 =
	     { 20'd0,
	       IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_reg_o_ETC___d3825,
	       4'd0 } ;
  assign y__h316636 = INV_aligned_mantissa_a24579__q48[16] & y__h316461 ;
  assign y__h316811 = INV_aligned_mantissa_a24579__q48[17] & y__h316636 ;
  assign y__h316986 = INV_aligned_mantissa_a24579__q48[18] & y__h316811 ;
  assign y__h317161 = INV_aligned_mantissa_a24579__q48[19] & y__h316986 ;
  assign y__h317336 = INV_aligned_mantissa_a24579__q48[20] & y__h317161 ;
  assign y__h317511 = INV_aligned_mantissa_a24579__q48[21] & y__h317336 ;
  assign y__h317686 = INV_aligned_mantissa_a24579__q48[22] & y__h317511 ;
  assign y__h317861 = INV_aligned_mantissa_a24579__q48[23] & y__h317686 ;
  assign y__h318036 = INV_aligned_mantissa_a24579__q48[24] & y__h317861 ;
  assign y__h318211 = INV_aligned_mantissa_a24579__q48[25] & y__h318036 ;
  assign y__h318386 = INV_aligned_mantissa_a24579__q48[26] & y__h318211 ;
  assign y__h318561 = INV_aligned_mantissa_a24579__q48[27] & y__h318386 ;
  assign y__h318736 = INV_aligned_mantissa_a24579__q48[28] & y__h318561 ;
  assign y__h318911 = INV_aligned_mantissa_a24579__q48[29] & y__h318736 ;
  assign y__h319086 = INV_aligned_mantissa_a24579__q48[30] & y__h318911 ;
  assign y__h319485 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[1] |
	     y__h319557 ;
  assign y__h319557 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[1] &
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[0] ;
  assign y__h319663 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[2] |
	     y__h319735 ;
  assign y__h319735 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[2] &
	     y__h319485 ;
  assign y__h319841 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[3] |
	     y__h319913 ;
  assign y__h319913 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[3] &
	     y__h319663 ;
  assign y__h320019 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[4] |
	     y__h320091 ;
  assign y__h320091 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[4] &
	     y__h319841 ;
  assign y__h320197 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[5] |
	     y__h320269 ;
  assign y__h320269 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[5] &
	     y__h320019 ;
  assign y__h320375 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[6] |
	     y__h320447 ;
  assign y__h320447 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[6] &
	     y__h320197 ;
  assign y__h320553 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[7] |
	     y__h320625 ;
  assign y__h320625 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[7] &
	     y__h320375 ;
  assign y__h320731 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[8] |
	     y__h320803 ;
  assign y__h320803 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[8] &
	     y__h320553 ;
  assign y__h320909 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[9] |
	     y__h320981 ;
  assign y__h320981 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[9] &
	     y__h320731 ;
  assign y__h321087 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[10] |
	     y__h321159 ;
  assign y__h321159 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[10] &
	     y__h320909 ;
  assign y__h321265 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[11] |
	     y__h321337 ;
  assign y__h321337 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[11] &
	     y__h321087 ;
  assign y__h321443 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[12] |
	     y__h321515 ;
  assign y__h321515 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[12] &
	     y__h321265 ;
  assign y__h321621 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[13] |
	     y__h321693 ;
  assign y__h321693 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[13] &
	     y__h321443 ;
  assign y__h321799 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[14] |
	     y__h321871 ;
  assign y__h321871 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[14] &
	     y__h321621 ;
  assign y__h321977 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[15] |
	     y__h322049 ;
  assign y__h322049 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[15] &
	     y__h321799 ;
  assign y__h322155 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[16] |
	     y__h322227 ;
  assign y__h322227 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[16] &
	     y__h321977 ;
  assign y__h322333 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[17] |
	     y__h322405 ;
  assign y__h322405 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[17] &
	     y__h322155 ;
  assign y__h322511 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[18] |
	     y__h322583 ;
  assign y__h322583 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[18] &
	     y__h322333 ;
  assign y__h322689 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[19] |
	     y__h322761 ;
  assign y__h322761 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[19] &
	     y__h322511 ;
  assign y__h322867 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[20] |
	     y__h322939 ;
  assign y__h322939 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[20] &
	     y__h322689 ;
  assign y__h323045 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[21] |
	     y__h323117 ;
  assign y__h323117 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[21] &
	     y__h322867 ;
  assign y__h323223 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[22] |
	     y__h323295 ;
  assign y__h323295 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[22] &
	     y__h323045 ;
  assign y__h323401 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[23] |
	     y__h323473 ;
  assign y__h323473 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[23] &
	     y__h323223 ;
  assign y__h323579 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[24] |
	     y__h323651 ;
  assign y__h323651 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[24] &
	     y__h323401 ;
  assign y__h323757 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[25] |
	     y__h323829 ;
  assign y__h323829 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[25] &
	     y__h323579 ;
  assign y__h323935 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[26] |
	     y__h324007 ;
  assign y__h324007 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[26] &
	     y__h323757 ;
  assign y__h324113 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[27] |
	     y__h324185 ;
  assign y__h324185 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[27] &
	     y__h323935 ;
  assign y__h324291 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[28] |
	     y__h324363 ;
  assign y__h324363 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[28] &
	     y__h324113 ;
  assign y__h324469 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3031[29] |
	     y__h324541 ;
  assign y__h324541 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3029[29] &
	     y__h324291 ;
  assign y__h326162 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[1] |
	     y__h326233 ;
  assign y__h326233 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[1] &
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[0] ;
  assign y__h326337 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[2] |
	     y__h326408 ;
  assign y__h326408 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[2] &
	     y__h326162 ;
  assign y__h326512 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[3] |
	     y__h326583 ;
  assign y__h326583 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[3] &
	     y__h326337 ;
  assign y__h326687 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[4] |
	     y__h326758 ;
  assign y__h326758 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[4] &
	     y__h326512 ;
  assign y__h326862 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[5] |
	     y__h326933 ;
  assign y__h326933 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[5] &
	     y__h326687 ;
  assign y__h327037 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[6] |
	     y__h327108 ;
  assign y__h327108 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[6] &
	     y__h326862 ;
  assign y__h327212 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[7] |
	     y__h327283 ;
  assign y__h327283 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[7] &
	     y__h327037 ;
  assign y__h327387 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[8] |
	     y__h327458 ;
  assign y__h327458 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[8] &
	     y__h327212 ;
  assign y__h327562 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[9] |
	     y__h327633 ;
  assign y__h327633 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[9] &
	     y__h327387 ;
  assign y__h327737 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[10] |
	     y__h327808 ;
  assign y__h327808 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[10] &
	     y__h327562 ;
  assign y__h327912 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[11] |
	     y__h327983 ;
  assign y__h327983 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[11] &
	     y__h327737 ;
  assign y__h328087 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[12] |
	     y__h328158 ;
  assign y__h328158 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[12] &
	     y__h327912 ;
  assign y__h328262 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[13] |
	     y__h328333 ;
  assign y__h328333 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[13] &
	     y__h328087 ;
  assign y__h328437 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[14] |
	     y__h328508 ;
  assign y__h328508 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[14] &
	     y__h328262 ;
  assign y__h328612 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[15] |
	     y__h328683 ;
  assign y__h328683 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[15] &
	     y__h328437 ;
  assign y__h328787 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[16] |
	     y__h328858 ;
  assign y__h328858 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[16] &
	     y__h328612 ;
  assign y__h328962 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[17] |
	     y__h329033 ;
  assign y__h329033 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[17] &
	     y__h328787 ;
  assign y__h329137 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[18] |
	     y__h329208 ;
  assign y__h329208 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[18] &
	     y__h328962 ;
  assign y__h329312 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[19] |
	     y__h329383 ;
  assign y__h329383 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[19] &
	     y__h329137 ;
  assign y__h329487 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[20] |
	     y__h329558 ;
  assign y__h329558 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[20] &
	     y__h329312 ;
  assign y__h329662 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3491[21] |
	     y__h329733 ;
  assign y__h329733 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[21] &
	     y__h329487 ;
  assign y__h329908 =
	     IF_reg_operand_a_BIT_15_XOR_reg_operand_b_BIT__ETC___d3493[22] &
	     y__h329662 ;
  assign y__h333618 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[1] &
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[0] ;
  assign y__h333793 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[2] &
	     y__h333618 ;
  assign y__h333968 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[3] &
	     y__h333793 ;
  assign y__h334143 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[4] &
	     y__h333968 ;
  assign y__h334318 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[5] &
	     y__h334143 ;
  assign y__h334493 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[6] &
	     y__h334318 ;
  assign y__h334668 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[7] &
	     y__h334493 ;
  assign y__h339093 =
	     x__h338916 &
	     IF_INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7__ETC__q66[0] ;
  assign y__h339268 = x__h339092 & y__h339093 ;
  assign y__h339443 = x__h339267 & y__h339268 ;
  assign y__h339618 = x__h339442 & y__h339443 ;
  assign y__h339793 = x__h339617 & y__h339618 ;
  assign y__h339968 = x__h339792 & y__h339793 ;
  assign y__h340143 = x__h339967 & y__h339968 ;
  assign y__h340318 = y__h334668 & y__h340143 ;
  assign y__h345609 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[1] |
	     y__h345681 ;
  assign y__h345681 =
	     INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[1] &
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[0] ;
  assign y__h345786 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[2] |
	     y__h345858 ;
  assign y__h345858 =
	     INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[2] &
	     y__h345609 ;
  assign y__h345963 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[3] |
	     y__h346035 ;
  assign y__h346035 =
	     INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[3] &
	     y__h345786 ;
  assign y__h346140 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[4] |
	     y__h346212 ;
  assign y__h346212 =
	     INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[4] &
	     y__h345963 ;
  assign y__h346317 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[5] |
	     y__h346389 ;
  assign y__h346389 =
	     INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[5] &
	     y__h346140 ;
  assign y__h346494 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[6] |
	     y__h346566 ;
  assign y__h346566 =
	     INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[6] &
	     y__h346317 ;
  assign y__h346743 =
	     INV_IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_X_ETC__q64[7] &
	     y__h346494 ;
  assign y__h350742 =
	     IF_0_CONCAT_reg_operand_a_BITS_14_TO_7_1_XOR_r_ETC___d3624[7] |
	     y__h346743 ;
  assign y__h3693 =
	     SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[1] &
	     SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[0] ;
  assign y__h3868 =
	     SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[2] &
	     y__h3693 ;
  assign y__h39231 =
	     { 21'd0,
	       IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_reg_o_ETC___d3825,
	       3'd0 } ;
  assign y__h4043 =
	     SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[3] &
	     y__h3868 ;
  assign y__h4218 =
	     SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[4] &
	     y__h4043 ;
  assign y__h4393 =
	     SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[5] &
	     y__h4218 ;
  assign y__h4568 =
	     SEXT_INV_reg_operand_b_BITS_7_TO_0_750_751___d3752[6] &
	     y__h4393 ;
  assign y__h46803 =
	     { 22'd0,
	       IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_reg_o_ETC___d3825,
	       2'd0 } ;
  assign y__h54375 =
	     { 23'd0,
	       IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_reg_o_ETC___d3825,
	       1'd0 } ;
  assign y__h64248 =
	     SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[1] &
	     SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[0] ;
  assign y__h64423 =
	     SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[2] &
	     y__h64248 ;
  assign y__h64598 =
	     SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[3] &
	     y__h64423 ;
  assign y__h64773 =
	     SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[4] &
	     y__h64598 ;
  assign y__h64948 =
	     SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[5] &
	     y__h64773 ;
  assign y__h65123 =
	     SEXT_INV_reg_operand_a_BITS_7_TO_0_792_793___d3794[6] &
	     y__h64948 ;
  assign y__h74978 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[1] |
	     y__h75050 ;
  assign y__h75050 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[1] &
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[0] ;
  assign y__h75156 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[2] |
	     y__h75228 ;
  assign y__h75228 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[2] &
	     y__h74978 ;
  assign y__h75334 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[3] |
	     y__h75406 ;
  assign y__h75406 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[3] &
	     y__h75156 ;
  assign y__h75512 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[4] |
	     y__h75584 ;
  assign y__h75584 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[4] &
	     y__h75334 ;
  assign y__h75690 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[5] |
	     y__h75762 ;
  assign y__h75762 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[5] &
	     y__h75512 ;
  assign y__h75868 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[6] |
	     y__h75940 ;
  assign y__h75940 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[6] &
	     y__h75690 ;
  assign y__h76046 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[7] |
	     y__h76118 ;
  assign y__h76118 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[7] &
	     y__h75868 ;
  assign y__h76224 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[8] |
	     y__h76296 ;
  assign y__h76296 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[8] &
	     y__h76046 ;
  assign y__h76402 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[9] |
	     y__h76474 ;
  assign y__h76474 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[9] &
	     y__h76224 ;
  assign y__h76580 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[10] |
	     y__h76652 ;
  assign y__h76652 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[10] &
	     y__h76402 ;
  assign y__h76758 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[11] |
	     y__h76830 ;
  assign y__h76830 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[11] &
	     y__h76580 ;
  assign y__h76936 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[12] |
	     y__h77008 ;
  assign y__h77008 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[12] &
	     y__h76758 ;
  assign y__h77114 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[13] |
	     y__h77186 ;
  assign y__h77186 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[13] &
	     y__h76936 ;
  assign y__h77292 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[14] |
	     y__h77364 ;
  assign y__h77364 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[14] &
	     y__h77114 ;
  assign y__h77470 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[15] |
	     y__h77542 ;
  assign y__h77542 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[15] &
	     y__h77292 ;
  assign y__h77648 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[16] |
	     y__h77720 ;
  assign y__h77720 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[16] &
	     y__h77470 ;
  assign y__h77826 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[17] |
	     y__h77898 ;
  assign y__h77898 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[17] &
	     y__h77648 ;
  assign y__h78004 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[18] |
	     y__h78076 ;
  assign y__h78076 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[18] &
	     y__h77826 ;
  assign y__h78182 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[19] |
	     y__h78254 ;
  assign y__h78254 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[19] &
	     y__h78004 ;
  assign y__h78360 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[20] |
	     y__h78432 ;
  assign y__h78432 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[20] &
	     y__h78182 ;
  assign y__h78538 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[21] |
	     y__h78610 ;
  assign y__h78610 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[21] &
	     y__h78360 ;
  assign y__h78716 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[22] |
	     y__h78788 ;
  assign y__h78788 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[22] &
	     y__h78538 ;
  assign y__h78894 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[23] |
	     y__h78966 ;
  assign y__h78966 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[23] &
	     y__h78716 ;
  assign y__h79072 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[24] |
	     y__h79144 ;
  assign y__h79144 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[24] &
	     y__h78894 ;
  assign y__h79250 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[25] |
	     y__h79322 ;
  assign y__h79322 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[25] &
	     y__h79072 ;
  assign y__h79428 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[26] |
	     y__h79500 ;
  assign y__h79500 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[26] &
	     y__h79250 ;
  assign y__h79606 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[27] |
	     y__h79678 ;
  assign y__h79678 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[27] &
	     y__h79428 ;
  assign y__h79784 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[28] |
	     y__h79856 ;
  assign y__h79856 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[28] &
	     y__h79606 ;
  assign y__h79962 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[29] |
	     y__h80034 ;
  assign y__h80034 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[29] &
	     y__h79784 ;
  assign y__h80140 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3835[30] |
	     y__h80212 ;
  assign y__h80212 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d3833[30] &
	     y__h79962 ;
  assign y__h80546 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[1] |
	     y__h80618 ;
  assign y__h80618 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[1] &
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[0] ;
  assign y__h80724 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[2] |
	     y__h80796 ;
  assign y__h80796 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[2] &
	     y__h80546 ;
  assign y__h80902 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[3] |
	     y__h80974 ;
  assign y__h80974 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[3] &
	     y__h80724 ;
  assign y__h81080 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[4] |
	     y__h81152 ;
  assign y__h81152 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[4] &
	     y__h80902 ;
  assign y__h81258 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[5] |
	     y__h81330 ;
  assign y__h81330 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[5] &
	     y__h81080 ;
  assign y__h81436 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[6] |
	     y__h81508 ;
  assign y__h81508 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[6] &
	     y__h81258 ;
  assign y__h81614 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[7] |
	     y__h81686 ;
  assign y__h81686 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[7] &
	     y__h81436 ;
  assign y__h81792 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[8] |
	     y__h81864 ;
  assign y__h81864 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[8] &
	     y__h81614 ;
  assign y__h81970 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[9] |
	     y__h82042 ;
  assign y__h82042 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[9] &
	     y__h81792 ;
  assign y__h82148 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[10] |
	     y__h82220 ;
  assign y__h82220 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[10] &
	     y__h81970 ;
  assign y__h82326 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[11] |
	     y__h82398 ;
  assign y__h82398 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[11] &
	     y__h82148 ;
  assign y__h82504 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[12] |
	     y__h82576 ;
  assign y__h82576 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[12] &
	     y__h82326 ;
  assign y__h82682 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[13] |
	     y__h82754 ;
  assign y__h82754 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[13] &
	     y__h82504 ;
  assign y__h82860 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[14] |
	     y__h82932 ;
  assign y__h82932 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[14] &
	     y__h82682 ;
  assign y__h83038 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[15] |
	     y__h83110 ;
  assign y__h83110 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[15] &
	     y__h82860 ;
  assign y__h83216 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[16] |
	     y__h83288 ;
  assign y__h83288 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[16] &
	     y__h83038 ;
  assign y__h83394 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[17] |
	     y__h83466 ;
  assign y__h83466 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[17] &
	     y__h83216 ;
  assign y__h83572 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[18] |
	     y__h83644 ;
  assign y__h83644 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[18] &
	     y__h83394 ;
  assign y__h83750 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[19] |
	     y__h83822 ;
  assign y__h83822 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[19] &
	     y__h83572 ;
  assign y__h83928 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[20] |
	     y__h84000 ;
  assign y__h84000 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[20] &
	     y__h83750 ;
  assign y__h84106 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[21] |
	     y__h84178 ;
  assign y__h84178 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[21] &
	     y__h83928 ;
  assign y__h84284 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[22] |
	     y__h84356 ;
  assign y__h84356 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[22] &
	     y__h84106 ;
  assign y__h84462 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[23] |
	     y__h84534 ;
  assign y__h84534 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[23] &
	     y__h84284 ;
  assign y__h84640 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[24] |
	     y__h84712 ;
  assign y__h84712 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[24] &
	     y__h84462 ;
  assign y__h84818 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[25] |
	     y__h84890 ;
  assign y__h84890 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[25] &
	     y__h84640 ;
  assign y__h84996 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[26] |
	     y__h85068 ;
  assign y__h85068 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[26] &
	     y__h84818 ;
  assign y__h85174 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[27] |
	     y__h85246 ;
  assign y__h85246 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[27] &
	     y__h84996 ;
  assign y__h85352 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[28] |
	     y__h85424 ;
  assign y__h85424 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[28] &
	     y__h85174 ;
  assign y__h85530 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[29] |
	     y__h85602 ;
  assign y__h85602 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[29] &
	     y__h85352 ;
  assign y__h85708 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4013[30] |
	     y__h85780 ;
  assign y__h85780 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4011[30] &
	     y__h85530 ;
  assign y__h86114 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[1] |
	     y__h86186 ;
  assign y__h86186 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[1] &
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[0] ;
  assign y__h86292 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[2] |
	     y__h86364 ;
  assign y__h86364 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[2] &
	     y__h86114 ;
  assign y__h86470 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[3] |
	     y__h86542 ;
  assign y__h86542 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[3] &
	     y__h86292 ;
  assign y__h86648 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[4] |
	     y__h86720 ;
  assign y__h86720 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[4] &
	     y__h86470 ;
  assign y__h86826 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[5] |
	     y__h86898 ;
  assign y__h86898 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[5] &
	     y__h86648 ;
  assign y__h87004 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[6] |
	     y__h87076 ;
  assign y__h87076 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[6] &
	     y__h86826 ;
  assign y__h87182 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[7] |
	     y__h87254 ;
  assign y__h87254 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[7] &
	     y__h87004 ;
  assign y__h87360 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[8] |
	     y__h87432 ;
  assign y__h87432 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[8] &
	     y__h87182 ;
  assign y__h87538 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[9] |
	     y__h87610 ;
  assign y__h87610 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[9] &
	     y__h87360 ;
  assign y__h87716 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[10] |
	     y__h87788 ;
  assign y__h87788 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[10] &
	     y__h87538 ;
  assign y__h87894 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[11] |
	     y__h87966 ;
  assign y__h87966 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[11] &
	     y__h87716 ;
  assign y__h88072 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[12] |
	     y__h88144 ;
  assign y__h88144 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[12] &
	     y__h87894 ;
  assign y__h88250 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[13] |
	     y__h88322 ;
  assign y__h88322 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[13] &
	     y__h88072 ;
  assign y__h88428 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[14] |
	     y__h88500 ;
  assign y__h88500 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[14] &
	     y__h88250 ;
  assign y__h88606 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[15] |
	     y__h88678 ;
  assign y__h88678 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[15] &
	     y__h88428 ;
  assign y__h88784 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[16] |
	     y__h88856 ;
  assign y__h88856 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[16] &
	     y__h88606 ;
  assign y__h88962 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[17] |
	     y__h89034 ;
  assign y__h89034 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[17] &
	     y__h88784 ;
  assign y__h89140 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[18] |
	     y__h89212 ;
  assign y__h89212 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[18] &
	     y__h88962 ;
  assign y__h89318 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[19] |
	     y__h89390 ;
  assign y__h89390 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[19] &
	     y__h89140 ;
  assign y__h8943 =
	     { 17'd0,
	       IF_reg_operand_a_BIT_7_747_THEN_SEXT_INV_reg_o_ETC___d3825,
	       7'd0 } ;
  assign y__h89496 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[20] |
	     y__h89568 ;
  assign y__h89568 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[20] &
	     y__h89318 ;
  assign y__h89674 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[21] |
	     y__h89746 ;
  assign y__h89746 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[21] &
	     y__h89496 ;
  assign y__h89852 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[22] |
	     y__h89924 ;
  assign y__h89924 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[22] &
	     y__h89674 ;
  assign y__h90030 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[23] |
	     y__h90102 ;
  assign y__h90102 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[23] &
	     y__h89852 ;
  assign y__h90208 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[24] |
	     y__h90280 ;
  assign y__h90280 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[24] &
	     y__h90030 ;
  assign y__h90386 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[25] |
	     y__h90458 ;
  assign y__h90458 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[25] &
	     y__h90208 ;
  assign y__h90564 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[26] |
	     y__h90636 ;
  assign y__h90636 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[26] &
	     y__h90386 ;
  assign y__h90742 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[27] |
	     y__h90814 ;
  assign y__h90814 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[27] &
	     y__h90564 ;
  assign y__h90920 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[28] |
	     y__h90992 ;
  assign y__h90992 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[28] &
	     y__h90742 ;
  assign y__h91098 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[29] |
	     y__h91170 ;
  assign y__h91170 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[29] &
	     y__h90920 ;
  assign y__h91276 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4191[30] |
	     y__h91348 ;
  assign y__h91348 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4189[30] &
	     y__h91098 ;
  assign y__h91682 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[1] |
	     y__h91754 ;
  assign y__h91754 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[1] &
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[0] ;
  assign y__h91860 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[2] |
	     y__h91932 ;
  assign y__h91932 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[2] &
	     y__h91682 ;
  assign y__h92038 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[3] |
	     y__h92110 ;
  assign y__h92110 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[3] &
	     y__h91860 ;
  assign y__h92216 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[4] |
	     y__h92288 ;
  assign y__h92288 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[4] &
	     y__h92038 ;
  assign y__h92394 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[5] |
	     y__h92466 ;
  assign y__h92466 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[5] &
	     y__h92216 ;
  assign y__h92572 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[6] |
	     y__h92644 ;
  assign y__h92644 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[6] &
	     y__h92394 ;
  assign y__h92750 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[7] |
	     y__h92822 ;
  assign y__h92822 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[7] &
	     y__h92572 ;
  assign y__h92928 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[8] |
	     y__h93000 ;
  assign y__h93000 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[8] &
	     y__h92750 ;
  assign y__h93106 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[9] |
	     y__h93178 ;
  assign y__h93178 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[9] &
	     y__h92928 ;
  assign y__h93284 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[10] |
	     y__h93356 ;
  assign y__h93356 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[10] &
	     y__h93106 ;
  assign y__h93462 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[11] |
	     y__h93534 ;
  assign y__h93534 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[11] &
	     y__h93284 ;
  assign y__h93640 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[12] |
	     y__h93712 ;
  assign y__h93712 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[12] &
	     y__h93462 ;
  assign y__h93818 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[13] |
	     y__h93890 ;
  assign y__h93890 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[13] &
	     y__h93640 ;
  assign y__h93996 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[14] |
	     y__h94068 ;
  assign y__h94068 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[14] &
	     y__h93818 ;
  assign y__h94174 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[15] |
	     y__h94246 ;
  assign y__h94246 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[15] &
	     y__h93996 ;
  assign y__h94352 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[16] |
	     y__h94424 ;
  assign y__h94424 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[16] &
	     y__h94174 ;
  assign y__h94530 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[17] |
	     y__h94602 ;
  assign y__h94602 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[17] &
	     y__h94352 ;
  assign y__h94708 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[18] |
	     y__h94780 ;
  assign y__h94780 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[18] &
	     y__h94530 ;
  assign y__h94886 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[19] |
	     y__h94958 ;
  assign y__h94958 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[19] &
	     y__h94708 ;
  assign y__h95064 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[20] |
	     y__h95136 ;
  assign y__h95136 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[20] &
	     y__h94886 ;
  assign y__h95242 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[21] |
	     y__h95314 ;
  assign y__h95314 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[21] &
	     y__h95064 ;
  assign y__h95420 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[22] |
	     y__h95492 ;
  assign y__h95492 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[22] &
	     y__h95242 ;
  assign y__h95598 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[23] |
	     y__h95670 ;
  assign y__h95670 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[23] &
	     y__h95420 ;
  assign y__h95776 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[24] |
	     y__h95848 ;
  assign y__h95848 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[24] &
	     y__h95598 ;
  assign y__h95954 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[25] |
	     y__h96026 ;
  assign y__h96026 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[25] &
	     y__h95776 ;
  assign y__h96132 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[26] |
	     y__h96204 ;
  assign y__h96204 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[26] &
	     y__h95954 ;
  assign y__h96310 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[27] |
	     y__h96382 ;
  assign y__h96382 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[27] &
	     y__h96132 ;
  assign y__h96488 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[28] |
	     y__h96560 ;
  assign y__h96560 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[28] &
	     y__h96310 ;
  assign y__h96666 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[29] |
	     y__h96738 ;
  assign y__h96738 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[29] &
	     y__h96488 ;
  assign y__h96844 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4369[30] |
	     y__h96916 ;
  assign y__h96916 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4367[30] &
	     y__h96666 ;
  assign y__h97250 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[1] |
	     y__h97322 ;
  assign y__h97322 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[1] &
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[0] ;
  assign y__h97428 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[2] |
	     y__h97500 ;
  assign y__h97500 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[2] &
	     y__h97250 ;
  assign y__h97606 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[3] |
	     y__h97678 ;
  assign y__h97678 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[3] &
	     y__h97428 ;
  assign y__h97784 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[4] |
	     y__h97856 ;
  assign y__h97856 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[4] &
	     y__h97606 ;
  assign y__h97962 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[5] |
	     y__h98034 ;
  assign y__h98034 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[5] &
	     y__h97784 ;
  assign y__h98140 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[6] |
	     y__h98212 ;
  assign y__h98212 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[6] &
	     y__h97962 ;
  assign y__h98318 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[7] |
	     y__h98390 ;
  assign y__h98390 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[7] &
	     y__h98140 ;
  assign y__h98496 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[8] |
	     y__h98568 ;
  assign y__h98568 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[8] &
	     y__h98318 ;
  assign y__h98674 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[9] |
	     y__h98746 ;
  assign y__h98746 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[9] &
	     y__h98496 ;
  assign y__h98852 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[10] |
	     y__h98924 ;
  assign y__h98924 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[10] &
	     y__h98674 ;
  assign y__h99030 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[11] |
	     y__h99102 ;
  assign y__h99102 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[11] &
	     y__h98852 ;
  assign y__h99208 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[12] |
	     y__h99280 ;
  assign y__h99280 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[12] &
	     y__h99030 ;
  assign y__h99386 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[13] |
	     y__h99458 ;
  assign y__h99458 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[13] &
	     y__h99208 ;
  assign y__h99564 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[14] |
	     y__h99636 ;
  assign y__h99636 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[14] &
	     y__h99386 ;
  assign y__h99742 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[15] |
	     y__h99814 ;
  assign y__h99814 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[15] &
	     y__h99564 ;
  assign y__h99920 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4547[16] |
	     y__h99992 ;
  assign y__h99992 =
	     IF_IF_reg_operand_b_BIT_7_748_THEN_SEXT_INV_re_ETC___d4545[16] &
	     y__h99742 ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        reg_input_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	reg_mode_fp <= `BSV_ASSIGNMENT_DELAY 1'd0;
	reg_operand_a <= `BSV_ASSIGNMENT_DELAY 16'd0;
	reg_operand_b <= `BSV_ASSIGNMENT_DELAY 16'd0;
	reg_operand_c <= `BSV_ASSIGNMENT_DELAY 32'd0;
	reg_output_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	reg_result <= `BSV_ASSIGNMENT_DELAY 32'd0;
      end
    else
      begin
        if (reg_input_valid_EN)
	  reg_input_valid <= `BSV_ASSIGNMENT_DELAY reg_input_valid_D_IN;
	if (reg_mode_fp_EN)
	  reg_mode_fp <= `BSV_ASSIGNMENT_DELAY reg_mode_fp_D_IN;
	if (reg_operand_a_EN)
	  reg_operand_a <= `BSV_ASSIGNMENT_DELAY reg_operand_a_D_IN;
	if (reg_operand_b_EN)
	  reg_operand_b <= `BSV_ASSIGNMENT_DELAY reg_operand_b_D_IN;
	if (reg_operand_c_EN)
	  reg_operand_c <= `BSV_ASSIGNMENT_DELAY reg_operand_c_D_IN;
	if (reg_output_valid_EN)
	  reg_output_valid <= `BSV_ASSIGNMENT_DELAY reg_output_valid_D_IN;
	if (reg_result_EN)
	  reg_result <= `BSV_ASSIGNMENT_DELAY reg_result_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    reg_input_valid = 1'h0;
    reg_mode_fp = 1'h0;
    reg_operand_a = 16'hAAAA;
    reg_operand_b = 16'hAAAA;
    reg_operand_c = 32'hAAAAAAAA;
    reg_output_valid = 1'h0;
    reg_result = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkMac

