==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./array_io_prj/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic array_io d_i 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'For_Loop' (array_io.c:65:12) in function 'array_io' completely with a factor of 32 (array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_o': Cyclic partitioning with factor 8 on dimension 1. (array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_i': Cyclic partitioning with factor 8 on dimension 1. (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_0' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_1' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_2' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_3' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_4' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_5' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_6' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_7' (array_io.c:57:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.456 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'array_io' (array_io.c:57:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-789] **** Estimated Fmax: 387.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.709 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 6.623 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./array_io_prj/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 1 array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 1 array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo array_io d_i 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'For_Loop' (array_io.c:65:12) in function 'array_io' completely with a factor of 32 (array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_o': Cyclic partitioning with factor 8 on dimension 1. (array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_i': Cyclic partitioning with factor 8 on dimension 1. (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_0' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_1' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_2' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_3' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_4' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_5' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_6' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_7' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_0' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_1' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_2' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_3' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_4' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_5' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_6' (array_io.c:57:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_7' (array_io.c:57:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.552 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'array_io' (array_io.c:57:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-789] **** Estimated Fmax: 387.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.509 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 6.3 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./array_io_prj/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 1 array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 1 array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo array_io d_i 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.867 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 19.788 seconds; peak allocated memory: 1.465 GB.
