#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  1 12:33:40 2021
# Process ID: 27660
# Current directory: D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3664 D:\ISE\2020\OExp05\OExp5_3-Pipeline_CPU\OExp5_3-Pipeline_CPU.xpr
# Log file: D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/vivado.log
# Journal file: D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::package_project -root_dir D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
close_project
open_project D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/imports/OExp5-Testbench/h_mem.wcfg] -no_script -reset -force -quiet
remove_files  D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/imports/OExp5-Testbench/h_mem.wcfg
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Pipeline_CPU:1.0 [get_ips  scpu_sim_Pipeline_CPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips scpu_sim_Pipeline_CPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd]
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -directory D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
source tb_cpu.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/stall_0/en_IF}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/stall_0/en_IFID}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/stall_0/NOP_IFID}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/stall_0/NOP_IDEX}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/IF_REG_ID/valid_IFID}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/IF_REG_ID/inst_out_IFID}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID_REG_EX/valid_out_IDEX}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID_REG_EX/inst_out_IDEX}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Ex_REG_Mem/valid_out_EXMem}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Ex_REG_Mem/inst_out_EXMem}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Mem_REG_WB/valid_out_MemWB}} 
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Mem_REG_WB/inst_out_MemWB}} 
restart
run 3600 ns
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
run 600 ns
current_wave_config {Untitled 1}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/inst_in_ID}} 
open_project D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::package_project -root_dir D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
current_project OExp5_3-Pipeline_CPU
current_project tmp_edit_project
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
current_project OExp04-ExtSCPU
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Pipeline_CPU:1.0 [get_ips  scpu_sim_Pipeline_CPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips scpu_sim_Pipeline_CPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd]
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -directory D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
launch_simulation
source tb_cpu.tcl
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
restart
run 600 ns
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
run 600 ns
current_project OExp5_3-Pipeline_CPU
current_project OExp04-ExtSCPU
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/inst_in_ID}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID_REG_EX/inst_out_IDEX}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID_REG_EX/valid_out_IDEX}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Ex_REG_Mem/inst_out_EXMem}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Ex_REG_Mem/valid_out_EXMem}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Mem_REG_WB/inst_out_MemWB}} 
current_wave_config {Untitled 2}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/Mem_REG_WB/valid_out_MemWB}} 
restart
run 300 ns
current_project OExp5_3-Pipeline_CPU
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::package_project -root_dir D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU
current_project OExp04-ExtSCPU
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Pipeline_CPU:1.0 [get_ips  scpu_sim_Pipeline_CPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips scpu_sim_Pipeline_CPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd]
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -directory D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
launch_simulation
source tb_cpu.tcl
current_wave_config {Untitled 3}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 3}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
run 300 ns
save_wave_config {D:/ISE/2020/OExp05/OExp5-Testbench/h_mem_2.wcfg}
close_sim
close_project
close_project
open_project D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Pipeline_CPU:1.0 [get_ips  CSSTE_Pipeline_CPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CSSTE_Pipeline_CPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property USER_COMMENTS.comment_19 {}  [current_bd_design]
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/2020/OExp05/OExp5-CSSTE/COE/h.coe}] [get_bd_cells U2]
endgroup
save_bd_design
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE_not_hazard/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
close_project
open_project D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.xpr
update_compile_order -fileset sources_1
open_project D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
launch_simulation
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/2020/OExp05/OExp5-Testbench/coe/D_mem.coe}] [get_bd_cells RAM_B]
endgroup
save_bd_design
generate_target Simulation [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd]
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -directory D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_cpu.tcl
current_wave_config {Untitled 4}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 4}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
run 300 ns
run 300 ns
run 300 ns
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/2020/OExp05/OExp5-Testbench/coe/h.coe}] [get_bd_cells ROM]
endgroup
close_sim
save_bd_design
launch_simulation
source tb_cpu.tcl
current_wave_config {Untitled 5}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 5}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
run 300 ns
run 300 ns
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/2020/OExp05/OExp5-Testbench/coe/h.coe}] [get_bd_cells ROM]
endgroup
close_sim
save_bd_design
launch_simulation
source tb_cpu.tcl
restart
current_wave_config {Untitled 6}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 6}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
run 300 ns
run 300 ns
current_wave_config {Untitled 6}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/IF/PCSrc}} 
restart
run 600 ns
current_wave_config {Untitled 6}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/IF}} 
restart
run 600 ns
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
close_sim
launch_simulation
source tb_cpu.tcl
current_wave_config {Untitled 7}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 7}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
run 600 ns
open_bd_design {D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd}
regenerate_bd_layout
validate_bd_design -force
close_sim
save_bd_design
generate_target Simulation [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd]
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/scpu_sim.bd] -directory D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_cpu.tcl
current_wave_config {Untitled 8}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0}} 
current_wave_config {Untitled 8}
add_wave {{/tb_cpu/u/scpu_sim_i/Pipeline_CPU_0/inst/ID/Regs_0}} 
restart
run 600 ns
current_project OExp5_3-Pipeline_CPU
ipx::package_project -root_dir D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/Pipeline_SCPU d:/ISE/2020/OExp05/OExp5-Testbench/IP d:/ISE/2020/OExp05/OExp5-Testbench/Pipeline_SCPU} [current_project]
update_ip_catalog
current_project OExp5_3-Pipeline_CPU
close_project
open_project D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_bd_design {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
upgrade_ip -vlnv xilinx.com:user:Pipeline_CPU:1.0 [get_ips  CSSTE_Pipeline_CPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CSSTE_Pipeline_CPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property USER_COMMENTS.comment_20 {}  [current_bd_design]
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/2020/OExp05/OExp5-CSSTE/COE_hazard/I_mem.coe}] [get_bd_cells U2]
endgroup
startgroup
set_property -dict [list CONFIG.coefficient_file {D:/ISE/2020/OExp05/OExp5-CSSTE/COE/D_mem.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/OExp5-CSSTE/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
close_project
open_project D:/ISE/2020/OExp05/SOC_VGA/SOC_NEW.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/2020/OExp05/SOC_VGA/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd}
current_project OExp04-ExtSCPU
close_sim
close_project
open_project D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
close_project
open_project D:/ISE/2020/OExp05/OExp5_3-Pipeline_CPU/OExp5_3-Pipeline_CPU.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
