// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Mon Nov 27 18:35:02 2023
// Host        : wolverine.cs.ucr.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
// Command     : write_verilog -force -mode synth_stub
//               /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.v
// Design      : ulp
// Purpose     : Stub declaration of top-level module interface
// Device      : xcu250-figd2104-2L-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
module ulp(PLP_M_AXI_DATA_C2H_00_araddr, 
  PLP_M_AXI_DATA_C2H_00_arburst, PLP_M_AXI_DATA_C2H_00_arcache, 
  PLP_M_AXI_DATA_C2H_00_arid, PLP_M_AXI_DATA_C2H_00_arlen, 
  PLP_M_AXI_DATA_C2H_00_arlock, PLP_M_AXI_DATA_C2H_00_arprot, 
  PLP_M_AXI_DATA_C2H_00_arready, PLP_M_AXI_DATA_C2H_00_arvalid, 
  PLP_M_AXI_DATA_C2H_00_awaddr, PLP_M_AXI_DATA_C2H_00_awburst, 
  PLP_M_AXI_DATA_C2H_00_awcache, PLP_M_AXI_DATA_C2H_00_awid, 
  PLP_M_AXI_DATA_C2H_00_awlen, PLP_M_AXI_DATA_C2H_00_awlock, 
  PLP_M_AXI_DATA_C2H_00_awprot, PLP_M_AXI_DATA_C2H_00_awready, 
  PLP_M_AXI_DATA_C2H_00_awvalid, PLP_M_AXI_DATA_C2H_00_bid, 
  PLP_M_AXI_DATA_C2H_00_bready, PLP_M_AXI_DATA_C2H_00_bresp, 
  PLP_M_AXI_DATA_C2H_00_bvalid, PLP_M_AXI_DATA_C2H_00_rdata, PLP_M_AXI_DATA_C2H_00_rid, 
  PLP_M_AXI_DATA_C2H_00_rlast, PLP_M_AXI_DATA_C2H_00_rready, 
  PLP_M_AXI_DATA_C2H_00_rresp, PLP_M_AXI_DATA_C2H_00_rvalid, 
  PLP_M_AXI_DATA_C2H_00_wdata, PLP_M_AXI_DATA_C2H_00_wlast, 
  PLP_M_AXI_DATA_C2H_00_wready, PLP_M_AXI_DATA_C2H_00_wstrb, 
  PLP_M_AXI_DATA_C2H_00_wvalid, PLP_M_AXI_DATA_U2S_00_araddr, 
  PLP_M_AXI_DATA_U2S_00_arburst, PLP_M_AXI_DATA_U2S_00_arcache, 
  PLP_M_AXI_DATA_U2S_00_arid, PLP_M_AXI_DATA_U2S_00_arlen, 
  PLP_M_AXI_DATA_U2S_00_arlock, PLP_M_AXI_DATA_U2S_00_arprot, 
  PLP_M_AXI_DATA_U2S_00_arready, PLP_M_AXI_DATA_U2S_00_arvalid, 
  PLP_M_AXI_DATA_U2S_00_awaddr, PLP_M_AXI_DATA_U2S_00_awburst, 
  PLP_M_AXI_DATA_U2S_00_awcache, PLP_M_AXI_DATA_U2S_00_awid, 
  PLP_M_AXI_DATA_U2S_00_awlen, PLP_M_AXI_DATA_U2S_00_awlock, 
  PLP_M_AXI_DATA_U2S_00_awprot, PLP_M_AXI_DATA_U2S_00_awready, 
  PLP_M_AXI_DATA_U2S_00_awvalid, PLP_M_AXI_DATA_U2S_00_bid, 
  PLP_M_AXI_DATA_U2S_00_bready, PLP_M_AXI_DATA_U2S_00_bresp, 
  PLP_M_AXI_DATA_U2S_00_bvalid, PLP_M_AXI_DATA_U2S_00_rdata, PLP_M_AXI_DATA_U2S_00_rid, 
  PLP_M_AXI_DATA_U2S_00_rlast, PLP_M_AXI_DATA_U2S_00_rready, 
  PLP_M_AXI_DATA_U2S_00_rresp, PLP_M_AXI_DATA_U2S_00_rvalid, 
  PLP_M_AXI_DATA_U2S_00_wdata, PLP_M_AXI_DATA_U2S_00_wlast, 
  PLP_M_AXI_DATA_U2S_00_wready, PLP_M_AXI_DATA_U2S_00_wstrb, 
  PLP_M_AXI_DATA_U2S_00_wvalid, PLP_S_AXI_CTRL_MGMT_00_araddr, 
  PLP_S_AXI_CTRL_MGMT_00_arprot, PLP_S_AXI_CTRL_MGMT_00_arready, 
  PLP_S_AXI_CTRL_MGMT_00_arvalid, PLP_S_AXI_CTRL_MGMT_00_awaddr, 
  PLP_S_AXI_CTRL_MGMT_00_awprot, PLP_S_AXI_CTRL_MGMT_00_awready, 
  PLP_S_AXI_CTRL_MGMT_00_awvalid, PLP_S_AXI_CTRL_MGMT_00_bready, 
  PLP_S_AXI_CTRL_MGMT_00_bresp, PLP_S_AXI_CTRL_MGMT_00_bvalid, 
  PLP_S_AXI_CTRL_MGMT_00_rdata, PLP_S_AXI_CTRL_MGMT_00_rready, 
  PLP_S_AXI_CTRL_MGMT_00_rresp, PLP_S_AXI_CTRL_MGMT_00_rvalid, 
  PLP_S_AXI_CTRL_MGMT_00_wdata, PLP_S_AXI_CTRL_MGMT_00_wready, 
  PLP_S_AXI_CTRL_MGMT_00_wstrb, PLP_S_AXI_CTRL_MGMT_00_wvalid, 
  PLP_S_AXI_CTRL_MGMT_01_araddr, PLP_S_AXI_CTRL_MGMT_01_arprot, 
  PLP_S_AXI_CTRL_MGMT_01_arready, PLP_S_AXI_CTRL_MGMT_01_arvalid, 
  PLP_S_AXI_CTRL_MGMT_01_awaddr, PLP_S_AXI_CTRL_MGMT_01_awprot, 
  PLP_S_AXI_CTRL_MGMT_01_awready, PLP_S_AXI_CTRL_MGMT_01_awvalid, 
  PLP_S_AXI_CTRL_MGMT_01_bready, PLP_S_AXI_CTRL_MGMT_01_bresp, 
  PLP_S_AXI_CTRL_MGMT_01_bvalid, PLP_S_AXI_CTRL_MGMT_01_rdata, 
  PLP_S_AXI_CTRL_MGMT_01_rready, PLP_S_AXI_CTRL_MGMT_01_rresp, 
  PLP_S_AXI_CTRL_MGMT_01_rvalid, PLP_S_AXI_CTRL_MGMT_01_wdata, 
  PLP_S_AXI_CTRL_MGMT_01_wready, PLP_S_AXI_CTRL_MGMT_01_wstrb, 
  PLP_S_AXI_CTRL_MGMT_01_wvalid, PLP_S_AXI_CTRL_USER_00_araddr, 
  PLP_S_AXI_CTRL_USER_00_arprot, PLP_S_AXI_CTRL_USER_00_arready, 
  PLP_S_AXI_CTRL_USER_00_arvalid, PLP_S_AXI_CTRL_USER_00_awaddr, 
  PLP_S_AXI_CTRL_USER_00_awprot, PLP_S_AXI_CTRL_USER_00_awready, 
  PLP_S_AXI_CTRL_USER_00_awvalid, PLP_S_AXI_CTRL_USER_00_bready, 
  PLP_S_AXI_CTRL_USER_00_bresp, PLP_S_AXI_CTRL_USER_00_bvalid, 
  PLP_S_AXI_CTRL_USER_00_rdata, PLP_S_AXI_CTRL_USER_00_rready, 
  PLP_S_AXI_CTRL_USER_00_rresp, PLP_S_AXI_CTRL_USER_00_rvalid, 
  PLP_S_AXI_CTRL_USER_00_wdata, PLP_S_AXI_CTRL_USER_00_wready, 
  PLP_S_AXI_CTRL_USER_00_wstrb, PLP_S_AXI_CTRL_USER_00_wvalid, 
  PLP_S_AXI_CTRL_USER_01_araddr, PLP_S_AXI_CTRL_USER_01_arprot, 
  PLP_S_AXI_CTRL_USER_01_arready, PLP_S_AXI_CTRL_USER_01_arvalid, 
  PLP_S_AXI_CTRL_USER_01_awaddr, PLP_S_AXI_CTRL_USER_01_awprot, 
  PLP_S_AXI_CTRL_USER_01_awready, PLP_S_AXI_CTRL_USER_01_awvalid, 
  PLP_S_AXI_CTRL_USER_01_bready, PLP_S_AXI_CTRL_USER_01_bresp, 
  PLP_S_AXI_CTRL_USER_01_bvalid, PLP_S_AXI_CTRL_USER_01_rdata, 
  PLP_S_AXI_CTRL_USER_01_rready, PLP_S_AXI_CTRL_USER_01_rresp, 
  PLP_S_AXI_CTRL_USER_01_rvalid, PLP_S_AXI_CTRL_USER_01_wdata, 
  PLP_S_AXI_CTRL_USER_01_wready, PLP_S_AXI_CTRL_USER_01_wstrb, 
  PLP_S_AXI_CTRL_USER_01_wvalid, PLP_S_AXI_CTRL_USER_02_araddr, 
  PLP_S_AXI_CTRL_USER_02_arprot, PLP_S_AXI_CTRL_USER_02_arready, 
  PLP_S_AXI_CTRL_USER_02_arvalid, PLP_S_AXI_CTRL_USER_02_awaddr, 
  PLP_S_AXI_CTRL_USER_02_awprot, PLP_S_AXI_CTRL_USER_02_awready, 
  PLP_S_AXI_CTRL_USER_02_awvalid, PLP_S_AXI_CTRL_USER_02_bready, 
  PLP_S_AXI_CTRL_USER_02_bresp, PLP_S_AXI_CTRL_USER_02_bvalid, 
  PLP_S_AXI_CTRL_USER_02_rdata, PLP_S_AXI_CTRL_USER_02_rready, 
  PLP_S_AXI_CTRL_USER_02_rresp, PLP_S_AXI_CTRL_USER_02_rvalid, 
  PLP_S_AXI_CTRL_USER_02_wdata, PLP_S_AXI_CTRL_USER_02_wready, 
  PLP_S_AXI_CTRL_USER_02_wstrb, PLP_S_AXI_CTRL_USER_02_wvalid, 
  PLP_S_AXI_CTRL_USER_03_araddr, PLP_S_AXI_CTRL_USER_03_arprot, 
  PLP_S_AXI_CTRL_USER_03_arready, PLP_S_AXI_CTRL_USER_03_arvalid, 
  PLP_S_AXI_CTRL_USER_03_awaddr, PLP_S_AXI_CTRL_USER_03_awprot, 
  PLP_S_AXI_CTRL_USER_03_awready, PLP_S_AXI_CTRL_USER_03_awvalid, 
  PLP_S_AXI_CTRL_USER_03_bready, PLP_S_AXI_CTRL_USER_03_bresp, 
  PLP_S_AXI_CTRL_USER_03_bvalid, PLP_S_AXI_CTRL_USER_03_rdata, 
  PLP_S_AXI_CTRL_USER_03_rready, PLP_S_AXI_CTRL_USER_03_rresp, 
  PLP_S_AXI_CTRL_USER_03_rvalid, PLP_S_AXI_CTRL_USER_03_wdata, 
  PLP_S_AXI_CTRL_USER_03_wready, PLP_S_AXI_CTRL_USER_03_wstrb, 
  PLP_S_AXI_CTRL_USER_03_wvalid, PLP_S_AXI_CTRL_USER_DEBUG_00_araddr, 
  PLP_S_AXI_CTRL_USER_DEBUG_00_arprot, PLP_S_AXI_CTRL_USER_DEBUG_00_arready, 
  PLP_S_AXI_CTRL_USER_DEBUG_00_arvalid, PLP_S_AXI_CTRL_USER_DEBUG_00_awaddr, 
  PLP_S_AXI_CTRL_USER_DEBUG_00_awprot, PLP_S_AXI_CTRL_USER_DEBUG_00_awready, 
  PLP_S_AXI_CTRL_USER_DEBUG_00_awvalid, PLP_S_AXI_CTRL_USER_DEBUG_00_bready, 
  PLP_S_AXI_CTRL_USER_DEBUG_00_bresp, PLP_S_AXI_CTRL_USER_DEBUG_00_bvalid, 
  PLP_S_AXI_CTRL_USER_DEBUG_00_rdata, PLP_S_AXI_CTRL_USER_DEBUG_00_rready, 
  PLP_S_AXI_CTRL_USER_DEBUG_00_rresp, PLP_S_AXI_CTRL_USER_DEBUG_00_rvalid, 
  PLP_S_AXI_CTRL_USER_DEBUG_00_wdata, PLP_S_AXI_CTRL_USER_DEBUG_00_wready, 
  PLP_S_AXI_CTRL_USER_DEBUG_00_wstrb, PLP_S_AXI_CTRL_USER_DEBUG_00_wvalid, 
  PLP_S_AXI_DATA_H2C_00_araddr, PLP_S_AXI_DATA_H2C_00_arburst, 
  PLP_S_AXI_DATA_H2C_00_arcache, PLP_S_AXI_DATA_H2C_00_arid, 
  PLP_S_AXI_DATA_H2C_00_arlen, PLP_S_AXI_DATA_H2C_00_arlock, 
  PLP_S_AXI_DATA_H2C_00_arprot, PLP_S_AXI_DATA_H2C_00_arready, 
  PLP_S_AXI_DATA_H2C_00_arvalid, PLP_S_AXI_DATA_H2C_00_awaddr, 
  PLP_S_AXI_DATA_H2C_00_awburst, PLP_S_AXI_DATA_H2C_00_awcache, 
  PLP_S_AXI_DATA_H2C_00_awid, PLP_S_AXI_DATA_H2C_00_awlen, 
  PLP_S_AXI_DATA_H2C_00_awlock, PLP_S_AXI_DATA_H2C_00_awprot, 
  PLP_S_AXI_DATA_H2C_00_awready, PLP_S_AXI_DATA_H2C_00_awvalid, 
  PLP_S_AXI_DATA_H2C_00_bid, PLP_S_AXI_DATA_H2C_00_bready, PLP_S_AXI_DATA_H2C_00_bresp, 
  PLP_S_AXI_DATA_H2C_00_bvalid, PLP_S_AXI_DATA_H2C_00_rdata, PLP_S_AXI_DATA_H2C_00_rid, 
  PLP_S_AXI_DATA_H2C_00_rlast, PLP_S_AXI_DATA_H2C_00_rready, 
  PLP_S_AXI_DATA_H2C_00_rresp, PLP_S_AXI_DATA_H2C_00_rvalid, 
  PLP_S_AXI_DATA_H2C_00_wdata, PLP_S_AXI_DATA_H2C_00_wlast, 
  PLP_S_AXI_DATA_H2C_00_wready, PLP_S_AXI_DATA_H2C_00_wstrb, 
  PLP_S_AXI_DATA_H2C_00_wvalid, PLP_S_AXI_DATA_H2C_01_araddr, 
  PLP_S_AXI_DATA_H2C_01_arburst, PLP_S_AXI_DATA_H2C_01_arcache, 
  PLP_S_AXI_DATA_H2C_01_arid, PLP_S_AXI_DATA_H2C_01_arlen, 
  PLP_S_AXI_DATA_H2C_01_arlock, PLP_S_AXI_DATA_H2C_01_arprot, 
  PLP_S_AXI_DATA_H2C_01_arready, PLP_S_AXI_DATA_H2C_01_arvalid, 
  PLP_S_AXI_DATA_H2C_01_awaddr, PLP_S_AXI_DATA_H2C_01_awburst, 
  PLP_S_AXI_DATA_H2C_01_awcache, PLP_S_AXI_DATA_H2C_01_awid, 
  PLP_S_AXI_DATA_H2C_01_awlen, PLP_S_AXI_DATA_H2C_01_awlock, 
  PLP_S_AXI_DATA_H2C_01_awprot, PLP_S_AXI_DATA_H2C_01_awready, 
  PLP_S_AXI_DATA_H2C_01_awvalid, PLP_S_AXI_DATA_H2C_01_bid, 
  PLP_S_AXI_DATA_H2C_01_bready, PLP_S_AXI_DATA_H2C_01_bresp, 
  PLP_S_AXI_DATA_H2C_01_bvalid, PLP_S_AXI_DATA_H2C_01_rdata, PLP_S_AXI_DATA_H2C_01_rid, 
  PLP_S_AXI_DATA_H2C_01_rlast, PLP_S_AXI_DATA_H2C_01_rready, 
  PLP_S_AXI_DATA_H2C_01_rresp, PLP_S_AXI_DATA_H2C_01_rvalid, 
  PLP_S_AXI_DATA_H2C_01_wdata, PLP_S_AXI_DATA_H2C_01_wlast, 
  PLP_S_AXI_DATA_H2C_01_wready, PLP_S_AXI_DATA_H2C_01_wstrb, 
  PLP_S_AXI_DATA_H2C_01_wvalid, PLP_S_AXI_DATA_H2C_02_araddr, 
  PLP_S_AXI_DATA_H2C_02_arburst, PLP_S_AXI_DATA_H2C_02_arcache, 
  PLP_S_AXI_DATA_H2C_02_arid, PLP_S_AXI_DATA_H2C_02_arlen, 
  PLP_S_AXI_DATA_H2C_02_arlock, PLP_S_AXI_DATA_H2C_02_arprot, 
  PLP_S_AXI_DATA_H2C_02_arready, PLP_S_AXI_DATA_H2C_02_arvalid, 
  PLP_S_AXI_DATA_H2C_02_awaddr, PLP_S_AXI_DATA_H2C_02_awburst, 
  PLP_S_AXI_DATA_H2C_02_awcache, PLP_S_AXI_DATA_H2C_02_awid, 
  PLP_S_AXI_DATA_H2C_02_awlen, PLP_S_AXI_DATA_H2C_02_awlock, 
  PLP_S_AXI_DATA_H2C_02_awprot, PLP_S_AXI_DATA_H2C_02_awready, 
  PLP_S_AXI_DATA_H2C_02_awvalid, PLP_S_AXI_DATA_H2C_02_bid, 
  PLP_S_AXI_DATA_H2C_02_bready, PLP_S_AXI_DATA_H2C_02_bresp, 
  PLP_S_AXI_DATA_H2C_02_bvalid, PLP_S_AXI_DATA_H2C_02_rdata, PLP_S_AXI_DATA_H2C_02_rid, 
  PLP_S_AXI_DATA_H2C_02_rlast, PLP_S_AXI_DATA_H2C_02_rready, 
  PLP_S_AXI_DATA_H2C_02_rresp, PLP_S_AXI_DATA_H2C_02_rvalid, 
  PLP_S_AXI_DATA_H2C_02_wdata, PLP_S_AXI_DATA_H2C_02_wlast, 
  PLP_S_AXI_DATA_H2C_02_wready, PLP_S_AXI_DATA_H2C_02_wstrb, 
  PLP_S_AXI_DATA_H2C_02_wvalid, PLP_S_AXI_DATA_H2C_03_araddr, 
  PLP_S_AXI_DATA_H2C_03_arburst, PLP_S_AXI_DATA_H2C_03_arcache, 
  PLP_S_AXI_DATA_H2C_03_arid, PLP_S_AXI_DATA_H2C_03_arlen, 
  PLP_S_AXI_DATA_H2C_03_arlock, PLP_S_AXI_DATA_H2C_03_arprot, 
  PLP_S_AXI_DATA_H2C_03_arready, PLP_S_AXI_DATA_H2C_03_arvalid, 
  PLP_S_AXI_DATA_H2C_03_awaddr, PLP_S_AXI_DATA_H2C_03_awburst, 
  PLP_S_AXI_DATA_H2C_03_awcache, PLP_S_AXI_DATA_H2C_03_awid, 
  PLP_S_AXI_DATA_H2C_03_awlen, PLP_S_AXI_DATA_H2C_03_awlock, 
  PLP_S_AXI_DATA_H2C_03_awprot, PLP_S_AXI_DATA_H2C_03_awready, 
  PLP_S_AXI_DATA_H2C_03_awvalid, PLP_S_AXI_DATA_H2C_03_bid, 
  PLP_S_AXI_DATA_H2C_03_bready, PLP_S_AXI_DATA_H2C_03_bresp, 
  PLP_S_AXI_DATA_H2C_03_bvalid, PLP_S_AXI_DATA_H2C_03_rdata, PLP_S_AXI_DATA_H2C_03_rid, 
  PLP_S_AXI_DATA_H2C_03_rlast, PLP_S_AXI_DATA_H2C_03_rready, 
  PLP_S_AXI_DATA_H2C_03_rresp, PLP_S_AXI_DATA_H2C_03_rvalid, 
  PLP_S_AXI_DATA_H2C_03_wdata, PLP_S_AXI_DATA_H2C_03_wlast, 
  PLP_S_AXI_DATA_H2C_03_wready, PLP_S_AXI_DATA_H2C_03_wstrb, 
  PLP_S_AXI_DATA_H2C_03_wvalid, io_clk_ddr4_00_clk_n, io_clk_ddr4_00_clk_p, 
  io_clk_ddr4_02_clk_n, io_clk_ddr4_02_clk_p, io_clk_ddr4_03_clk_n, io_clk_ddr4_03_clk_p, 
  io_clk_qsfp_refclka_00_clk_n, io_clk_qsfp_refclka_00_clk_p, 
  io_clk_qsfp_refclka_01_clk_n, io_clk_qsfp_refclka_01_clk_p, 
  io_clk_qsfp_refclkb_00_clk_n, io_clk_qsfp_refclkb_00_clk_p, 
  io_clk_qsfp_refclkb_01_clk_n, io_clk_qsfp_refclkb_01_clk_p, io_ddr4_00_act_n, 
  io_ddr4_00_adr, io_ddr4_00_ba, io_ddr4_00_bg, io_ddr4_00_ck_c, io_ddr4_00_ck_t, 
  io_ddr4_00_cke, io_ddr4_00_cs_n, io_ddr4_00_dq, io_ddr4_00_dqs_c, io_ddr4_00_dqs_t, 
  io_ddr4_00_odt, io_ddr4_00_par, io_ddr4_00_reset_n, io_ddr4_02_act_n, io_ddr4_02_adr, 
  io_ddr4_02_ba, io_ddr4_02_bg, io_ddr4_02_ck_c, io_ddr4_02_ck_t, io_ddr4_02_cke, 
  io_ddr4_02_cs_n, io_ddr4_02_dq, io_ddr4_02_dqs_c, io_ddr4_02_dqs_t, io_ddr4_02_odt, 
  io_ddr4_02_par, io_ddr4_02_reset_n, io_ddr4_03_act_n, io_ddr4_03_adr, io_ddr4_03_ba, 
  io_ddr4_03_bg, io_ddr4_03_ck_c, io_ddr4_03_ck_t, io_ddr4_03_cke, io_ddr4_03_cs_n, 
  io_ddr4_03_dq, io_ddr4_03_dqs_c, io_ddr4_03_dqs_t, io_ddr4_03_odt, io_ddr4_03_par, 
  io_ddr4_03_reset_n, io_gt_qsfp_00_grx_n, io_gt_qsfp_00_grx_p, io_gt_qsfp_00_gtx_n, 
  io_gt_qsfp_00_gtx_p, io_gt_qsfp_01_grx_n, io_gt_qsfp_01_grx_p, io_gt_qsfp_01_gtx_n, 
  io_gt_qsfp_01_gtx_p, plp_m_data_ddr4_calib_complete_00, plp_m_irq_kernel_00, 
  plp_s_aclk_ctrl_00, plp_s_aclk_data_u2s_00, plp_s_aclk_freerun_ref_00, 
  plp_s_aclk_pcie_user_00, plp_s_aresetn_ctrl_00, plp_s_aresetn_data_u2s_00, 
  plp_s_aresetn_pcie_user_00, plp_s_data_satellite_ctrl_data_00)
/* synthesis syn_black_box black_box_pad_pin="PLP_M_AXI_DATA_C2H_00_araddr[38:0],PLP_M_AXI_DATA_C2H_00_arburst[1:0],PLP_M_AXI_DATA_C2H_00_arcache[3:0],PLP_M_AXI_DATA_C2H_00_arid[3:0],PLP_M_AXI_DATA_C2H_00_arlen[7:0],PLP_M_AXI_DATA_C2H_00_arlock[0:0],PLP_M_AXI_DATA_C2H_00_arprot[2:0],PLP_M_AXI_DATA_C2H_00_arready,PLP_M_AXI_DATA_C2H_00_arvalid,PLP_M_AXI_DATA_C2H_00_awaddr[38:0],PLP_M_AXI_DATA_C2H_00_awburst[1:0],PLP_M_AXI_DATA_C2H_00_awcache[3:0],PLP_M_AXI_DATA_C2H_00_awid[3:0],PLP_M_AXI_DATA_C2H_00_awlen[7:0],PLP_M_AXI_DATA_C2H_00_awlock[0:0],PLP_M_AXI_DATA_C2H_00_awprot[2:0],PLP_M_AXI_DATA_C2H_00_awready,PLP_M_AXI_DATA_C2H_00_awvalid,PLP_M_AXI_DATA_C2H_00_bid[3:0],PLP_M_AXI_DATA_C2H_00_bready,PLP_M_AXI_DATA_C2H_00_bresp[1:0],PLP_M_AXI_DATA_C2H_00_bvalid,PLP_M_AXI_DATA_C2H_00_rdata[511:0],PLP_M_AXI_DATA_C2H_00_rid[3:0],PLP_M_AXI_DATA_C2H_00_rlast,PLP_M_AXI_DATA_C2H_00_rready,PLP_M_AXI_DATA_C2H_00_rresp[1:0],PLP_M_AXI_DATA_C2H_00_rvalid,PLP_M_AXI_DATA_C2H_00_wdata[511:0],PLP_M_AXI_DATA_C2H_00_wlast,PLP_M_AXI_DATA_C2H_00_wready,PLP_M_AXI_DATA_C2H_00_wstrb[63:0],PLP_M_AXI_DATA_C2H_00_wvalid,PLP_M_AXI_DATA_U2S_00_araddr[38:0],PLP_M_AXI_DATA_U2S_00_arburst[1:0],PLP_M_AXI_DATA_U2S_00_arcache[3:0],PLP_M_AXI_DATA_U2S_00_arid[3:0],PLP_M_AXI_DATA_U2S_00_arlen[7:0],PLP_M_AXI_DATA_U2S_00_arlock[0:0],PLP_M_AXI_DATA_U2S_00_arprot[2:0],PLP_M_AXI_DATA_U2S_00_arready,PLP_M_AXI_DATA_U2S_00_arvalid,PLP_M_AXI_DATA_U2S_00_awaddr[38:0],PLP_M_AXI_DATA_U2S_00_awburst[1:0],PLP_M_AXI_DATA_U2S_00_awcache[3:0],PLP_M_AXI_DATA_U2S_00_awid[3:0],PLP_M_AXI_DATA_U2S_00_awlen[7:0],PLP_M_AXI_DATA_U2S_00_awlock[0:0],PLP_M_AXI_DATA_U2S_00_awprot[2:0],PLP_M_AXI_DATA_U2S_00_awready,PLP_M_AXI_DATA_U2S_00_awvalid,PLP_M_AXI_DATA_U2S_00_bid[3:0],PLP_M_AXI_DATA_U2S_00_bready,PLP_M_AXI_DATA_U2S_00_bresp[1:0],PLP_M_AXI_DATA_U2S_00_bvalid,PLP_M_AXI_DATA_U2S_00_rdata[511:0],PLP_M_AXI_DATA_U2S_00_rid[3:0],PLP_M_AXI_DATA_U2S_00_rlast,PLP_M_AXI_DATA_U2S_00_rready,PLP_M_AXI_DATA_U2S_00_rresp[1:0],PLP_M_AXI_DATA_U2S_00_rvalid,PLP_M_AXI_DATA_U2S_00_wdata[511:0],PLP_M_AXI_DATA_U2S_00_wlast,PLP_M_AXI_DATA_U2S_00_wready,PLP_M_AXI_DATA_U2S_00_wstrb[63:0],PLP_M_AXI_DATA_U2S_00_wvalid,PLP_S_AXI_CTRL_MGMT_00_araddr[23:0],PLP_S_AXI_CTRL_MGMT_00_arprot[2:0],PLP_S_AXI_CTRL_MGMT_00_arready,PLP_S_AXI_CTRL_MGMT_00_arvalid,PLP_S_AXI_CTRL_MGMT_00_awaddr[23:0],PLP_S_AXI_CTRL_MGMT_00_awprot[2:0],PLP_S_AXI_CTRL_MGMT_00_awready,PLP_S_AXI_CTRL_MGMT_00_awvalid,PLP_S_AXI_CTRL_MGMT_00_bready,PLP_S_AXI_CTRL_MGMT_00_bresp[1:0],PLP_S_AXI_CTRL_MGMT_00_bvalid,PLP_S_AXI_CTRL_MGMT_00_rdata[31:0],PLP_S_AXI_CTRL_MGMT_00_rready,PLP_S_AXI_CTRL_MGMT_00_rresp[1:0],PLP_S_AXI_CTRL_MGMT_00_rvalid,PLP_S_AXI_CTRL_MGMT_00_wdata[31:0],PLP_S_AXI_CTRL_MGMT_00_wready,PLP_S_AXI_CTRL_MGMT_00_wstrb[3:0],PLP_S_AXI_CTRL_MGMT_00_wvalid,PLP_S_AXI_CTRL_MGMT_01_araddr[23:0],PLP_S_AXI_CTRL_MGMT_01_arprot[2:0],PLP_S_AXI_CTRL_MGMT_01_arready,PLP_S_AXI_CTRL_MGMT_01_arvalid,PLP_S_AXI_CTRL_MGMT_01_awaddr[23:0],PLP_S_AXI_CTRL_MGMT_01_awprot[2:0],PLP_S_AXI_CTRL_MGMT_01_awready,PLP_S_AXI_CTRL_MGMT_01_awvalid,PLP_S_AXI_CTRL_MGMT_01_bready,PLP_S_AXI_CTRL_MGMT_01_bresp[1:0],PLP_S_AXI_CTRL_MGMT_01_bvalid,PLP_S_AXI_CTRL_MGMT_01_rdata[31:0],PLP_S_AXI_CTRL_MGMT_01_rready,PLP_S_AXI_CTRL_MGMT_01_rresp[1:0],PLP_S_AXI_CTRL_MGMT_01_rvalid,PLP_S_AXI_CTRL_MGMT_01_wdata[31:0],PLP_S_AXI_CTRL_MGMT_01_wready,PLP_S_AXI_CTRL_MGMT_01_wstrb[3:0],PLP_S_AXI_CTRL_MGMT_01_wvalid,PLP_S_AXI_CTRL_USER_00_araddr[24:0],PLP_S_AXI_CTRL_USER_00_arprot[2:0],PLP_S_AXI_CTRL_USER_00_arready,PLP_S_AXI_CTRL_USER_00_arvalid,PLP_S_AXI_CTRL_USER_00_awaddr[24:0],PLP_S_AXI_CTRL_USER_00_awprot[2:0],PLP_S_AXI_CTRL_USER_00_awready,PLP_S_AXI_CTRL_USER_00_awvalid,PLP_S_AXI_CTRL_USER_00_bready,PLP_S_AXI_CTRL_USER_00_bresp[1:0],PLP_S_AXI_CTRL_USER_00_bvalid,PLP_S_AXI_CTRL_USER_00_rdata[31:0],PLP_S_AXI_CTRL_USER_00_rready,PLP_S_AXI_CTRL_USER_00_rresp[1:0],PLP_S_AXI_CTRL_USER_00_rvalid,PLP_S_AXI_CTRL_USER_00_wdata[31:0],PLP_S_AXI_CTRL_USER_00_wready,PLP_S_AXI_CTRL_USER_00_wstrb[3:0],PLP_S_AXI_CTRL_USER_00_wvalid,PLP_S_AXI_CTRL_USER_01_araddr[24:0],PLP_S_AXI_CTRL_USER_01_arprot[2:0],PLP_S_AXI_CTRL_USER_01_arready,PLP_S_AXI_CTRL_USER_01_arvalid,PLP_S_AXI_CTRL_USER_01_awaddr[24:0],PLP_S_AXI_CTRL_USER_01_awprot[2:0],PLP_S_AXI_CTRL_USER_01_awready,PLP_S_AXI_CTRL_USER_01_awvalid,PLP_S_AXI_CTRL_USER_01_bready,PLP_S_AXI_CTRL_USER_01_bresp[1:0],PLP_S_AXI_CTRL_USER_01_bvalid,PLP_S_AXI_CTRL_USER_01_rdata[31:0],PLP_S_AXI_CTRL_USER_01_rready,PLP_S_AXI_CTRL_USER_01_rresp[1:0],PLP_S_AXI_CTRL_USER_01_rvalid,PLP_S_AXI_CTRL_USER_01_wdata[31:0],PLP_S_AXI_CTRL_USER_01_wready,PLP_S_AXI_CTRL_USER_01_wstrb[3:0],PLP_S_AXI_CTRL_USER_01_wvalid,PLP_S_AXI_CTRL_USER_02_araddr[24:0],PLP_S_AXI_CTRL_USER_02_arprot[2:0],PLP_S_AXI_CTRL_USER_02_arready,PLP_S_AXI_CTRL_USER_02_arvalid,PLP_S_AXI_CTRL_USER_02_awaddr[24:0],PLP_S_AXI_CTRL_USER_02_awprot[2:0],PLP_S_AXI_CTRL_USER_02_awready,PLP_S_AXI_CTRL_USER_02_awvalid,PLP_S_AXI_CTRL_USER_02_bready,PLP_S_AXI_CTRL_USER_02_bresp[1:0],PLP_S_AXI_CTRL_USER_02_bvalid,PLP_S_AXI_CTRL_USER_02_rdata[31:0],PLP_S_AXI_CTRL_USER_02_rready,PLP_S_AXI_CTRL_USER_02_rresp[1:0],PLP_S_AXI_CTRL_USER_02_rvalid,PLP_S_AXI_CTRL_USER_02_wdata[31:0],PLP_S_AXI_CTRL_USER_02_wready,PLP_S_AXI_CTRL_USER_02_wstrb[3:0],PLP_S_AXI_CTRL_USER_02_wvalid,PLP_S_AXI_CTRL_USER_03_araddr[24:0],PLP_S_AXI_CTRL_USER_03_arprot[2:0],PLP_S_AXI_CTRL_USER_03_arready,PLP_S_AXI_CTRL_USER_03_arvalid,PLP_S_AXI_CTRL_USER_03_awaddr[24:0],PLP_S_AXI_CTRL_USER_03_awprot[2:0],PLP_S_AXI_CTRL_USER_03_awready,PLP_S_AXI_CTRL_USER_03_awvalid,PLP_S_AXI_CTRL_USER_03_bready,PLP_S_AXI_CTRL_USER_03_bresp[1:0],PLP_S_AXI_CTRL_USER_03_bvalid,PLP_S_AXI_CTRL_USER_03_rdata[31:0],PLP_S_AXI_CTRL_USER_03_rready,PLP_S_AXI_CTRL_USER_03_rresp[1:0],PLP_S_AXI_CTRL_USER_03_rvalid,PLP_S_AXI_CTRL_USER_03_wdata[31:0],PLP_S_AXI_CTRL_USER_03_wready,PLP_S_AXI_CTRL_USER_03_wstrb[3:0],PLP_S_AXI_CTRL_USER_03_wvalid,PLP_S_AXI_CTRL_USER_DEBUG_00_araddr[24:0],PLP_S_AXI_CTRL_USER_DEBUG_00_arprot[2:0],PLP_S_AXI_CTRL_USER_DEBUG_00_arready,PLP_S_AXI_CTRL_USER_DEBUG_00_arvalid,PLP_S_AXI_CTRL_USER_DEBUG_00_awaddr[24:0],PLP_S_AXI_CTRL_USER_DEBUG_00_awprot[2:0],PLP_S_AXI_CTRL_USER_DEBUG_00_awready,PLP_S_AXI_CTRL_USER_DEBUG_00_awvalid,PLP_S_AXI_CTRL_USER_DEBUG_00_bready,PLP_S_AXI_CTRL_USER_DEBUG_00_bresp[1:0],PLP_S_AXI_CTRL_USER_DEBUG_00_bvalid,PLP_S_AXI_CTRL_USER_DEBUG_00_rdata[31:0],PLP_S_AXI_CTRL_USER_DEBUG_00_rready,PLP_S_AXI_CTRL_USER_DEBUG_00_rresp[1:0],PLP_S_AXI_CTRL_USER_DEBUG_00_rvalid,PLP_S_AXI_CTRL_USER_DEBUG_00_wdata[31:0],PLP_S_AXI_CTRL_USER_DEBUG_00_wready,PLP_S_AXI_CTRL_USER_DEBUG_00_wstrb[3:0],PLP_S_AXI_CTRL_USER_DEBUG_00_wvalid,PLP_S_AXI_DATA_H2C_00_araddr[38:0],PLP_S_AXI_DATA_H2C_00_arburst[1:0],PLP_S_AXI_DATA_H2C_00_arcache[3:0],PLP_S_AXI_DATA_H2C_00_arid[3:0],PLP_S_AXI_DATA_H2C_00_arlen[7:0],PLP_S_AXI_DATA_H2C_00_arlock[0:0],PLP_S_AXI_DATA_H2C_00_arprot[2:0],PLP_S_AXI_DATA_H2C_00_arready,PLP_S_AXI_DATA_H2C_00_arvalid,PLP_S_AXI_DATA_H2C_00_awaddr[38:0],PLP_S_AXI_DATA_H2C_00_awburst[1:0],PLP_S_AXI_DATA_H2C_00_awcache[3:0],PLP_S_AXI_DATA_H2C_00_awid[3:0],PLP_S_AXI_DATA_H2C_00_awlen[7:0],PLP_S_AXI_DATA_H2C_00_awlock[0:0],PLP_S_AXI_DATA_H2C_00_awprot[2:0],PLP_S_AXI_DATA_H2C_00_awready,PLP_S_AXI_DATA_H2C_00_awvalid,PLP_S_AXI_DATA_H2C_00_bid[3:0],PLP_S_AXI_DATA_H2C_00_bready,PLP_S_AXI_DATA_H2C_00_bresp[1:0],PLP_S_AXI_DATA_H2C_00_bvalid,PLP_S_AXI_DATA_H2C_00_rdata[511:0],PLP_S_AXI_DATA_H2C_00_rid[3:0],PLP_S_AXI_DATA_H2C_00_rlast,PLP_S_AXI_DATA_H2C_00_rready,PLP_S_AXI_DATA_H2C_00_rresp[1:0],PLP_S_AXI_DATA_H2C_00_rvalid,PLP_S_AXI_DATA_H2C_00_wdata[511:0],PLP_S_AXI_DATA_H2C_00_wlast,PLP_S_AXI_DATA_H2C_00_wready,PLP_S_AXI_DATA_H2C_00_wstrb[63:0],PLP_S_AXI_DATA_H2C_00_wvalid,PLP_S_AXI_DATA_H2C_01_araddr[38:0],PLP_S_AXI_DATA_H2C_01_arburst[1:0],PLP_S_AXI_DATA_H2C_01_arcache[3:0],PLP_S_AXI_DATA_H2C_01_arid[3:0],PLP_S_AXI_DATA_H2C_01_arlen[7:0],PLP_S_AXI_DATA_H2C_01_arlock[0:0],PLP_S_AXI_DATA_H2C_01_arprot[2:0],PLP_S_AXI_DATA_H2C_01_arready,PLP_S_AXI_DATA_H2C_01_arvalid,PLP_S_AXI_DATA_H2C_01_awaddr[38:0],PLP_S_AXI_DATA_H2C_01_awburst[1:0],PLP_S_AXI_DATA_H2C_01_awcache[3:0],PLP_S_AXI_DATA_H2C_01_awid[3:0],PLP_S_AXI_DATA_H2C_01_awlen[7:0],PLP_S_AXI_DATA_H2C_01_awlock[0:0],PLP_S_AXI_DATA_H2C_01_awprot[2:0],PLP_S_AXI_DATA_H2C_01_awready,PLP_S_AXI_DATA_H2C_01_awvalid,PLP_S_AXI_DATA_H2C_01_bid[3:0],PLP_S_AXI_DATA_H2C_01_bready,PLP_S_AXI_DATA_H2C_01_bresp[1:0],PLP_S_AXI_DATA_H2C_01_bvalid,PLP_S_AXI_DATA_H2C_01_rdata[511:0],PLP_S_AXI_DATA_H2C_01_rid[3:0],PLP_S_AXI_DATA_H2C_01_rlast,PLP_S_AXI_DATA_H2C_01_rready,PLP_S_AXI_DATA_H2C_01_rresp[1:0],PLP_S_AXI_DATA_H2C_01_rvalid,PLP_S_AXI_DATA_H2C_01_wdata[511:0],PLP_S_AXI_DATA_H2C_01_wlast,PLP_S_AXI_DATA_H2C_01_wready,PLP_S_AXI_DATA_H2C_01_wstrb[63:0],PLP_S_AXI_DATA_H2C_01_wvalid,PLP_S_AXI_DATA_H2C_02_araddr[38:0],PLP_S_AXI_DATA_H2C_02_arburst[1:0],PLP_S_AXI_DATA_H2C_02_arcache[3:0],PLP_S_AXI_DATA_H2C_02_arid[3:0],PLP_S_AXI_DATA_H2C_02_arlen[7:0],PLP_S_AXI_DATA_H2C_02_arlock[0:0],PLP_S_AXI_DATA_H2C_02_arprot[2:0],PLP_S_AXI_DATA_H2C_02_arready,PLP_S_AXI_DATA_H2C_02_arvalid,PLP_S_AXI_DATA_H2C_02_awaddr[38:0],PLP_S_AXI_DATA_H2C_02_awburst[1:0],PLP_S_AXI_DATA_H2C_02_awcache[3:0],PLP_S_AXI_DATA_H2C_02_awid[3:0],PLP_S_AXI_DATA_H2C_02_awlen[7:0],PLP_S_AXI_DATA_H2C_02_awlock[0:0],PLP_S_AXI_DATA_H2C_02_awprot[2:0],PLP_S_AXI_DATA_H2C_02_awready,PLP_S_AXI_DATA_H2C_02_awvalid,PLP_S_AXI_DATA_H2C_02_bid[3:0],PLP_S_AXI_DATA_H2C_02_bready,PLP_S_AXI_DATA_H2C_02_bresp[1:0],PLP_S_AXI_DATA_H2C_02_bvalid,PLP_S_AXI_DATA_H2C_02_rdata[511:0],PLP_S_AXI_DATA_H2C_02_rid[3:0],PLP_S_AXI_DATA_H2C_02_rlast,PLP_S_AXI_DATA_H2C_02_rready,PLP_S_AXI_DATA_H2C_02_rresp[1:0],PLP_S_AXI_DATA_H2C_02_rvalid,PLP_S_AXI_DATA_H2C_02_wdata[511:0],PLP_S_AXI_DATA_H2C_02_wlast,PLP_S_AXI_DATA_H2C_02_wready,PLP_S_AXI_DATA_H2C_02_wstrb[63:0],PLP_S_AXI_DATA_H2C_02_wvalid,PLP_S_AXI_DATA_H2C_03_araddr[38:0],PLP_S_AXI_DATA_H2C_03_arburst[1:0],PLP_S_AXI_DATA_H2C_03_arcache[3:0],PLP_S_AXI_DATA_H2C_03_arid[3:0],PLP_S_AXI_DATA_H2C_03_arlen[7:0],PLP_S_AXI_DATA_H2C_03_arlock[0:0],PLP_S_AXI_DATA_H2C_03_arprot[2:0],PLP_S_AXI_DATA_H2C_03_arready,PLP_S_AXI_DATA_H2C_03_arvalid,PLP_S_AXI_DATA_H2C_03_awaddr[38:0],PLP_S_AXI_DATA_H2C_03_awburst[1:0],PLP_S_AXI_DATA_H2C_03_awcache[3:0],PLP_S_AXI_DATA_H2C_03_awid[3:0],PLP_S_AXI_DATA_H2C_03_awlen[7:0],PLP_S_AXI_DATA_H2C_03_awlock[0:0],PLP_S_AXI_DATA_H2C_03_awprot[2:0],PLP_S_AXI_DATA_H2C_03_awready,PLP_S_AXI_DATA_H2C_03_awvalid,PLP_S_AXI_DATA_H2C_03_bid[3:0],PLP_S_AXI_DATA_H2C_03_bready,PLP_S_AXI_DATA_H2C_03_bresp[1:0],PLP_S_AXI_DATA_H2C_03_bvalid,PLP_S_AXI_DATA_H2C_03_rdata[511:0],PLP_S_AXI_DATA_H2C_03_rid[3:0],PLP_S_AXI_DATA_H2C_03_rlast,PLP_S_AXI_DATA_H2C_03_rready,PLP_S_AXI_DATA_H2C_03_rresp[1:0],PLP_S_AXI_DATA_H2C_03_rvalid,PLP_S_AXI_DATA_H2C_03_wdata[511:0],PLP_S_AXI_DATA_H2C_03_wlast,PLP_S_AXI_DATA_H2C_03_wready,PLP_S_AXI_DATA_H2C_03_wstrb[63:0],PLP_S_AXI_DATA_H2C_03_wvalid,io_clk_ddr4_00_clk_n,io_clk_ddr4_00_clk_p,io_clk_ddr4_02_clk_n,io_clk_ddr4_02_clk_p,io_clk_ddr4_03_clk_n,io_clk_ddr4_03_clk_p,io_clk_qsfp_refclka_00_clk_n,io_clk_qsfp_refclka_00_clk_p,io_clk_qsfp_refclka_01_clk_n,io_clk_qsfp_refclka_01_clk_p,io_clk_qsfp_refclkb_00_clk_n,io_clk_qsfp_refclkb_00_clk_p,io_clk_qsfp_refclkb_01_clk_n,io_clk_qsfp_refclkb_01_clk_p,io_ddr4_00_act_n,io_ddr4_00_adr[16:0],io_ddr4_00_ba[1:0],io_ddr4_00_bg[1:0],io_ddr4_00_ck_c,io_ddr4_00_ck_t,io_ddr4_00_cke,io_ddr4_00_cs_n,io_ddr4_00_dq[71:0],io_ddr4_00_dqs_c[17:0],io_ddr4_00_dqs_t[17:0],io_ddr4_00_odt,io_ddr4_00_par,io_ddr4_00_reset_n,io_ddr4_02_act_n,io_ddr4_02_adr[16:0],io_ddr4_02_ba[1:0],io_ddr4_02_bg[1:0],io_ddr4_02_ck_c,io_ddr4_02_ck_t,io_ddr4_02_cke,io_ddr4_02_cs_n,io_ddr4_02_dq[71:0],io_ddr4_02_dqs_c[17:0],io_ddr4_02_dqs_t[17:0],io_ddr4_02_odt,io_ddr4_02_par,io_ddr4_02_reset_n,io_ddr4_03_act_n,io_ddr4_03_adr[16:0],io_ddr4_03_ba[1:0],io_ddr4_03_bg[1:0],io_ddr4_03_ck_c,io_ddr4_03_ck_t,io_ddr4_03_cke,io_ddr4_03_cs_n,io_ddr4_03_dq[71:0],io_ddr4_03_dqs_c[17:0],io_ddr4_03_dqs_t[17:0],io_ddr4_03_odt,io_ddr4_03_par,io_ddr4_03_reset_n,io_gt_qsfp_00_grx_n[3:0],io_gt_qsfp_00_grx_p[3:0],io_gt_qsfp_00_gtx_n[3:0],io_gt_qsfp_00_gtx_p[3:0],io_gt_qsfp_01_grx_n[3:0],io_gt_qsfp_01_grx_p[3:0],io_gt_qsfp_01_gtx_n[3:0],io_gt_qsfp_01_gtx_p[3:0],plp_m_data_ddr4_calib_complete_00[0:0],plp_m_irq_kernel_00[127:0],plp_s_aclk_ctrl_00,plp_s_aclk_data_u2s_00,plp_s_aclk_freerun_ref_00,plp_s_aclk_pcie_user_00,plp_s_aresetn_ctrl_00[0:0],plp_s_aresetn_data_u2s_00[0:0],plp_s_aresetn_pcie_user_00[0:0],plp_s_data_satellite_ctrl_data_00[3:0]" */;
  output [38:0]PLP_M_AXI_DATA_C2H_00_araddr;
  output [1:0]PLP_M_AXI_DATA_C2H_00_arburst;
  output [3:0]PLP_M_AXI_DATA_C2H_00_arcache;
  output [3:0]PLP_M_AXI_DATA_C2H_00_arid;
  output [7:0]PLP_M_AXI_DATA_C2H_00_arlen;
  output [0:0]PLP_M_AXI_DATA_C2H_00_arlock;
  output [2:0]PLP_M_AXI_DATA_C2H_00_arprot;
  input PLP_M_AXI_DATA_C2H_00_arready;
  output PLP_M_AXI_DATA_C2H_00_arvalid;
  output [38:0]PLP_M_AXI_DATA_C2H_00_awaddr;
  output [1:0]PLP_M_AXI_DATA_C2H_00_awburst;
  output [3:0]PLP_M_AXI_DATA_C2H_00_awcache;
  output [3:0]PLP_M_AXI_DATA_C2H_00_awid;
  output [7:0]PLP_M_AXI_DATA_C2H_00_awlen;
  output [0:0]PLP_M_AXI_DATA_C2H_00_awlock;
  output [2:0]PLP_M_AXI_DATA_C2H_00_awprot;
  input PLP_M_AXI_DATA_C2H_00_awready;
  output PLP_M_AXI_DATA_C2H_00_awvalid;
  input [3:0]PLP_M_AXI_DATA_C2H_00_bid;
  output PLP_M_AXI_DATA_C2H_00_bready;
  input [1:0]PLP_M_AXI_DATA_C2H_00_bresp;
  input PLP_M_AXI_DATA_C2H_00_bvalid;
  input [511:0]PLP_M_AXI_DATA_C2H_00_rdata;
  input [3:0]PLP_M_AXI_DATA_C2H_00_rid;
  input PLP_M_AXI_DATA_C2H_00_rlast;
  output PLP_M_AXI_DATA_C2H_00_rready;
  input [1:0]PLP_M_AXI_DATA_C2H_00_rresp;
  input PLP_M_AXI_DATA_C2H_00_rvalid;
  output [511:0]PLP_M_AXI_DATA_C2H_00_wdata;
  output PLP_M_AXI_DATA_C2H_00_wlast;
  input PLP_M_AXI_DATA_C2H_00_wready;
  output [63:0]PLP_M_AXI_DATA_C2H_00_wstrb;
  output PLP_M_AXI_DATA_C2H_00_wvalid;
  output [38:0]PLP_M_AXI_DATA_U2S_00_araddr;
  output [1:0]PLP_M_AXI_DATA_U2S_00_arburst;
  output [3:0]PLP_M_AXI_DATA_U2S_00_arcache;
  output [3:0]PLP_M_AXI_DATA_U2S_00_arid;
  output [7:0]PLP_M_AXI_DATA_U2S_00_arlen;
  output [0:0]PLP_M_AXI_DATA_U2S_00_arlock;
  output [2:0]PLP_M_AXI_DATA_U2S_00_arprot;
  input PLP_M_AXI_DATA_U2S_00_arready;
  output PLP_M_AXI_DATA_U2S_00_arvalid;
  output [38:0]PLP_M_AXI_DATA_U2S_00_awaddr;
  output [1:0]PLP_M_AXI_DATA_U2S_00_awburst;
  output [3:0]PLP_M_AXI_DATA_U2S_00_awcache;
  output [3:0]PLP_M_AXI_DATA_U2S_00_awid;
  output [7:0]PLP_M_AXI_DATA_U2S_00_awlen;
  output [0:0]PLP_M_AXI_DATA_U2S_00_awlock;
  output [2:0]PLP_M_AXI_DATA_U2S_00_awprot;
  input PLP_M_AXI_DATA_U2S_00_awready;
  output PLP_M_AXI_DATA_U2S_00_awvalid;
  input [3:0]PLP_M_AXI_DATA_U2S_00_bid;
  output PLP_M_AXI_DATA_U2S_00_bready;
  input [1:0]PLP_M_AXI_DATA_U2S_00_bresp;
  input PLP_M_AXI_DATA_U2S_00_bvalid;
  input [511:0]PLP_M_AXI_DATA_U2S_00_rdata;
  input [3:0]PLP_M_AXI_DATA_U2S_00_rid;
  input PLP_M_AXI_DATA_U2S_00_rlast;
  output PLP_M_AXI_DATA_U2S_00_rready;
  input [1:0]PLP_M_AXI_DATA_U2S_00_rresp;
  input PLP_M_AXI_DATA_U2S_00_rvalid;
  output [511:0]PLP_M_AXI_DATA_U2S_00_wdata;
  output PLP_M_AXI_DATA_U2S_00_wlast;
  input PLP_M_AXI_DATA_U2S_00_wready;
  output [63:0]PLP_M_AXI_DATA_U2S_00_wstrb;
  output PLP_M_AXI_DATA_U2S_00_wvalid;
  input [23:0]PLP_S_AXI_CTRL_MGMT_00_araddr;
  input [2:0]PLP_S_AXI_CTRL_MGMT_00_arprot;
  output PLP_S_AXI_CTRL_MGMT_00_arready;
  input PLP_S_AXI_CTRL_MGMT_00_arvalid;
  input [23:0]PLP_S_AXI_CTRL_MGMT_00_awaddr;
  input [2:0]PLP_S_AXI_CTRL_MGMT_00_awprot;
  output PLP_S_AXI_CTRL_MGMT_00_awready;
  input PLP_S_AXI_CTRL_MGMT_00_awvalid;
  input PLP_S_AXI_CTRL_MGMT_00_bready;
  output [1:0]PLP_S_AXI_CTRL_MGMT_00_bresp;
  output PLP_S_AXI_CTRL_MGMT_00_bvalid;
  output [31:0]PLP_S_AXI_CTRL_MGMT_00_rdata;
  input PLP_S_AXI_CTRL_MGMT_00_rready;
  output [1:0]PLP_S_AXI_CTRL_MGMT_00_rresp;
  output PLP_S_AXI_CTRL_MGMT_00_rvalid;
  input [31:0]PLP_S_AXI_CTRL_MGMT_00_wdata;
  output PLP_S_AXI_CTRL_MGMT_00_wready;
  input [3:0]PLP_S_AXI_CTRL_MGMT_00_wstrb;
  input PLP_S_AXI_CTRL_MGMT_00_wvalid;
  input [23:0]PLP_S_AXI_CTRL_MGMT_01_araddr;
  input [2:0]PLP_S_AXI_CTRL_MGMT_01_arprot;
  output PLP_S_AXI_CTRL_MGMT_01_arready;
  input PLP_S_AXI_CTRL_MGMT_01_arvalid;
  input [23:0]PLP_S_AXI_CTRL_MGMT_01_awaddr;
  input [2:0]PLP_S_AXI_CTRL_MGMT_01_awprot;
  output PLP_S_AXI_CTRL_MGMT_01_awready;
  input PLP_S_AXI_CTRL_MGMT_01_awvalid;
  input PLP_S_AXI_CTRL_MGMT_01_bready;
  output [1:0]PLP_S_AXI_CTRL_MGMT_01_bresp;
  output PLP_S_AXI_CTRL_MGMT_01_bvalid;
  output [31:0]PLP_S_AXI_CTRL_MGMT_01_rdata;
  input PLP_S_AXI_CTRL_MGMT_01_rready;
  output [1:0]PLP_S_AXI_CTRL_MGMT_01_rresp;
  output PLP_S_AXI_CTRL_MGMT_01_rvalid;
  input [31:0]PLP_S_AXI_CTRL_MGMT_01_wdata;
  output PLP_S_AXI_CTRL_MGMT_01_wready;
  input [3:0]PLP_S_AXI_CTRL_MGMT_01_wstrb;
  input PLP_S_AXI_CTRL_MGMT_01_wvalid;
  input [24:0]PLP_S_AXI_CTRL_USER_00_araddr;
  input [2:0]PLP_S_AXI_CTRL_USER_00_arprot;
  output PLP_S_AXI_CTRL_USER_00_arready;
  input PLP_S_AXI_CTRL_USER_00_arvalid;
  input [24:0]PLP_S_AXI_CTRL_USER_00_awaddr;
  input [2:0]PLP_S_AXI_CTRL_USER_00_awprot;
  output PLP_S_AXI_CTRL_USER_00_awready;
  input PLP_S_AXI_CTRL_USER_00_awvalid;
  input PLP_S_AXI_CTRL_USER_00_bready;
  output [1:0]PLP_S_AXI_CTRL_USER_00_bresp;
  output PLP_S_AXI_CTRL_USER_00_bvalid;
  output [31:0]PLP_S_AXI_CTRL_USER_00_rdata;
  input PLP_S_AXI_CTRL_USER_00_rready;
  output [1:0]PLP_S_AXI_CTRL_USER_00_rresp;
  output PLP_S_AXI_CTRL_USER_00_rvalid;
  input [31:0]PLP_S_AXI_CTRL_USER_00_wdata;
  output PLP_S_AXI_CTRL_USER_00_wready;
  input [3:0]PLP_S_AXI_CTRL_USER_00_wstrb;
  input PLP_S_AXI_CTRL_USER_00_wvalid;
  input [24:0]PLP_S_AXI_CTRL_USER_01_araddr;
  input [2:0]PLP_S_AXI_CTRL_USER_01_arprot;
  output PLP_S_AXI_CTRL_USER_01_arready;
  input PLP_S_AXI_CTRL_USER_01_arvalid;
  input [24:0]PLP_S_AXI_CTRL_USER_01_awaddr;
  input [2:0]PLP_S_AXI_CTRL_USER_01_awprot;
  output PLP_S_AXI_CTRL_USER_01_awready;
  input PLP_S_AXI_CTRL_USER_01_awvalid;
  input PLP_S_AXI_CTRL_USER_01_bready;
  output [1:0]PLP_S_AXI_CTRL_USER_01_bresp;
  output PLP_S_AXI_CTRL_USER_01_bvalid;
  output [31:0]PLP_S_AXI_CTRL_USER_01_rdata;
  input PLP_S_AXI_CTRL_USER_01_rready;
  output [1:0]PLP_S_AXI_CTRL_USER_01_rresp;
  output PLP_S_AXI_CTRL_USER_01_rvalid;
  input [31:0]PLP_S_AXI_CTRL_USER_01_wdata;
  output PLP_S_AXI_CTRL_USER_01_wready;
  input [3:0]PLP_S_AXI_CTRL_USER_01_wstrb;
  input PLP_S_AXI_CTRL_USER_01_wvalid;
  input [24:0]PLP_S_AXI_CTRL_USER_02_araddr;
  input [2:0]PLP_S_AXI_CTRL_USER_02_arprot;
  output PLP_S_AXI_CTRL_USER_02_arready;
  input PLP_S_AXI_CTRL_USER_02_arvalid;
  input [24:0]PLP_S_AXI_CTRL_USER_02_awaddr;
  input [2:0]PLP_S_AXI_CTRL_USER_02_awprot;
  output PLP_S_AXI_CTRL_USER_02_awready;
  input PLP_S_AXI_CTRL_USER_02_awvalid;
  input PLP_S_AXI_CTRL_USER_02_bready;
  output [1:0]PLP_S_AXI_CTRL_USER_02_bresp;
  output PLP_S_AXI_CTRL_USER_02_bvalid;
  output [31:0]PLP_S_AXI_CTRL_USER_02_rdata;
  input PLP_S_AXI_CTRL_USER_02_rready;
  output [1:0]PLP_S_AXI_CTRL_USER_02_rresp;
  output PLP_S_AXI_CTRL_USER_02_rvalid;
  input [31:0]PLP_S_AXI_CTRL_USER_02_wdata;
  output PLP_S_AXI_CTRL_USER_02_wready;
  input [3:0]PLP_S_AXI_CTRL_USER_02_wstrb;
  input PLP_S_AXI_CTRL_USER_02_wvalid;
  input [24:0]PLP_S_AXI_CTRL_USER_03_araddr;
  input [2:0]PLP_S_AXI_CTRL_USER_03_arprot;
  output PLP_S_AXI_CTRL_USER_03_arready;
  input PLP_S_AXI_CTRL_USER_03_arvalid;
  input [24:0]PLP_S_AXI_CTRL_USER_03_awaddr;
  input [2:0]PLP_S_AXI_CTRL_USER_03_awprot;
  output PLP_S_AXI_CTRL_USER_03_awready;
  input PLP_S_AXI_CTRL_USER_03_awvalid;
  input PLP_S_AXI_CTRL_USER_03_bready;
  output [1:0]PLP_S_AXI_CTRL_USER_03_bresp;
  output PLP_S_AXI_CTRL_USER_03_bvalid;
  output [31:0]PLP_S_AXI_CTRL_USER_03_rdata;
  input PLP_S_AXI_CTRL_USER_03_rready;
  output [1:0]PLP_S_AXI_CTRL_USER_03_rresp;
  output PLP_S_AXI_CTRL_USER_03_rvalid;
  input [31:0]PLP_S_AXI_CTRL_USER_03_wdata;
  output PLP_S_AXI_CTRL_USER_03_wready;
  input [3:0]PLP_S_AXI_CTRL_USER_03_wstrb;
  input PLP_S_AXI_CTRL_USER_03_wvalid;
  input [24:0]PLP_S_AXI_CTRL_USER_DEBUG_00_araddr;
  input [2:0]PLP_S_AXI_CTRL_USER_DEBUG_00_arprot;
  output PLP_S_AXI_CTRL_USER_DEBUG_00_arready;
  input PLP_S_AXI_CTRL_USER_DEBUG_00_arvalid;
  input [24:0]PLP_S_AXI_CTRL_USER_DEBUG_00_awaddr;
  input [2:0]PLP_S_AXI_CTRL_USER_DEBUG_00_awprot;
  output PLP_S_AXI_CTRL_USER_DEBUG_00_awready;
  input PLP_S_AXI_CTRL_USER_DEBUG_00_awvalid;
  input PLP_S_AXI_CTRL_USER_DEBUG_00_bready;
  output [1:0]PLP_S_AXI_CTRL_USER_DEBUG_00_bresp;
  output PLP_S_AXI_CTRL_USER_DEBUG_00_bvalid;
  output [31:0]PLP_S_AXI_CTRL_USER_DEBUG_00_rdata;
  input PLP_S_AXI_CTRL_USER_DEBUG_00_rready;
  output [1:0]PLP_S_AXI_CTRL_USER_DEBUG_00_rresp;
  output PLP_S_AXI_CTRL_USER_DEBUG_00_rvalid;
  input [31:0]PLP_S_AXI_CTRL_USER_DEBUG_00_wdata;
  output PLP_S_AXI_CTRL_USER_DEBUG_00_wready;
  input [3:0]PLP_S_AXI_CTRL_USER_DEBUG_00_wstrb;
  input PLP_S_AXI_CTRL_USER_DEBUG_00_wvalid;
  input [38:0]PLP_S_AXI_DATA_H2C_00_araddr;
  input [1:0]PLP_S_AXI_DATA_H2C_00_arburst;
  input [3:0]PLP_S_AXI_DATA_H2C_00_arcache;
  input [3:0]PLP_S_AXI_DATA_H2C_00_arid;
  input [7:0]PLP_S_AXI_DATA_H2C_00_arlen;
  input [0:0]PLP_S_AXI_DATA_H2C_00_arlock;
  input [2:0]PLP_S_AXI_DATA_H2C_00_arprot;
  output PLP_S_AXI_DATA_H2C_00_arready;
  input PLP_S_AXI_DATA_H2C_00_arvalid;
  input [38:0]PLP_S_AXI_DATA_H2C_00_awaddr;
  input [1:0]PLP_S_AXI_DATA_H2C_00_awburst;
  input [3:0]PLP_S_AXI_DATA_H2C_00_awcache;
  input [3:0]PLP_S_AXI_DATA_H2C_00_awid;
  input [7:0]PLP_S_AXI_DATA_H2C_00_awlen;
  input [0:0]PLP_S_AXI_DATA_H2C_00_awlock;
  input [2:0]PLP_S_AXI_DATA_H2C_00_awprot;
  output PLP_S_AXI_DATA_H2C_00_awready;
  input PLP_S_AXI_DATA_H2C_00_awvalid;
  output [3:0]PLP_S_AXI_DATA_H2C_00_bid;
  input PLP_S_AXI_DATA_H2C_00_bready;
  output [1:0]PLP_S_AXI_DATA_H2C_00_bresp;
  output PLP_S_AXI_DATA_H2C_00_bvalid;
  output [511:0]PLP_S_AXI_DATA_H2C_00_rdata;
  output [3:0]PLP_S_AXI_DATA_H2C_00_rid;
  output PLP_S_AXI_DATA_H2C_00_rlast;
  input PLP_S_AXI_DATA_H2C_00_rready;
  output [1:0]PLP_S_AXI_DATA_H2C_00_rresp;
  output PLP_S_AXI_DATA_H2C_00_rvalid;
  input [511:0]PLP_S_AXI_DATA_H2C_00_wdata;
  input PLP_S_AXI_DATA_H2C_00_wlast;
  output PLP_S_AXI_DATA_H2C_00_wready;
  input [63:0]PLP_S_AXI_DATA_H2C_00_wstrb;
  input PLP_S_AXI_DATA_H2C_00_wvalid;
  input [38:0]PLP_S_AXI_DATA_H2C_01_araddr;
  input [1:0]PLP_S_AXI_DATA_H2C_01_arburst;
  input [3:0]PLP_S_AXI_DATA_H2C_01_arcache;
  input [3:0]PLP_S_AXI_DATA_H2C_01_arid;
  input [7:0]PLP_S_AXI_DATA_H2C_01_arlen;
  input [0:0]PLP_S_AXI_DATA_H2C_01_arlock;
  input [2:0]PLP_S_AXI_DATA_H2C_01_arprot;
  output PLP_S_AXI_DATA_H2C_01_arready;
  input PLP_S_AXI_DATA_H2C_01_arvalid;
  input [38:0]PLP_S_AXI_DATA_H2C_01_awaddr;
  input [1:0]PLP_S_AXI_DATA_H2C_01_awburst;
  input [3:0]PLP_S_AXI_DATA_H2C_01_awcache;
  input [3:0]PLP_S_AXI_DATA_H2C_01_awid;
  input [7:0]PLP_S_AXI_DATA_H2C_01_awlen;
  input [0:0]PLP_S_AXI_DATA_H2C_01_awlock;
  input [2:0]PLP_S_AXI_DATA_H2C_01_awprot;
  output PLP_S_AXI_DATA_H2C_01_awready;
  input PLP_S_AXI_DATA_H2C_01_awvalid;
  output [3:0]PLP_S_AXI_DATA_H2C_01_bid;
  input PLP_S_AXI_DATA_H2C_01_bready;
  output [1:0]PLP_S_AXI_DATA_H2C_01_bresp;
  output PLP_S_AXI_DATA_H2C_01_bvalid;
  output [511:0]PLP_S_AXI_DATA_H2C_01_rdata;
  output [3:0]PLP_S_AXI_DATA_H2C_01_rid;
  output PLP_S_AXI_DATA_H2C_01_rlast;
  input PLP_S_AXI_DATA_H2C_01_rready;
  output [1:0]PLP_S_AXI_DATA_H2C_01_rresp;
  output PLP_S_AXI_DATA_H2C_01_rvalid;
  input [511:0]PLP_S_AXI_DATA_H2C_01_wdata;
  input PLP_S_AXI_DATA_H2C_01_wlast;
  output PLP_S_AXI_DATA_H2C_01_wready;
  input [63:0]PLP_S_AXI_DATA_H2C_01_wstrb;
  input PLP_S_AXI_DATA_H2C_01_wvalid;
  input [38:0]PLP_S_AXI_DATA_H2C_02_araddr;
  input [1:0]PLP_S_AXI_DATA_H2C_02_arburst;
  input [3:0]PLP_S_AXI_DATA_H2C_02_arcache;
  input [3:0]PLP_S_AXI_DATA_H2C_02_arid;
  input [7:0]PLP_S_AXI_DATA_H2C_02_arlen;
  input [0:0]PLP_S_AXI_DATA_H2C_02_arlock;
  input [2:0]PLP_S_AXI_DATA_H2C_02_arprot;
  output PLP_S_AXI_DATA_H2C_02_arready;
  input PLP_S_AXI_DATA_H2C_02_arvalid;
  input [38:0]PLP_S_AXI_DATA_H2C_02_awaddr;
  input [1:0]PLP_S_AXI_DATA_H2C_02_awburst;
  input [3:0]PLP_S_AXI_DATA_H2C_02_awcache;
  input [3:0]PLP_S_AXI_DATA_H2C_02_awid;
  input [7:0]PLP_S_AXI_DATA_H2C_02_awlen;
  input [0:0]PLP_S_AXI_DATA_H2C_02_awlock;
  input [2:0]PLP_S_AXI_DATA_H2C_02_awprot;
  output PLP_S_AXI_DATA_H2C_02_awready;
  input PLP_S_AXI_DATA_H2C_02_awvalid;
  output [3:0]PLP_S_AXI_DATA_H2C_02_bid;
  input PLP_S_AXI_DATA_H2C_02_bready;
  output [1:0]PLP_S_AXI_DATA_H2C_02_bresp;
  output PLP_S_AXI_DATA_H2C_02_bvalid;
  output [511:0]PLP_S_AXI_DATA_H2C_02_rdata;
  output [3:0]PLP_S_AXI_DATA_H2C_02_rid;
  output PLP_S_AXI_DATA_H2C_02_rlast;
  input PLP_S_AXI_DATA_H2C_02_rready;
  output [1:0]PLP_S_AXI_DATA_H2C_02_rresp;
  output PLP_S_AXI_DATA_H2C_02_rvalid;
  input [511:0]PLP_S_AXI_DATA_H2C_02_wdata;
  input PLP_S_AXI_DATA_H2C_02_wlast;
  output PLP_S_AXI_DATA_H2C_02_wready;
  input [63:0]PLP_S_AXI_DATA_H2C_02_wstrb;
  input PLP_S_AXI_DATA_H2C_02_wvalid;
  input [38:0]PLP_S_AXI_DATA_H2C_03_araddr;
  input [1:0]PLP_S_AXI_DATA_H2C_03_arburst;
  input [3:0]PLP_S_AXI_DATA_H2C_03_arcache;
  input [3:0]PLP_S_AXI_DATA_H2C_03_arid;
  input [7:0]PLP_S_AXI_DATA_H2C_03_arlen;
  input [0:0]PLP_S_AXI_DATA_H2C_03_arlock;
  input [2:0]PLP_S_AXI_DATA_H2C_03_arprot;
  output PLP_S_AXI_DATA_H2C_03_arready;
  input PLP_S_AXI_DATA_H2C_03_arvalid;
  input [38:0]PLP_S_AXI_DATA_H2C_03_awaddr;
  input [1:0]PLP_S_AXI_DATA_H2C_03_awburst;
  input [3:0]PLP_S_AXI_DATA_H2C_03_awcache;
  input [3:0]PLP_S_AXI_DATA_H2C_03_awid;
  input [7:0]PLP_S_AXI_DATA_H2C_03_awlen;
  input [0:0]PLP_S_AXI_DATA_H2C_03_awlock;
  input [2:0]PLP_S_AXI_DATA_H2C_03_awprot;
  output PLP_S_AXI_DATA_H2C_03_awready;
  input PLP_S_AXI_DATA_H2C_03_awvalid;
  output [3:0]PLP_S_AXI_DATA_H2C_03_bid;
  input PLP_S_AXI_DATA_H2C_03_bready;
  output [1:0]PLP_S_AXI_DATA_H2C_03_bresp;
  output PLP_S_AXI_DATA_H2C_03_bvalid;
  output [511:0]PLP_S_AXI_DATA_H2C_03_rdata;
  output [3:0]PLP_S_AXI_DATA_H2C_03_rid;
  output PLP_S_AXI_DATA_H2C_03_rlast;
  input PLP_S_AXI_DATA_H2C_03_rready;
  output [1:0]PLP_S_AXI_DATA_H2C_03_rresp;
  output PLP_S_AXI_DATA_H2C_03_rvalid;
  input [511:0]PLP_S_AXI_DATA_H2C_03_wdata;
  input PLP_S_AXI_DATA_H2C_03_wlast;
  output PLP_S_AXI_DATA_H2C_03_wready;
  input [63:0]PLP_S_AXI_DATA_H2C_03_wstrb;
  input PLP_S_AXI_DATA_H2C_03_wvalid;
  input io_clk_ddr4_00_clk_n;
  input io_clk_ddr4_00_clk_p;
  input io_clk_ddr4_02_clk_n;
  input io_clk_ddr4_02_clk_p;
  input io_clk_ddr4_03_clk_n;
  input io_clk_ddr4_03_clk_p;
  input io_clk_qsfp_refclka_00_clk_n;
  input io_clk_qsfp_refclka_00_clk_p;
  input io_clk_qsfp_refclka_01_clk_n;
  input io_clk_qsfp_refclka_01_clk_p;
  input io_clk_qsfp_refclkb_00_clk_n;
  input io_clk_qsfp_refclkb_00_clk_p;
  input io_clk_qsfp_refclkb_01_clk_n;
  input io_clk_qsfp_refclkb_01_clk_p;
  output io_ddr4_00_act_n;
  output [16:0]io_ddr4_00_adr;
  output [1:0]io_ddr4_00_ba;
  output [1:0]io_ddr4_00_bg;
  output io_ddr4_00_ck_c;
  output io_ddr4_00_ck_t;
  output io_ddr4_00_cke;
  output io_ddr4_00_cs_n;
  inout [71:0]io_ddr4_00_dq;
  inout [17:0]io_ddr4_00_dqs_c;
  inout [17:0]io_ddr4_00_dqs_t;
  output io_ddr4_00_odt;
  output io_ddr4_00_par;
  output io_ddr4_00_reset_n;
  output io_ddr4_02_act_n;
  output [16:0]io_ddr4_02_adr;
  output [1:0]io_ddr4_02_ba;
  output [1:0]io_ddr4_02_bg;
  output io_ddr4_02_ck_c;
  output io_ddr4_02_ck_t;
  output io_ddr4_02_cke;
  output io_ddr4_02_cs_n;
  inout [71:0]io_ddr4_02_dq;
  inout [17:0]io_ddr4_02_dqs_c;
  inout [17:0]io_ddr4_02_dqs_t;
  output io_ddr4_02_odt;
  output io_ddr4_02_par;
  output io_ddr4_02_reset_n;
  output io_ddr4_03_act_n;
  output [16:0]io_ddr4_03_adr;
  output [1:0]io_ddr4_03_ba;
  output [1:0]io_ddr4_03_bg;
  output io_ddr4_03_ck_c;
  output io_ddr4_03_ck_t;
  output io_ddr4_03_cke;
  output io_ddr4_03_cs_n;
  inout [71:0]io_ddr4_03_dq;
  inout [17:0]io_ddr4_03_dqs_c;
  inout [17:0]io_ddr4_03_dqs_t;
  output io_ddr4_03_odt;
  output io_ddr4_03_par;
  output io_ddr4_03_reset_n;
  input [3:0]io_gt_qsfp_00_grx_n;
  input [3:0]io_gt_qsfp_00_grx_p;
  output [3:0]io_gt_qsfp_00_gtx_n;
  output [3:0]io_gt_qsfp_00_gtx_p;
  input [3:0]io_gt_qsfp_01_grx_n;
  input [3:0]io_gt_qsfp_01_grx_p;
  output [3:0]io_gt_qsfp_01_gtx_n;
  output [3:0]io_gt_qsfp_01_gtx_p;
  output [0:0]plp_m_data_ddr4_calib_complete_00;
  output [127:0]plp_m_irq_kernel_00;
  input plp_s_aclk_ctrl_00;
  input plp_s_aclk_data_u2s_00;
  input plp_s_aclk_freerun_ref_00;
  input plp_s_aclk_pcie_user_00;
  input [0:0]plp_s_aresetn_ctrl_00;
  input [0:0]plp_s_aresetn_data_u2s_00;
  input [0:0]plp_s_aresetn_pcie_user_00;
  input [3:0]plp_s_data_satellite_ctrl_data_00;
endmodule
