<profile>

<section name = "Vivado HLS Report for 'IdentityGather'" level="0">
<item name = "Date">Mon Feb 20 12:10:50 2023
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">layernorm_kern29</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu19eg-ffvc1760-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 1.838, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 244, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 417, -</column>
<column name="Register">-, -, 1757, -, -</column>
<specialColumn name="Available">1968, 1968, 1045440, 522720, 128</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="iter_fu_342_p2">+, 0, 0, 55, 48, 1</column>
<column name="ret_V_fu_321_p2">-, 0, 0, 30, 23, 23</column>
<column name="ap_block_state2_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="in_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="in_V_dest_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_V_dest_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="in_V_id_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_V_id_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="in_V_last_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_V_last_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="in_V_user_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_V_user_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_0_V_id_V1_status">and, 0, 0, 2, 1, 1</column>
<column name="out_1_V_id_V1_status">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_337_p2">icmp, 0, 0, 24, 48, 48</column>
<column name="grp_fu_287_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="in_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="in_V_dest_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="in_V_id_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="in_V_last_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="in_V_user_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_3_fu_331_p2">or, 0, 0, 48, 48, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="i_op_assign_reg_247">9, 2, 48, 96</column>
<column name="in_V_data_V_0_data_out">9, 2, 512, 1024</column>
<column name="in_V_data_V_0_state">15, 3, 2, 6</column>
<column name="in_V_dest_V_0_data_out">9, 2, 8, 16</column>
<column name="in_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="in_V_id_V_0_data_out">9, 2, 8, 16</column>
<column name="in_V_id_V_0_state">15, 3, 2, 6</column>
<column name="in_V_last_V_0_data_out">9, 2, 1, 2</column>
<column name="in_V_last_V_0_state">15, 3, 2, 6</column>
<column name="in_V_user_V_0_data_out">9, 2, 16, 32</column>
<column name="in_V_user_V_0_state">15, 3, 2, 6</column>
<column name="in_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_0_V_data_V_blk_n">9, 2, 1, 2</column>
<column name="out_0_V_data_V_din">15, 3, 512, 1536</column>
<column name="out_0_V_dest_V_blk_n">9, 2, 1, 2</column>
<column name="out_0_V_dest_V_din">15, 3, 8, 24</column>
<column name="out_0_V_id_V_blk_n">9, 2, 1, 2</column>
<column name="out_0_V_id_V_din">15, 3, 8, 24</column>
<column name="out_0_V_last_V_blk_n">9, 2, 1, 2</column>
<column name="out_0_V_last_V_din">15, 3, 1, 3</column>
<column name="out_0_V_user_V_blk_n">9, 2, 1, 2</column>
<column name="out_0_V_user_V_din">15, 3, 16, 48</column>
<column name="out_1_V_data_V_blk_n">9, 2, 1, 2</column>
<column name="out_1_V_data_V_din">15, 3, 512, 1536</column>
<column name="out_1_V_dest_V_blk_n">9, 2, 1, 2</column>
<column name="out_1_V_dest_V_din">15, 3, 8, 24</column>
<column name="out_1_V_id_V_blk_n">9, 2, 1, 2</column>
<column name="out_1_V_last_V_blk_n">9, 2, 1, 2</column>
<column name="out_1_V_last_V_din">15, 3, 1, 3</column>
<column name="out_1_V_user_V_blk_n">9, 2, 1, 2</column>
<column name="out_1_V_user_V_din">15, 3, 16, 48</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_op_assign_reg_247">48, 0, 48, 0</column>
<column name="in_V_data_V_0_payload_A">512, 0, 512, 0</column>
<column name="in_V_data_V_0_payload_B">512, 0, 512, 0</column>
<column name="in_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_V_data_V_0_state">2, 0, 2, 0</column>
<column name="in_V_dest_V_0_payload_A">8, 0, 8, 0</column>
<column name="in_V_dest_V_0_payload_B">8, 0, 8, 0</column>
<column name="in_V_dest_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_V_dest_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="in_V_id_V_0_payload_A">8, 0, 8, 0</column>
<column name="in_V_id_V_0_payload_B">8, 0, 8, 0</column>
<column name="in_V_id_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_V_id_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_V_id_V_0_state">2, 0, 2, 0</column>
<column name="in_V_last_V_0_payload_A">1, 0, 1, 0</column>
<column name="in_V_last_V_0_payload_B">1, 0, 1, 0</column>
<column name="in_V_last_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_V_last_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_V_last_V_0_state">2, 0, 2, 0</column>
<column name="in_V_user_V_0_payload_A">16, 0, 16, 0</column>
<column name="in_V_user_V_0_payload_B">16, 0, 16, 0</column>
<column name="in_V_user_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_V_user_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_V_user_V_0_state">2, 0, 2, 0</column>
<column name="ret_V_3_reg_351">46, 0, 48, 2</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_12_reg_394">1, 0, 1, 0</column>
<column name="tmp_data_V_12_reg_365">512, 0, 512, 0</column>
<column name="tmp_dest_V_4_reg_376">8, 0, 8, 0</column>
<column name="tmp_id_V_1_reg_371">8, 0, 8, 0</column>
<column name="tmp_last_V_1_reg_388">1, 0, 1, 0</column>
<column name="tmp_user_V_3_reg_382">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, IdentityGather, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, IdentityGather, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, IdentityGather, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, IdentityGather, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, IdentityGather, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, IdentityGather, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, IdentityGather, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, IdentityGather, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, IdentityGather, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, IdentityGather, return value</column>
<column name="in_r_TDATA">in, 512, axis, in_V_data_V, pointer</column>
<column name="in_r_TVALID">in, 1, axis, in_V_last_V, pointer</column>
<column name="in_r_TREADY">out, 1, axis, in_V_last_V, pointer</column>
<column name="in_r_TLAST">in, 1, axis, in_V_last_V, pointer</column>
<column name="in_r_TID">in, 8, axis, in_V_id_V, pointer</column>
<column name="in_r_TDEST">in, 8, axis, in_V_dest_V, pointer</column>
<column name="in_r_TUSER">in, 16, axis, in_V_user_V, pointer</column>
<column name="out_0_V_data_V_din">out, 512, ap_fifo, out_0_V_data_V, pointer</column>
<column name="out_0_V_data_V_full_n">in, 1, ap_fifo, out_0_V_data_V, pointer</column>
<column name="out_0_V_data_V_write">out, 1, ap_fifo, out_0_V_data_V, pointer</column>
<column name="out_1_V_data_V_din">out, 512, ap_fifo, out_1_V_data_V, pointer</column>
<column name="out_1_V_data_V_full_n">in, 1, ap_fifo, out_1_V_data_V, pointer</column>
<column name="out_1_V_data_V_write">out, 1, ap_fifo, out_1_V_data_V, pointer</column>
<column name="out_0_V_id_V_din">out, 8, ap_fifo, out_0_V_id_V, pointer</column>
<column name="out_0_V_id_V_full_n">in, 1, ap_fifo, out_0_V_id_V, pointer</column>
<column name="out_0_V_id_V_write">out, 1, ap_fifo, out_0_V_id_V, pointer</column>
<column name="out_1_V_id_V_din">out, 8, ap_fifo, out_1_V_id_V, pointer</column>
<column name="out_1_V_id_V_full_n">in, 1, ap_fifo, out_1_V_id_V, pointer</column>
<column name="out_1_V_id_V_write">out, 1, ap_fifo, out_1_V_id_V, pointer</column>
<column name="out_0_V_dest_V_din">out, 8, ap_fifo, out_0_V_dest_V, pointer</column>
<column name="out_0_V_dest_V_full_n">in, 1, ap_fifo, out_0_V_dest_V, pointer</column>
<column name="out_0_V_dest_V_write">out, 1, ap_fifo, out_0_V_dest_V, pointer</column>
<column name="out_1_V_dest_V_din">out, 8, ap_fifo, out_1_V_dest_V, pointer</column>
<column name="out_1_V_dest_V_full_n">in, 1, ap_fifo, out_1_V_dest_V, pointer</column>
<column name="out_1_V_dest_V_write">out, 1, ap_fifo, out_1_V_dest_V, pointer</column>
<column name="out_0_V_user_V_din">out, 16, ap_fifo, out_0_V_user_V, pointer</column>
<column name="out_0_V_user_V_full_n">in, 1, ap_fifo, out_0_V_user_V, pointer</column>
<column name="out_0_V_user_V_write">out, 1, ap_fifo, out_0_V_user_V, pointer</column>
<column name="out_1_V_user_V_din">out, 16, ap_fifo, out_1_V_user_V, pointer</column>
<column name="out_1_V_user_V_full_n">in, 1, ap_fifo, out_1_V_user_V, pointer</column>
<column name="out_1_V_user_V_write">out, 1, ap_fifo, out_1_V_user_V, pointer</column>
<column name="out_0_V_last_V_din">out, 1, ap_fifo, out_0_V_last_V, pointer</column>
<column name="out_0_V_last_V_full_n">in, 1, ap_fifo, out_0_V_last_V, pointer</column>
<column name="out_0_V_last_V_write">out, 1, ap_fifo, out_0_V_last_V, pointer</column>
<column name="out_1_V_last_V_din">out, 1, ap_fifo, out_1_V_last_V, pointer</column>
<column name="out_1_V_last_V_full_n">in, 1, ap_fifo, out_1_V_last_V, pointer</column>
<column name="out_1_V_last_V_write">out, 1, ap_fifo, out_1_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
