
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Lenovo/Desktop/50.002-master/Adder tester/work/planAhead/Adder tester/Adder tester.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/Lenovo/Desktop/50.002-master/Adder tester/work/planAhead/Adder tester/Adder tester.srcs/sources_1/imports/verilog/display_2.v" into library work
Parsing module <display_2>.
Analyzing Verilog file "C:/Users/Lenovo/Desktop/50.002-master/Adder tester/work/planAhead/Adder tester/Adder tester.srcs/sources_1/imports/verilog/delay_step1_3.v" into library work
Parsing module <delay_step1_3>.
Analyzing Verilog file "C:/Users/Lenovo/Desktop/50.002-master/Adder tester/work/planAhead/Adder tester/Adder tester.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <display_2>.

Elaborating module <delay_step1_3>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Lenovo/Desktop/50.002-master/Adder tester/work/planAhead/Adder tester/Adder tester.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <M_testresult_q>.
    Found 2-bit register for signal <M_controller_q>.
    Found 3-bit register for signal <abc>.
    Found finite state machine <FSM_0> for signal <M_controller_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <n0087> created at line 80.
    Found 2-bit adder for signal <io_led<17:16>> created at line 80.
    Found 3-bit adder for signal <M_testingvalue_q[2]_GND_1_o_add_9_OUT> created at line 100.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 63
    Found 1-bit tristate buffer for signal <avr_rx> created at line 63
    Found 2-bit comparator equal for signal <cs[1]_BUS_0003_equal_5_o> created at line 82
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/Lenovo/Desktop/50.002-master/Adder tester/work/planAhead/Adder tester/Adder tester.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <display_2>.
    Related source file is "C:/Users/Lenovo/Desktop/50.002-master/Adder tester/work/planAhead/Adder tester/Adder tester.srcs/sources_1/imports/verilog/display_2.v".
    Found 14-bit register for signal <M_counter_q>.
    Found 14-bit adder for signal <M_counter_d> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <display_2> synthesized.

Synthesizing Unit <delay_step1_3>.
    Related source file is "C:/Users/Lenovo/Desktop/50.002-master/Adder tester/work/planAhead/Adder tester/Adder tester.srcs/sources_1/imports/verilog/delay_step1_3.v".
    Found 29-bit register for signal <M_counter_q>.
    Found 1-bit register for signal <M_flip_q>.
    Found 29-bit adder for signal <M_counter_d> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <delay_step1_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 14-bit adder                                          : 1
 2-bit adder                                           : 2
 29-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 1
 14-bit register                                       : 1
 29-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 2-bit comparator equal                                : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 9
 14-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <delay_step1_3>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <delay_step1_3> synthesized (advanced).

Synthesizing (advanced) Unit <display_2>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <display_2> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into counter <M_testingvalue_q>: 1 register on signal <M_testingvalue_q>.
Unit <mojo_top_0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder carry in                                  : 1
# Counters                                             : 3
 14-bit up counter                                     : 1
 29-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Comparators                                          : 1
 2-bit comparator equal                                : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_controller_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 1.
FlipFlop M_controller_q_FSM_FFd1 has been replicated 2 time(s)
FlipFlop M_controller_q_FSM_FFd2 has been replicated 3 time(s)
FlipFlop M_testingvalue_q_0 has been replicated 2 time(s)
FlipFlop M_testingvalue_q_1 has been replicated 2 time(s)
FlipFlop M_testingvalue_q_2 has been replicated 2 time(s)
FlipFlop reset_cond/M_stage_q_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 73    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.503ns (Maximum Frequency: 285.469MHz)
   Minimum input arrival time before clock: 3.563ns
   Maximum output required time after clock: 6.118ns
   Maximum combinational path delay: 5.215ns

=========================================================================
