
Meteo_Station.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c604  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c8  0800c718  0800c718  0001c718  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbe0  0800cbe0  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800cbe0  0800cbe0  0001cbe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbe8  0800cbe8  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbe8  0800cbe8  0001cbe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cbec  0800cbec  0001cbec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800cbf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bac  200001ec  0800cddc  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d98  0800cddc  00021d98  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f679  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003dca  00000000  00000000  0003f88e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a18  00000000  00000000  00043658  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001878  00000000  00000000  00045070  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000062b9  00000000  00000000  000468e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014dce  00000000  00000000  0004cba1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009d879  00000000  00000000  0006196f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ff1e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ce8  00000000  00000000  000ff264  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001ec 	.word	0x200001ec
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c6fc 	.word	0x0800c6fc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f0 	.word	0x200001f0
 800014c:	0800c6fc 	.word	0x0800c6fc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_ldivmod>:
 8000b28:	b97b      	cbnz	r3, 8000b4a <__aeabi_ldivmod+0x22>
 8000b2a:	b972      	cbnz	r2, 8000b4a <__aeabi_ldivmod+0x22>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bfbe      	ittt	lt
 8000b30:	2000      	movlt	r0, #0
 8000b32:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b36:	e006      	blt.n	8000b46 <__aeabi_ldivmod+0x1e>
 8000b38:	bf08      	it	eq
 8000b3a:	2800      	cmpeq	r0, #0
 8000b3c:	bf1c      	itt	ne
 8000b3e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000b42:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b46:	f000 b9a7 	b.w	8000e98 <__aeabi_idiv0>
 8000b4a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b4e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b52:	2900      	cmp	r1, #0
 8000b54:	db09      	blt.n	8000b6a <__aeabi_ldivmod+0x42>
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	db1a      	blt.n	8000b90 <__aeabi_ldivmod+0x68>
 8000b5a:	f000 f835 	bl	8000bc8 <__udivmoddi4>
 8000b5e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b66:	b004      	add	sp, #16
 8000b68:	4770      	bx	lr
 8000b6a:	4240      	negs	r0, r0
 8000b6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	db1b      	blt.n	8000bac <__aeabi_ldivmod+0x84>
 8000b74:	f000 f828 	bl	8000bc8 <__udivmoddi4>
 8000b78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b80:	b004      	add	sp, #16
 8000b82:	4240      	negs	r0, r0
 8000b84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b88:	4252      	negs	r2, r2
 8000b8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b8e:	4770      	bx	lr
 8000b90:	4252      	negs	r2, r2
 8000b92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b96:	f000 f817 	bl	8000bc8 <__udivmoddi4>
 8000b9a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba2:	b004      	add	sp, #16
 8000ba4:	4240      	negs	r0, r0
 8000ba6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000baa:	4770      	bx	lr
 8000bac:	4252      	negs	r2, r2
 8000bae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bb2:	f000 f809 	bl	8000bc8 <__udivmoddi4>
 8000bb6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbe:	b004      	add	sp, #16
 8000bc0:	4252      	negs	r2, r2
 8000bc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	468c      	mov	ip, r1
 8000bce:	4604      	mov	r4, r0
 8000bd0:	9e08      	ldr	r6, [sp, #32]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14b      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4615      	mov	r5, r2
 8000bda:	d967      	bls.n	8000cac <__udivmoddi4+0xe4>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b14a      	cbz	r2, 8000bf6 <__udivmoddi4+0x2e>
 8000be2:	f1c2 0720 	rsb	r7, r2, #32
 8000be6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bea:	fa20 f707 	lsr.w	r7, r0, r7
 8000bee:	4095      	lsls	r5, r2
 8000bf0:	ea47 0c03 	orr.w	ip, r7, r3
 8000bf4:	4094      	lsls	r4, r2
 8000bf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bfa:	fbbc f7fe 	udiv	r7, ip, lr
 8000bfe:	fa1f f885 	uxth.w	r8, r5
 8000c02:	fb0e c317 	mls	r3, lr, r7, ip
 8000c06:	fb07 f908 	mul.w	r9, r7, r8
 8000c0a:	0c21      	lsrs	r1, r4, #16
 8000c0c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c10:	4599      	cmp	r9, r3
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x60>
 8000c14:	18eb      	adds	r3, r5, r3
 8000c16:	f107 31ff 	add.w	r1, r7, #4294967295	; 0xffffffff
 8000c1a:	f080 811c 	bcs.w	8000e56 <__udivmoddi4+0x28e>
 8000c1e:	4599      	cmp	r9, r3
 8000c20:	f240 8119 	bls.w	8000e56 <__udivmoddi4+0x28e>
 8000c24:	3f02      	subs	r7, #2
 8000c26:	442b      	add	r3, r5
 8000c28:	eba3 0309 	sub.w	r3, r3, r9
 8000c2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c34:	fb00 f108 	mul.w	r1, r0, r8
 8000c38:	b2a4      	uxth	r4, r4
 8000c3a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c3e:	42a1      	cmp	r1, r4
 8000c40:	d909      	bls.n	8000c56 <__udivmoddi4+0x8e>
 8000c42:	192c      	adds	r4, r5, r4
 8000c44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c48:	f080 8107 	bcs.w	8000e5a <__udivmoddi4+0x292>
 8000c4c:	42a1      	cmp	r1, r4
 8000c4e:	f240 8104 	bls.w	8000e5a <__udivmoddi4+0x292>
 8000c52:	3802      	subs	r0, #2
 8000c54:	442c      	add	r4, r5
 8000c56:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c5a:	2700      	movs	r7, #0
 8000c5c:	1a64      	subs	r4, r4, r1
 8000c5e:	b11e      	cbz	r6, 8000c68 <__udivmoddi4+0xa0>
 8000c60:	2300      	movs	r3, #0
 8000c62:	40d4      	lsrs	r4, r2
 8000c64:	e9c6 4300 	strd	r4, r3, [r6]
 8000c68:	4639      	mov	r1, r7
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0xbe>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	f000 80ec 	beq.w	8000e50 <__udivmoddi4+0x288>
 8000c78:	2700      	movs	r7, #0
 8000c7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c7e:	4638      	mov	r0, r7
 8000c80:	4639      	mov	r1, r7
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f783 	clz	r7, r3
 8000c8a:	2f00      	cmp	r7, #0
 8000c8c:	d148      	bne.n	8000d20 <__udivmoddi4+0x158>
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0xd0>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80fb 	bhi.w	8000e8e <__udivmoddi4+0x2c6>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469c      	mov	ip, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0e0      	beq.n	8000c68 <__udivmoddi4+0xa0>
 8000ca6:	e9c6 4c00 	strd	r4, ip, [r6]
 8000caa:	e7dd      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000cac:	b902      	cbnz	r2, 8000cb0 <__udivmoddi4+0xe8>
 8000cae:	deff      	udf	#255	; 0xff
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f040 808f 	bne.w	8000dd8 <__udivmoddi4+0x210>
 8000cba:	2701      	movs	r7, #1
 8000cbc:	1b49      	subs	r1, r1, r5
 8000cbe:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000cc2:	fa1f f985 	uxth.w	r9, r5
 8000cc6:	fbb1 fef8 	udiv	lr, r1, r8
 8000cca:	fb08 111e 	mls	r1, r8, lr, r1
 8000cce:	fb09 f00e 	mul.w	r0, r9, lr
 8000cd2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000cd6:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000cda:	4298      	cmp	r0, r3
 8000cdc:	d907      	bls.n	8000cee <__udivmoddi4+0x126>
 8000cde:	18eb      	adds	r3, r5, r3
 8000ce0:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8000ce4:	d202      	bcs.n	8000cec <__udivmoddi4+0x124>
 8000ce6:	4298      	cmp	r0, r3
 8000ce8:	f200 80cd 	bhi.w	8000e86 <__udivmoddi4+0x2be>
 8000cec:	468e      	mov	lr, r1
 8000cee:	1a1b      	subs	r3, r3, r0
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	fb09 f900 	mul.w	r9, r9, r0
 8000cfc:	b2a4      	uxth	r4, r4
 8000cfe:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d02:	45a1      	cmp	r9, r4
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x14e>
 8000d06:	192c      	adds	r4, r5, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x14c>
 8000d0e:	45a1      	cmp	r9, r4
 8000d10:	f200 80b6 	bhi.w	8000e80 <__udivmoddi4+0x2b8>
 8000d14:	4618      	mov	r0, r3
 8000d16:	eba4 0409 	sub.w	r4, r4, r9
 8000d1a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000d1e:	e79e      	b.n	8000c5e <__udivmoddi4+0x96>
 8000d20:	f1c7 0520 	rsb	r5, r7, #32
 8000d24:	40bb      	lsls	r3, r7
 8000d26:	fa22 fc05 	lsr.w	ip, r2, r5
 8000d2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d2e:	fa21 f405 	lsr.w	r4, r1, r5
 8000d32:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d36:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d3a:	fa1f f88c 	uxth.w	r8, ip
 8000d3e:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d42:	fa20 f305 	lsr.w	r3, r0, r5
 8000d46:	40b9      	lsls	r1, r7
 8000d48:	fb09 fa08 	mul.w	sl, r9, r8
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	0c0b      	lsrs	r3, r1, #16
 8000d50:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d54:	45a2      	cmp	sl, r4
 8000d56:	fa02 f207 	lsl.w	r2, r2, r7
 8000d5a:	fa00 f307 	lsl.w	r3, r0, r7
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b0>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d68:	f080 8088 	bcs.w	8000e7c <__udivmoddi4+0x2b4>
 8000d6c:	45a2      	cmp	sl, r4
 8000d6e:	f240 8085 	bls.w	8000e7c <__udivmoddi4+0x2b4>
 8000d72:	f1a9 0902 	sub.w	r9, r9, #2
 8000d76:	4464      	add	r4, ip
 8000d78:	eba4 040a 	sub.w	r4, r4, sl
 8000d7c:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d80:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d84:	fb00 fa08 	mul.w	sl, r0, r8
 8000d88:	b289      	uxth	r1, r1
 8000d8a:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000d8e:	45a2      	cmp	sl, r4
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x1dc>
 8000d92:	eb1c 0404 	adds.w	r4, ip, r4
 8000d96:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d9a:	d26b      	bcs.n	8000e74 <__udivmoddi4+0x2ac>
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d969      	bls.n	8000e74 <__udivmoddi4+0x2ac>
 8000da0:	3802      	subs	r0, #2
 8000da2:	4464      	add	r4, ip
 8000da4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000da8:	fba0 8902 	umull	r8, r9, r0, r2
 8000dac:	eba4 040a 	sub.w	r4, r4, sl
 8000db0:	454c      	cmp	r4, r9
 8000db2:	4641      	mov	r1, r8
 8000db4:	46ce      	mov	lr, r9
 8000db6:	d354      	bcc.n	8000e62 <__udivmoddi4+0x29a>
 8000db8:	d051      	beq.n	8000e5e <__udivmoddi4+0x296>
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d069      	beq.n	8000e92 <__udivmoddi4+0x2ca>
 8000dbe:	1a5a      	subs	r2, r3, r1
 8000dc0:	eb64 040e 	sbc.w	r4, r4, lr
 8000dc4:	fa04 f505 	lsl.w	r5, r4, r5
 8000dc8:	fa22 f307 	lsr.w	r3, r2, r7
 8000dcc:	40fc      	lsrs	r4, r7
 8000dce:	431d      	orrs	r5, r3
 8000dd0:	e9c6 5400 	strd	r5, r4, [r6]
 8000dd4:	2700      	movs	r7, #0
 8000dd6:	e747      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000dd8:	4095      	lsls	r5, r2
 8000dda:	f1c2 0320 	rsb	r3, r2, #32
 8000dde:	fa21 f003 	lsr.w	r0, r1, r3
 8000de2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000de6:	fbb0 f7f8 	udiv	r7, r0, r8
 8000dea:	fa1f f985 	uxth.w	r9, r5
 8000dee:	fb08 0017 	mls	r0, r8, r7, r0
 8000df2:	fa24 f303 	lsr.w	r3, r4, r3
 8000df6:	4091      	lsls	r1, r2
 8000df8:	fb07 fc09 	mul.w	ip, r7, r9
 8000dfc:	430b      	orrs	r3, r1
 8000dfe:	0c19      	lsrs	r1, r3, #16
 8000e00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e04:	458c      	cmp	ip, r1
 8000e06:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x254>
 8000e0c:	1869      	adds	r1, r5, r1
 8000e0e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000e12:	d231      	bcs.n	8000e78 <__udivmoddi4+0x2b0>
 8000e14:	458c      	cmp	ip, r1
 8000e16:	d92f      	bls.n	8000e78 <__udivmoddi4+0x2b0>
 8000e18:	3f02      	subs	r7, #2
 8000e1a:	4429      	add	r1, r5
 8000e1c:	eba1 010c 	sub.w	r1, r1, ip
 8000e20:	fbb1 f0f8 	udiv	r0, r1, r8
 8000e24:	fb08 1c10 	mls	ip, r8, r0, r1
 8000e28:	fb00 fe09 	mul.w	lr, r0, r9
 8000e2c:	b299      	uxth	r1, r3
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	458e      	cmp	lr, r1
 8000e34:	d907      	bls.n	8000e46 <__udivmoddi4+0x27e>
 8000e36:	1869      	adds	r1, r5, r1
 8000e38:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e3c:	d218      	bcs.n	8000e70 <__udivmoddi4+0x2a8>
 8000e3e:	458e      	cmp	lr, r1
 8000e40:	d916      	bls.n	8000e70 <__udivmoddi4+0x2a8>
 8000e42:	3802      	subs	r0, #2
 8000e44:	4429      	add	r1, r5
 8000e46:	eba1 010e 	sub.w	r1, r1, lr
 8000e4a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e4e:	e73a      	b.n	8000cc6 <__udivmoddi4+0xfe>
 8000e50:	4637      	mov	r7, r6
 8000e52:	4630      	mov	r0, r6
 8000e54:	e708      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e56:	460f      	mov	r7, r1
 8000e58:	e6e6      	b.n	8000c28 <__udivmoddi4+0x60>
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	e6fb      	b.n	8000c56 <__udivmoddi4+0x8e>
 8000e5e:	4543      	cmp	r3, r8
 8000e60:	d2ab      	bcs.n	8000dba <__udivmoddi4+0x1f2>
 8000e62:	ebb8 0102 	subs.w	r1, r8, r2
 8000e66:	eb69 020c 	sbc.w	r2, r9, ip
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	4696      	mov	lr, r2
 8000e6e:	e7a4      	b.n	8000dba <__udivmoddi4+0x1f2>
 8000e70:	4618      	mov	r0, r3
 8000e72:	e7e8      	b.n	8000e46 <__udivmoddi4+0x27e>
 8000e74:	4608      	mov	r0, r1
 8000e76:	e795      	b.n	8000da4 <__udivmoddi4+0x1dc>
 8000e78:	4607      	mov	r7, r0
 8000e7a:	e7cf      	b.n	8000e1c <__udivmoddi4+0x254>
 8000e7c:	4681      	mov	r9, r0
 8000e7e:	e77b      	b.n	8000d78 <__udivmoddi4+0x1b0>
 8000e80:	3802      	subs	r0, #2
 8000e82:	442c      	add	r4, r5
 8000e84:	e747      	b.n	8000d16 <__udivmoddi4+0x14e>
 8000e86:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e8a:	442b      	add	r3, r5
 8000e8c:	e72f      	b.n	8000cee <__udivmoddi4+0x126>
 8000e8e:	4638      	mov	r0, r7
 8000e90:	e707      	b.n	8000ca2 <__udivmoddi4+0xda>
 8000e92:	4637      	mov	r7, r6
 8000e94:	e6e8      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e96:	bf00      	nop

08000e98 <__aeabi_idiv0>:
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8000ea4:	2305      	movs	r3, #5
 8000ea6:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f001 f974 	bl	800219a <null_ptr_check>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8000eb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d133      	bne.n	8000f26 <bme280_init+0x8a>
		while (try_count) {
 8000ebe:	e028      	b.n	8000f12 <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000ec0:	f107 010d 	add.w	r1, r7, #13
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	20d0      	movs	r0, #208	; 0xd0
 8000eca:	f000 f832 	bl	8000f32 <bme280_get_regs>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 8000ed2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d114      	bne.n	8000f04 <bme280_init+0x68>
 8000eda:	7b7b      	ldrb	r3, [r7, #13]
 8000edc:	2b60      	cmp	r3, #96	; 0x60
 8000ede:	d111      	bne.n	8000f04 <bme280_init+0x68>
				dev->chip_id = chip_id;
 8000ee0:	7b7a      	ldrb	r2, [r7, #13]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f000 f978 	bl	80011dc <bme280_soft_reset>
 8000eec:	4603      	mov	r3, r0
 8000eee:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8000ef0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d110      	bne.n	8000f1a <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f000 ffca 	bl	8001e92 <get_calib_data>
 8000efe:	4603      	mov	r3, r0
 8000f00:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8000f02:	e00a      	b.n	8000f1a <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	2001      	movs	r0, #1
 8000f0a:	4798      	blx	r3
			--try_count;
 8000f0c:	7bbb      	ldrb	r3, [r7, #14]
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 8000f12:	7bbb      	ldrb	r3, [r7, #14]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d1d3      	bne.n	8000ec0 <bme280_init+0x24>
 8000f18:	e000      	b.n	8000f1c <bme280_init+0x80>
				break;
 8000f1a:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8000f1c:	7bbb      	ldrb	r3, [r7, #14]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d101      	bne.n	8000f26 <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 8000f22:	23fe      	movs	r3, #254	; 0xfe
 8000f24:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8000f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3710      	adds	r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 8000f32:	b590      	push	{r4, r7, lr}
 8000f34:	b087      	sub	sp, #28
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	73fb      	strb	r3, [r7, #15]
 8000f40:	4613      	mov	r3, r2
 8000f42:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f001 f928 	bl	800219a <null_ptr_check>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8000f4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d117      	bne.n	8000f86 <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	789b      	ldrb	r3, [r3, #2]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d003      	beq.n	8000f66 <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f64:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	685c      	ldr	r4, [r3, #4]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	7858      	ldrb	r0, [r3, #1]
 8000f6e:	89bb      	ldrh	r3, [r7, #12]
 8000f70:	7bf9      	ldrb	r1, [r7, #15]
 8000f72:	68ba      	ldr	r2, [r7, #8]
 8000f74:	47a0      	blx	r4
 8000f76:	4603      	mov	r3, r0
 8000f78:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8000f7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 8000f82:	23fc      	movs	r3, #252	; 0xfc
 8000f84:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8000f86:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	371c      	adds	r7, #28
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd90      	pop	{r4, r7, pc}

08000f92 <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 8000f92:	b590      	push	{r4, r7, lr}
 8000f94:	b08d      	sub	sp, #52	; 0x34
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	60f8      	str	r0, [r7, #12]
 8000f9a:	60b9      	str	r1, [r7, #8]
 8000f9c:	603b      	str	r3, [r7, #0]
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	2b0a      	cmp	r3, #10
 8000fa6:	d901      	bls.n	8000fac <bme280_set_regs+0x1a>
		len = 10;
 8000fa8:	230a      	movs	r3, #10
 8000faa:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000fac:	6838      	ldr	r0, [r7, #0]
 8000fae:	f001 f8f4 	bl	800219a <null_ptr_check>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 8000fb8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d156      	bne.n	800106e <bme280_set_regs+0xdc>
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d053      	beq.n	800106e <bme280_set_regs+0xdc>
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d050      	beq.n	800106e <bme280_set_regs+0xdc>
		if (len != 0) {
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d049      	beq.n	8001066 <bme280_set_regs+0xd4>
			temp_buff[0] = reg_data[0];
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	789b      	ldrb	r3, [r3, #2]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d01a      	beq.n	8001016 <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8000fe6:	e011      	b.n	800100c <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8000fe8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000fec:	68fa      	ldr	r2, [r7, #12]
 8000fee:	4413      	add	r3, r2
 8000ff0:	781a      	ldrb	r2, [r3, #0]
 8000ff2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000ff6:	68f9      	ldr	r1, [r7, #12]
 8000ff8:	440b      	add	r3, r1
 8000ffa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000ffe:	b2d2      	uxtb	r2, r2
 8001000:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001002:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001006:	3301      	adds	r3, #1
 8001008:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800100c:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	429a      	cmp	r2, r3
 8001014:	d3e8      	bcc.n	8000fe8 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	2b01      	cmp	r3, #1
 800101a:	d90d      	bls.n	8001038 <bme280_set_regs+0xa6>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	f107 0114 	add.w	r1, r7, #20
 8001022:	68ba      	ldr	r2, [r7, #8]
 8001024:	68f8      	ldr	r0, [r7, #12]
 8001026:	f000 ff78 	bl	8001f1a <interleave_reg_addr>
				temp_len = ((len * 2) - 1);
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	b29b      	uxth	r3, r3
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	b29b      	uxth	r3, r3
 8001032:	3b01      	subs	r3, #1
 8001034:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001036:	e001      	b.n	800103c <bme280_set_regs+0xaa>
			} else {
				temp_len = len;
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	85bb      	strh	r3, [r7, #44]	; 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	689c      	ldr	r4, [r3, #8]
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	7858      	ldrb	r0, [r3, #1]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	7819      	ldrb	r1, [r3, #0]
 8001048:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800104a:	f107 0214 	add.w	r2, r7, #20
 800104e:	47a0      	blx	r4
 8001050:	4603      	mov	r3, r0
 8001052:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 8001056:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800105a:	2b00      	cmp	r3, #0
 800105c:	d00b      	beq.n	8001076 <bme280_set_regs+0xe4>
				rslt = BME280_E_COMM_FAIL;
 800105e:	23fc      	movs	r3, #252	; 0xfc
 8001060:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8001064:	e007      	b.n	8001076 <bme280_set_regs+0xe4>
		} else {
			rslt = BME280_E_INVALID_LEN;
 8001066:	23fd      	movs	r3, #253	; 0xfd
 8001068:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 800106c:	e003      	b.n	8001076 <bme280_set_regs+0xe4>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 800106e:	23ff      	movs	r3, #255	; 0xff
 8001070:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001074:	e000      	b.n	8001078 <bme280_set_regs+0xe6>
		if (len != 0) {
 8001076:	bf00      	nop
	}


	return rslt;
 8001078:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800107c:	4618      	mov	r0, r3
 800107e:	3734      	adds	r7, #52	; 0x34
 8001080:	46bd      	mov	sp, r7
 8001082:	bd90      	pop	{r4, r7, pc}

08001084 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	6039      	str	r1, [r7, #0]
 800108e:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001090:	6838      	ldr	r0, [r7, #0]
 8001092:	f001 f882 	bl	800219a <null_ptr_check>
 8001096:	4603      	mov	r3, r0
 8001098:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 800109a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d13f      	bne.n	8001122 <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 80010a2:	f107 030e 	add.w	r3, r7, #14
 80010a6:	6839      	ldr	r1, [r7, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f000 f874 	bl	8001196 <bme280_get_sensor_mode>
 80010ae:	4603      	mov	r3, r0
 80010b0:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 80010b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d107      	bne.n	80010ca <bme280_set_sensor_settings+0x46>
 80010ba:	7bbb      	ldrb	r3, [r7, #14]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d004      	beq.n	80010ca <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 80010c0:	6838      	ldr	r0, [r7, #0]
 80010c2:	f000 fb31 	bl	8001728 <put_device_to_sleep>
 80010c6:	4603      	mov	r3, r0
 80010c8:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 80010ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d127      	bne.n	8001122 <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	4619      	mov	r1, r3
 80010d6:	2007      	movs	r0, #7
 80010d8:	f001 f844 	bl	8002164 <are_settings_changed>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d009      	beq.n	80010f6 <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	683a      	ldr	r2, [r7, #0]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f000 f972 	bl	80013d6 <set_osr_settings>
 80010f2:	4603      	mov	r3, r0
 80010f4:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 80010f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d111      	bne.n	8001122 <bme280_set_sensor_settings+0x9e>
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	4619      	mov	r1, r3
 8001102:	2018      	movs	r0, #24
 8001104:	f001 f82e 	bl	8002164 <are_settings_changed>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d009      	beq.n	8001122 <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	683a      	ldr	r2, [r7, #0]
 8001118:	4618      	mov	r0, r3
 800111a:	f000 f9f9 	bl	8001510 <set_filter_standby_settings>
 800111e:	4603      	mov	r3, r0
 8001120:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8001122:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001126:	4618      	mov	r0, r3
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 800112e:	b580      	push	{r7, lr}
 8001130:	b084      	sub	sp, #16
 8001132:	af00      	add	r7, sp, #0
 8001134:	4603      	mov	r3, r0
 8001136:	6039      	str	r1, [r7, #0]
 8001138:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 800113a:	6838      	ldr	r0, [r7, #0]
 800113c:	f001 f82d 	bl	800219a <null_ptr_check>
 8001140:	4603      	mov	r3, r0
 8001142:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 8001144:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d11e      	bne.n	800118a <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 800114c:	f107 030e 	add.w	r3, r7, #14
 8001150:	6839      	ldr	r1, [r7, #0]
 8001152:	4618      	mov	r0, r3
 8001154:	f000 f81f 	bl	8001196 <bme280_get_sensor_mode>
 8001158:	4603      	mov	r3, r0
 800115a:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 800115c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d107      	bne.n	8001174 <bme280_set_sensor_mode+0x46>
 8001164:	7bbb      	ldrb	r3, [r7, #14]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d004      	beq.n	8001174 <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 800116a:	6838      	ldr	r0, [r7, #0]
 800116c:	f000 fadc 	bl	8001728 <put_device_to_sleep>
 8001170:	4603      	mov	r3, r0
 8001172:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 8001174:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d106      	bne.n	800118a <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	6839      	ldr	r1, [r7, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f000 fa9e 	bl	80016c2 <write_power_mode>
 8001186:	4603      	mov	r3, r0
 8001188:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800118a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b084      	sub	sp, #16
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
 800119e:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80011a0:	6838      	ldr	r0, [r7, #0]
 80011a2:	f000 fffa 	bl	800219a <null_ptr_check>
 80011a6:	4603      	mov	r3, r0
 80011a8:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 80011aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d10e      	bne.n	80011d0 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	2201      	movs	r2, #1
 80011b6:	6879      	ldr	r1, [r7, #4]
 80011b8:	20f4      	movs	r0, #244	; 0xf4
 80011ba:	f7ff feba 	bl	8000f32 <bme280_get_regs>
 80011be:	4603      	mov	r3, r0
 80011c0:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	f003 0303 	and.w	r3, r3, #3
 80011ca:	b2da      	uxtb	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 80011d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	3710      	adds	r7, #16
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 80011e4:	23e0      	movs	r3, #224	; 0xe0
 80011e6:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 80011e8:	23b6      	movs	r3, #182	; 0xb6
 80011ea:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f000 ffd4 	bl	800219a <null_ptr_check>
 80011f2:	4603      	mov	r3, r0
 80011f4:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80011f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d10d      	bne.n	800121a <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80011fe:	f107 010d 	add.w	r1, r7, #13
 8001202:	f107 000e 	add.w	r0, r7, #14
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2201      	movs	r2, #1
 800120a:	f7ff fec2 	bl	8000f92 <bme280_set_regs>
 800120e:	4603      	mov	r3, r0
 8001210:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	68db      	ldr	r3, [r3, #12]
 8001216:	2002      	movs	r0, #2
 8001218:	4798      	blx	r3
	}

	return rslt;
 800121a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800121e:	4618      	mov	r0, r3
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}

08001226 <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 8001226:	b580      	push	{r7, lr}
 8001228:	b08a      	sub	sp, #40	; 0x28
 800122a:	af00      	add	r7, sp, #0
 800122c:	4603      	mov	r3, r0
 800122e:	60b9      	str	r1, [r7, #8]
 8001230:	607a      	str	r2, [r7, #4]
 8001232:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 8001234:	f107 031c 	add.w	r3, r7, #28
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
	struct bme280_uncomp_data uncomp_data = {0};
 800123e:	f107 0310 	add.w	r3, r7, #16
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f000 ffa5 	bl	800219a <null_ptr_check>
 8001250:	4603      	mov	r3, r0
 8001252:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 8001256:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800125a:	2b00      	cmp	r3, #0
 800125c:	d124      	bne.n	80012a8 <bme280_get_sensor_data+0x82>
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d021      	beq.n	80012a8 <bme280_get_sensor_data+0x82>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 8001264:	f107 011c 	add.w	r1, r7, #28
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2208      	movs	r2, #8
 800126c:	20f7      	movs	r0, #247	; 0xf7
 800126e:	f7ff fe60 	bl	8000f32 <bme280_get_regs>
 8001272:	4603      	mov	r3, r0
 8001274:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		if (rslt == BME280_OK) {
 8001278:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800127c:	2b00      	cmp	r3, #0
 800127e:	d116      	bne.n	80012ae <bme280_get_sensor_data+0x88>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 8001280:	f107 0210 	add.w	r2, r7, #16
 8001284:	f107 031c 	add.w	r3, r7, #28
 8001288:	4611      	mov	r1, r2
 800128a:	4618      	mov	r0, r3
 800128c:	f000 f815 	bl	80012ba <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	3310      	adds	r3, #16
 8001294:	f107 0110 	add.w	r1, r7, #16
 8001298:	7bf8      	ldrb	r0, [r7, #15]
 800129a:	68ba      	ldr	r2, [r7, #8]
 800129c:	f000 f852 	bl	8001344 <bme280_compensate_data>
 80012a0:	4603      	mov	r3, r0
 80012a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 80012a6:	e002      	b.n	80012ae <bme280_get_sensor_data+0x88>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80012a8:	23ff      	movs	r3, #255	; 0xff
 80012aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return rslt;
 80012ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3728      	adds	r7, #40	; 0x28
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 80012ba:	b480      	push	{r7}
 80012bc:	b087      	sub	sp, #28
 80012be:	af00      	add	r7, sp, #0
 80012c0:	6078      	str	r0, [r7, #4]
 80012c2:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	031b      	lsls	r3, r3, #12
 80012ca:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	3301      	adds	r3, #1
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	011b      	lsls	r3, r3, #4
 80012d4:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	3302      	adds	r3, #2
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	091b      	lsrs	r3, r3, #4
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 80012e2:	697a      	ldr	r2, [r7, #20]
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	431a      	orrs	r2, r3
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	431a      	orrs	r2, r3
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3303      	adds	r3, #3
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	031b      	lsls	r3, r3, #12
 80012f8:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	3304      	adds	r3, #4
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	011b      	lsls	r3, r3, #4
 8001302:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	3305      	adds	r3, #5
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	091b      	lsrs	r3, r3, #4
 800130c:	b2db      	uxtb	r3, r3
 800130e:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8001310:	697a      	ldr	r2, [r7, #20]
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	431a      	orrs	r2, r3
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	431a      	orrs	r2, r3
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	3306      	adds	r3, #6
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	021b      	lsls	r3, r3, #8
 8001326:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	3307      	adds	r3, #7
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 8001330:	697a      	ldr	r2, [r7, #20]
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	431a      	orrs	r2, r3
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	609a      	str	r2, [r3, #8]
}
 800133a:	bf00      	nop
 800133c:	371c      	adds	r7, #28
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr

08001344 <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
 800134a:	60b9      	str	r1, [r7, #8]
 800134c:	607a      	str	r2, [r7, #4]
 800134e:	603b      	str	r3, [r7, #0]
 8001350:	4603      	mov	r3, r0
 8001352:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 8001354:	2300      	movs	r3, #0
 8001356:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d033      	beq.n	80013c6 <bme280_compensate_data+0x82>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d030      	beq.n	80013c6 <bme280_compensate_data+0x82>
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d02d      	beq.n	80013c6 <bme280_compensate_data+0x82>
		/* Initialize to zero */
		comp_data->temperature = 0;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2200      	movs	r2, #0
 800136e:	605a      	str	r2, [r3, #4]
		comp_data->pressure = 0;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
		comp_data->humidity = 0;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	f003 0307 	and.w	r3, r3, #7
 8001382:	2b00      	cmp	r3, #0
 8001384:	d006      	beq.n	8001394 <bme280_compensate_data+0x50>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8001386:	6839      	ldr	r1, [r7, #0]
 8001388:	68b8      	ldr	r0, [r7, #8]
 800138a:	f000 fa1b 	bl	80017c4 <compensate_temperature>
 800138e:	4602      	mov	r2, r0
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	605a      	str	r2, [r3, #4]
		}
		if (sensor_comp & BME280_PRESS) {
 8001394:	7bfb      	ldrb	r3, [r7, #15]
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	2b00      	cmp	r3, #0
 800139c:	d006      	beq.n	80013ac <bme280_compensate_data+0x68>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 800139e:	6839      	ldr	r1, [r7, #0]
 80013a0:	68b8      	ldr	r0, [r7, #8]
 80013a2:	f000 fa71 	bl	8001888 <compensate_pressure>
 80013a6:	4602      	mov	r2, r0
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	601a      	str	r2, [r3, #0]
		}
		if (sensor_comp & BME280_HUM) {
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	f003 0304 	and.w	r3, r3, #4
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d009      	beq.n	80013ca <bme280_compensate_data+0x86>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 80013b6:	6839      	ldr	r1, [r7, #0]
 80013b8:	68b8      	ldr	r0, [r7, #8]
 80013ba:	f000 fcbf 	bl	8001d3c <compensate_humidity>
 80013be:	4602      	mov	r2, r0
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	609a      	str	r2, [r3, #8]
		if (sensor_comp & BME280_HUM) {
 80013c4:	e001      	b.n	80013ca <bme280_compensate_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80013c6:	23ff      	movs	r3, #255	; 0xff
 80013c8:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80013ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3718      	adds	r7, #24
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b086      	sub	sp, #24
 80013da:	af00      	add	r7, sp, #0
 80013dc:	4603      	mov	r3, r0
 80013de:	60b9      	str	r1, [r7, #8]
 80013e0:	607a      	str	r2, [r7, #4]
 80013e2:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 80013e4:	2301      	movs	r3, #1
 80013e6:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
 80013ea:	f003 0304 	and.w	r3, r3, #4
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d005      	beq.n	80013fe <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 80013f2:	6879      	ldr	r1, [r7, #4]
 80013f4:	68b8      	ldr	r0, [r7, #8]
 80013f6:	f000 f815 	bl	8001424 <set_osr_humidity_settings>
 80013fa:	4603      	mov	r3, r0
 80013fc:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 80013fe:	7bfb      	ldrb	r3, [r7, #15]
 8001400:	f003 0303 	and.w	r3, r3, #3
 8001404:	2b00      	cmp	r3, #0
 8001406:	d007      	beq.n	8001418 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	68b9      	ldr	r1, [r7, #8]
 800140e:	4618      	mov	r0, r3
 8001410:	f000 f842 	bl	8001498 <set_osr_press_temp_settings>
 8001414:	4603      	mov	r3, r0
 8001416:	75fb      	strb	r3, [r7, #23]

	return rslt;
 8001418:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800141c:	4618      	mov	r0, r3
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}

08001424 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 800142e:	23f2      	movs	r3, #242	; 0xf2
 8001430:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	789b      	ldrb	r3, [r3, #2]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	b2db      	uxtb	r3, r3
 800143c:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 800143e:	f107 010e 	add.w	r1, r7, #14
 8001442:	f107 000c 	add.w	r0, r7, #12
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	2201      	movs	r2, #1
 800144a:	f7ff fda2 	bl	8000f92 <bme280_set_regs>
 800144e:	4603      	mov	r3, r0
 8001450:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 8001452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d118      	bne.n	800148c <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 800145a:	23f4      	movs	r3, #244	; 0xf4
 800145c:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 800145e:	7b38      	ldrb	r0, [r7, #12]
 8001460:	f107 010d 	add.w	r1, r7, #13
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	2201      	movs	r2, #1
 8001468:	f7ff fd63 	bl	8000f32 <bme280_get_regs>
 800146c:	4603      	mov	r3, r0
 800146e:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 8001470:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d109      	bne.n	800148c <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8001478:	f107 010d 	add.w	r1, r7, #13
 800147c:	f107 000c 	add.w	r0, r7, #12
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	2201      	movs	r2, #1
 8001484:	f7ff fd85 	bl	8000f92 <bme280_set_regs>
 8001488:	4603      	mov	r3, r0
 800148a:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800148c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001490:	4618      	mov	r0, r3
 8001492:	3710      	adds	r7, #16
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
 80014a4:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 80014a6:	23f4      	movs	r3, #244	; 0xf4
 80014a8:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80014aa:	7db8      	ldrb	r0, [r7, #22]
 80014ac:	f107 0115 	add.w	r1, r7, #21
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	f7ff fd3d 	bl	8000f32 <bme280_get_regs>
 80014b8:	4603      	mov	r3, r0
 80014ba:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 80014bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d11f      	bne.n	8001504 <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 80014c4:	7bfb      	ldrb	r3, [r7, #15]
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d005      	beq.n	80014da <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 80014ce:	f107 0315 	add.w	r3, r7, #21
 80014d2:	68b9      	ldr	r1, [r7, #8]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f000 f88c 	bl	80015f2 <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 80014da:	7bfb      	ldrb	r3, [r7, #15]
 80014dc:	f003 0302 	and.w	r3, r3, #2
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d005      	beq.n	80014f0 <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 80014e4:	f107 0315 	add.w	r3, r7, #21
 80014e8:	68b9      	ldr	r1, [r7, #8]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f000 f89d 	bl	800162a <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80014f0:	f107 0115 	add.w	r1, r7, #21
 80014f4:	f107 0016 	add.w	r0, r7, #22
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2201      	movs	r2, #1
 80014fc:	f7ff fd49 	bl	8000f92 <bme280_set_regs>
 8001500:	4603      	mov	r3, r0
 8001502:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001504:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3718      	adds	r7, #24
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	607a      	str	r2, [r7, #4]
 800151c:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 800151e:	23f5      	movs	r3, #245	; 0xf5
 8001520:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8001522:	7db8      	ldrb	r0, [r7, #22]
 8001524:	f107 0115 	add.w	r1, r7, #21
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2201      	movs	r2, #1
 800152c:	f7ff fd01 	bl	8000f32 <bme280_get_regs>
 8001530:	4603      	mov	r3, r0
 8001532:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8001534:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d11f      	bne.n	800157c <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 800153c:	7bfb      	ldrb	r3, [r7, #15]
 800153e:	f003 0308 	and.w	r3, r3, #8
 8001542:	2b00      	cmp	r3, #0
 8001544:	d005      	beq.n	8001552 <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 8001546:	f107 0315 	add.w	r3, r7, #21
 800154a:	68b9      	ldr	r1, [r7, #8]
 800154c:	4618      	mov	r0, r3
 800154e:	f000 f81b 	bl	8001588 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 8001552:	7bfb      	ldrb	r3, [r7, #15]
 8001554:	f003 0310 	and.w	r3, r3, #16
 8001558:	2b00      	cmp	r3, #0
 800155a:	d005      	beq.n	8001568 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 800155c:	f107 0315 	add.w	r3, r7, #21
 8001560:	68b9      	ldr	r1, [r7, #8]
 8001562:	4618      	mov	r0, r3
 8001564:	f000 f82c 	bl	80015c0 <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001568:	f107 0115 	add.w	r1, r7, #21
 800156c:	f107 0016 	add.w	r0, r7, #22
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2201      	movs	r2, #1
 8001574:	f7ff fd0d 	bl	8000f92 <bme280_set_regs>
 8001578:	4603      	mov	r3, r0
 800157a:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800157c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001580:	4618      	mov	r0, r3
 8001582:	3718      	adds	r7, #24
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}

08001588 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	b25b      	sxtb	r3, r3
 8001598:	f023 031c 	bic.w	r3, r3, #28
 800159c:	b25a      	sxtb	r2, r3
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	78db      	ldrb	r3, [r3, #3]
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	b25b      	sxtb	r3, r3
 80015a6:	f003 031c 	and.w	r3, r3, #28
 80015aa:	b25b      	sxtb	r3, r3
 80015ac:	4313      	orrs	r3, r2
 80015ae:	b25b      	sxtb	r3, r3
 80015b0:	b2da      	uxtb	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	701a      	strb	r2, [r3, #0]
}
 80015b6:	bf00      	nop
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bc80      	pop	{r7}
 80015be:	4770      	bx	lr

080015c0 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	b25b      	sxtb	r3, r3
 80015d0:	f003 031f 	and.w	r3, r3, #31
 80015d4:	b25a      	sxtb	r2, r3
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	791b      	ldrb	r3, [r3, #4]
 80015da:	015b      	lsls	r3, r3, #5
 80015dc:	b25b      	sxtb	r3, r3
 80015de:	4313      	orrs	r3, r2
 80015e0:	b25b      	sxtb	r3, r3
 80015e2:	b2da      	uxtb	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	701a      	strb	r2, [r3, #0]
}
 80015e8:	bf00      	nop
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bc80      	pop	{r7}
 80015f0:	4770      	bx	lr

080015f2 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80015f2:	b480      	push	{r7}
 80015f4:	b083      	sub	sp, #12
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
 80015fa:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	b25b      	sxtb	r3, r3
 8001602:	f023 031c 	bic.w	r3, r3, #28
 8001606:	b25a      	sxtb	r2, r3
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	b25b      	sxtb	r3, r3
 8001610:	f003 031c 	and.w	r3, r3, #28
 8001614:	b25b      	sxtb	r3, r3
 8001616:	4313      	orrs	r3, r2
 8001618:	b25b      	sxtb	r3, r3
 800161a:	b2da      	uxtb	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	701a      	strb	r2, [r3, #0]
}
 8001620:	bf00      	nop
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr

0800162a <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800162a:	b480      	push	{r7}
 800162c:	b083      	sub	sp, #12
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	b25b      	sxtb	r3, r3
 800163a:	f003 031f 	and.w	r3, r3, #31
 800163e:	b25a      	sxtb	r2, r3
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	785b      	ldrb	r3, [r3, #1]
 8001644:	015b      	lsls	r3, r3, #5
 8001646:	b25b      	sxtb	r3, r3
 8001648:	4313      	orrs	r3, r2
 800164a:	b25b      	sxtb	r3, r3
 800164c:	b2da      	uxtb	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	701a      	strb	r2, [r3, #0]
}
 8001652:	bf00      	nop
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr

0800165c <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	b2da      	uxtb	r2, r3
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	3302      	adds	r3, #2
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	109b      	asrs	r3, r3, #2
 800167c:	b2db      	uxtb	r3, r3
 800167e:	f003 0307 	and.w	r3, r3, #7
 8001682:	b2da      	uxtb	r2, r3
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3302      	adds	r3, #2
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	095b      	lsrs	r3, r3, #5
 8001690:	b2da      	uxtb	r2, r3
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	3303      	adds	r3, #3
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	109b      	asrs	r3, r3, #2
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	f003 0307 	and.w	r3, r3, #7
 80016a4:	b2da      	uxtb	r2, r3
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	3303      	adds	r3, #3
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	095b      	lsrs	r3, r3, #5
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	711a      	strb	r2, [r3, #4]
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	bc80      	pop	{r7}
 80016c0:	4770      	bx	lr

080016c2 <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b084      	sub	sp, #16
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	4603      	mov	r3, r0
 80016ca:	6039      	str	r1, [r7, #0]
 80016cc:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 80016ce:	23f4      	movs	r3, #244	; 0xf4
 80016d0:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 80016d2:	7bb8      	ldrb	r0, [r7, #14]
 80016d4:	f107 010d 	add.w	r1, r7, #13
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	2201      	movs	r2, #1
 80016dc:	f7ff fc29 	bl	8000f32 <bme280_get_regs>
 80016e0:	4603      	mov	r3, r0
 80016e2:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 80016e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d117      	bne.n	800171c <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 80016ec:	7b7b      	ldrb	r3, [r7, #13]
 80016ee:	b25b      	sxtb	r3, r3
 80016f0:	f023 0303 	bic.w	r3, r3, #3
 80016f4:	b25a      	sxtb	r2, r3
 80016f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fa:	f003 0303 	and.w	r3, r3, #3
 80016fe:	b25b      	sxtb	r3, r3
 8001700:	4313      	orrs	r3, r2
 8001702:	b25b      	sxtb	r3, r3
 8001704:	b2db      	uxtb	r3, r3
 8001706:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 8001708:	f107 010d 	add.w	r1, r7, #13
 800170c:	f107 000e 	add.w	r0, r7, #14
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	2201      	movs	r2, #1
 8001714:	f7ff fc3d 	bl	8000f92 <bme280_set_regs>
 8001718:	4603      	mov	r3, r0
 800171a:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800171c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 8001730:	f107 0110 	add.w	r1, r7, #16
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2204      	movs	r2, #4
 8001738:	20f2      	movs	r0, #242	; 0xf2
 800173a:	f7ff fbfa 	bl	8000f32 <bme280_get_regs>
 800173e:	4603      	mov	r3, r0
 8001740:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 8001742:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d118      	bne.n	800177c <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 800174a:	f107 0208 	add.w	r2, r7, #8
 800174e:	f107 0310 	add.w	r3, r7, #16
 8001752:	4611      	mov	r1, r2
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff ff81 	bl	800165c <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff fd3e 	bl	80011dc <bme280_soft_reset>
 8001760:	4603      	mov	r3, r0
 8001762:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 8001764:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d107      	bne.n	800177c <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 800176c:	f107 0308 	add.w	r3, r7, #8
 8001770:	6879      	ldr	r1, [r7, #4]
 8001772:	4618      	mov	r0, r3
 8001774:	f000 f808 	bl	8001788 <reload_device_settings>
 8001778:	4603      	mov	r3, r0
 800177a:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800177c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001780:	4618      	mov	r0, r3
 8001782:	3718      	adds	r7, #24
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001792:	683a      	ldr	r2, [r7, #0]
 8001794:	6879      	ldr	r1, [r7, #4]
 8001796:	201f      	movs	r0, #31
 8001798:	f7ff fe1d 	bl	80013d6 <set_osr_settings>
 800179c:	4603      	mov	r3, r0
 800179e:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 80017a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d106      	bne.n	80017b6 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80017a8:	683a      	ldr	r2, [r7, #0]
 80017aa:	6879      	ldr	r1, [r7, #4]
 80017ac:	201f      	movs	r0, #31
 80017ae:	f7ff feaf 	bl	8001510 <set_filter_standby_settings>
 80017b2:	4603      	mov	r3, r0
 80017b4:	73fb      	strb	r3, [r7, #15]

	return rslt;
 80017b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3710      	adds	r7, #16
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b089      	sub	sp, #36	; 0x24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t temperature;
	int32_t temperature_min = -4000;
 80017ce:	4b2d      	ldr	r3, [pc, #180]	; (8001884 <compensate_temperature+0xc0>)
 80017d0:	61bb      	str	r3, [r7, #24]
	int32_t temperature_max = 8500;
 80017d2:	f242 1334 	movw	r3, #8500	; 0x2134
 80017d6:	617b      	str	r3, [r7, #20]

	var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_T1 * 2));
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	08db      	lsrs	r3, r3, #3
 80017de:	683a      	ldr	r2, [r7, #0]
 80017e0:	8812      	ldrh	r2, [r2, #0]
 80017e2:	0052      	lsls	r2, r2, #1
 80017e4:	1a9b      	subs	r3, r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017ee:	461a      	mov	r2, r3
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	fb03 f302 	mul.w	r3, r3, r2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	da01      	bge.n	80017fe <compensate_temperature+0x3a>
 80017fa:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 80017fe:	12db      	asrs	r3, r3, #11
 8001800:	613b      	str	r3, [r7, #16]
	var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_T1));
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	091b      	lsrs	r3, r3, #4
 8001808:	683a      	ldr	r2, [r7, #0]
 800180a:	8812      	ldrh	r2, [r2, #0]
 800180c:	1a9b      	subs	r3, r3, r2
 800180e:	60fb      	str	r3, [r7, #12]
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	fb02 f303 	mul.w	r3, r2, r3
 8001818:	2b00      	cmp	r3, #0
 800181a:	da01      	bge.n	8001820 <compensate_temperature+0x5c>
 800181c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001820:	131b      	asrs	r3, r3, #12
 8001822:	461a      	mov	r2, r3
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800182a:	fb03 f302 	mul.w	r3, r3, r2
 800182e:	2b00      	cmp	r3, #0
 8001830:	da02      	bge.n	8001838 <compensate_temperature+0x74>
 8001832:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8001836:	333f      	adds	r3, #63	; 0x3f
 8001838:	139b      	asrs	r3, r3, #14
 800183a:	60fb      	str	r3, [r7, #12]
	calib_data->t_fine = var1 + var2;
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	441a      	add	r2, r3
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	625a      	str	r2, [r3, #36]	; 0x24
	temperature = (calib_data->t_fine * 5 + 128) / 256;
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800184a:	4613      	mov	r3, r2
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	4413      	add	r3, r2
 8001850:	3380      	adds	r3, #128	; 0x80
 8001852:	2b00      	cmp	r3, #0
 8001854:	da00      	bge.n	8001858 <compensate_temperature+0x94>
 8001856:	33ff      	adds	r3, #255	; 0xff
 8001858:	121b      	asrs	r3, r3, #8
 800185a:	61fb      	str	r3, [r7, #28]

	if (temperature < temperature_min)
 800185c:	69fa      	ldr	r2, [r7, #28]
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	429a      	cmp	r2, r3
 8001862:	da02      	bge.n	800186a <compensate_temperature+0xa6>
		temperature = temperature_min;
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	61fb      	str	r3, [r7, #28]
 8001868:	e005      	b.n	8001876 <compensate_temperature+0xb2>
	else if (temperature > temperature_max)
 800186a:	69fa      	ldr	r2, [r7, #28]
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	429a      	cmp	r2, r3
 8001870:	dd01      	ble.n	8001876 <compensate_temperature+0xb2>
		temperature = temperature_max;
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	61fb      	str	r3, [r7, #28]

	return temperature;
 8001876:	69fb      	ldr	r3, [r7, #28]
}
 8001878:	4618      	mov	r0, r3
 800187a:	3724      	adds	r7, #36	; 0x24
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	fffff060 	.word	0xfffff060

08001888 <compensate_pressure>:
 * return the compensated pressure data in integer data type with higher
 * accuracy.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001888:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800188c:	b08e      	sub	sp, #56	; 0x38
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
 8001892:	6039      	str	r1, [r7, #0]
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int64_t var4;
	uint32_t pressure;
	uint32_t pressure_min = 3000000;
 8001894:	4bc9      	ldr	r3, [pc, #804]	; (8001bbc <compensate_pressure+0x334>)
 8001896:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t pressure_max = 11000000;
 8001898:	4bc9      	ldr	r3, [pc, #804]	; (8001bc0 <compensate_pressure+0x338>)
 800189a:	62fb      	str	r3, [r7, #44]	; 0x2c

	var1 = ((int64_t)calib_data->t_fine) - 128000;
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a0:	4619      	mov	r1, r3
 80018a2:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80018a6:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 80018aa:	f142 34ff 	adc.w	r4, r2, #4294967295	; 0xffffffff
 80018ae:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 80018b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b4:	6a3a      	ldr	r2, [r7, #32]
 80018b6:	fb02 f203 	mul.w	r2, r2, r3
 80018ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018bc:	6a39      	ldr	r1, [r7, #32]
 80018be:	fb01 f303 	mul.w	r3, r1, r3
 80018c2:	441a      	add	r2, r3
 80018c4:	6a39      	ldr	r1, [r7, #32]
 80018c6:	6a3b      	ldr	r3, [r7, #32]
 80018c8:	fba1 3403 	umull	r3, r4, r1, r3
 80018cc:	4422      	add	r2, r4
 80018ce:	4614      	mov	r4, r2
 80018d0:	683a      	ldr	r2, [r7, #0]
 80018d2:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 80018d6:	b211      	sxth	r1, r2
 80018d8:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80018dc:	fb01 f504 	mul.w	r5, r1, r4
 80018e0:	fb03 f002 	mul.w	r0, r3, r2
 80018e4:	4428      	add	r0, r5
 80018e6:	fba3 3401 	umull	r3, r4, r3, r1
 80018ea:	1902      	adds	r2, r0, r4
 80018ec:	4614      	mov	r4, r2
 80018ee:	e9c7 3406 	strd	r3, r4, [r7, #24]
 80018f2:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80018fc:	b21b      	sxth	r3, r3
 80018fe:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001902:	6a3a      	ldr	r2, [r7, #32]
 8001904:	fb04 f102 	mul.w	r1, r4, r2
 8001908:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800190a:	fb03 f202 	mul.w	r2, r3, r2
 800190e:	1888      	adds	r0, r1, r2
 8001910:	6a3a      	ldr	r2, [r7, #32]
 8001912:	fba2 1203 	umull	r1, r2, r2, r3
 8001916:	1883      	adds	r3, r0, r2
 8001918:	461a      	mov	r2, r3
 800191a:	f04f 0500 	mov.w	r5, #0
 800191e:	f04f 0600 	mov.w	r6, #0
 8001922:	0456      	lsls	r6, r2, #17
 8001924:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 8001928:	044d      	lsls	r5, r1, #17
 800192a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800192e:	186b      	adds	r3, r5, r1
 8001930:	eb46 0402 	adc.w	r4, r6, r2
 8001934:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800193e:	b219      	sxth	r1, r3
 8001940:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001944:	f04f 0500 	mov.w	r5, #0
 8001948:	f04f 0600 	mov.w	r6, #0
 800194c:	00ce      	lsls	r6, r1, #3
 800194e:	2500      	movs	r5, #0
 8001950:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8001954:	186b      	adds	r3, r5, r1
 8001956:	eb46 0402 	adc.w	r4, r6, r2
 800195a:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 800195e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001960:	6a3a      	ldr	r2, [r7, #32]
 8001962:	fb02 f203 	mul.w	r2, r2, r3
 8001966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001968:	6a39      	ldr	r1, [r7, #32]
 800196a:	fb01 f303 	mul.w	r3, r1, r3
 800196e:	441a      	add	r2, r3
 8001970:	6a39      	ldr	r1, [r7, #32]
 8001972:	6a3b      	ldr	r3, [r7, #32]
 8001974:	fba1 3403 	umull	r3, r4, r1, r3
 8001978:	4422      	add	r2, r4
 800197a:	4614      	mov	r4, r2
 800197c:	683a      	ldr	r2, [r7, #0]
 800197e:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001982:	b211      	sxth	r1, r2
 8001984:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001988:	fb01 f504 	mul.w	r5, r1, r4
 800198c:	fb03 f002 	mul.w	r0, r3, r2
 8001990:	4428      	add	r0, r5
 8001992:	fba3 3401 	umull	r3, r4, r3, r1
 8001996:	1902      	adds	r2, r0, r4
 8001998:	4614      	mov	r4, r2
 800199a:	2b00      	cmp	r3, #0
 800199c:	f174 0200 	sbcs.w	r2, r4, #0
 80019a0:	da02      	bge.n	80019a8 <compensate_pressure+0x120>
 80019a2:	33ff      	adds	r3, #255	; 0xff
 80019a4:	f144 0400 	adc.w	r4, r4, #0
 80019a8:	f04f 0100 	mov.w	r1, #0
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	0a19      	lsrs	r1, r3, #8
 80019b2:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 80019b6:	1222      	asrs	r2, r4, #8
 80019b8:	460d      	mov	r5, r1
 80019ba:	4616      	mov	r6, r2
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80019c2:	b21b      	sxth	r3, r3
 80019c4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80019c8:	6a3a      	ldr	r2, [r7, #32]
 80019ca:	fb04 f102 	mul.w	r1, r4, r2
 80019ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019d0:	fb03 f202 	mul.w	r2, r3, r2
 80019d4:	1888      	adds	r0, r1, r2
 80019d6:	6a3a      	ldr	r2, [r7, #32]
 80019d8:	fba2 1203 	umull	r1, r2, r2, r3
 80019dc:	1883      	adds	r3, r0, r2
 80019de:	461a      	mov	r2, r3
 80019e0:	f04f 0b00 	mov.w	fp, #0
 80019e4:	f04f 0c00 	mov.w	ip, #0
 80019e8:	ea4f 3c02 	mov.w	ip, r2, lsl #12
 80019ec:	ea4c 5c11 	orr.w	ip, ip, r1, lsr #20
 80019f0:	ea4f 3b01 	mov.w	fp, r1, lsl #12
 80019f4:	eb1b 0305 	adds.w	r3, fp, r5
 80019f8:	eb4c 0406 	adc.w	r4, ip, r6
 80019fc:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var3 = ((int64_t)1) * 140737488355328;
 8001a00:	f04f 0300 	mov.w	r3, #0
 8001a04:	f44f 4400 	mov.w	r4, #32768	; 0x8000
 8001a08:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var1 = (var3 + var1) * ((int64_t)calib_data->dig_P1) / 8589934592;
 8001a0c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8001a10:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001a14:	eb11 0b03 	adds.w	fp, r1, r3
 8001a18:	eb42 0c04 	adc.w	ip, r2, r4
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	88db      	ldrh	r3, [r3, #6]
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	f04f 0400 	mov.w	r4, #0
 8001a26:	fb03 f50c 	mul.w	r5, r3, ip
 8001a2a:	fb0b f004 	mul.w	r0, fp, r4
 8001a2e:	4428      	add	r0, r5
 8001a30:	fbab 3403 	umull	r3, r4, fp, r3
 8001a34:	1902      	adds	r2, r0, r4
 8001a36:	4614      	mov	r4, r2
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f174 0200 	sbcs.w	r2, r4, #0
 8001a3e:	da03      	bge.n	8001a48 <compensate_pressure+0x1c0>
 8001a40:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8001a44:	f144 0401 	adc.w	r4, r4, #1
 8001a48:	f04f 0100 	mov.w	r1, #0
 8001a4c:	f04f 0200 	mov.w	r2, #0
 8001a50:	1061      	asrs	r1, r4, #1
 8001a52:	17e2      	asrs	r2, r4, #31
 8001a54:	e9c7 1208 	strd	r1, r2, [r7, #32]

	/* To avoid divide by zero exception */
	if (var1 != 0) {
 8001a58:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001a5c:	4323      	orrs	r3, r4
 8001a5e:	f000 8162 	beq.w	8001d26 <compensate_pressure+0x49e>
		var4 = 1048576 - uncomp_data->pressure;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001a6a:	f04f 0400 	mov.w	r4, #0
 8001a6e:	e9c7 3402 	strd	r3, r4, [r7, #8]
		var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 8001a72:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001a76:	f04f 0300 	mov.w	r3, #0
 8001a7a:	f04f 0400 	mov.w	r4, #0
 8001a7e:	07d4      	lsls	r4, r2, #31
 8001a80:	ea44 0451 	orr.w	r4, r4, r1, lsr #1
 8001a84:	07cb      	lsls	r3, r1, #31
 8001a86:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8001a8a:	1a5b      	subs	r3, r3, r1
 8001a8c:	eb64 0402 	sbc.w	r4, r4, r2
 8001a90:	461d      	mov	r5, r3
 8001a92:	4626      	mov	r6, r4
 8001a94:	46ab      	mov	fp, r5
 8001a96:	46b4      	mov	ip, r6
 8001a98:	eb1b 030b 	adds.w	r3, fp, fp
 8001a9c:	eb4c 040c 	adc.w	r4, ip, ip
 8001aa0:	469b      	mov	fp, r3
 8001aa2:	46a4      	mov	ip, r4
 8001aa4:	eb1b 0b05 	adds.w	fp, fp, r5
 8001aa8:	eb4c 0c06 	adc.w	ip, ip, r6
 8001aac:	f04f 0100 	mov.w	r1, #0
 8001ab0:	f04f 0200 	mov.w	r2, #0
 8001ab4:	ea4f 128c 	mov.w	r2, ip, lsl #6
 8001ab8:	ea42 629b 	orr.w	r2, r2, fp, lsr #26
 8001abc:	ea4f 118b 	mov.w	r1, fp, lsl #6
 8001ac0:	eb1b 0b01 	adds.w	fp, fp, r1
 8001ac4:	eb4c 0c02 	adc.w	ip, ip, r2
 8001ac8:	f04f 0100 	mov.w	r1, #0
 8001acc:	f04f 0200 	mov.w	r2, #0
 8001ad0:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8001ad4:	ea42 729b 	orr.w	r2, r2, fp, lsr #30
 8001ad8:	ea4f 018b 	mov.w	r1, fp, lsl #2
 8001adc:	468b      	mov	fp, r1
 8001ade:	4694      	mov	ip, r2
 8001ae0:	eb1b 0b05 	adds.w	fp, fp, r5
 8001ae4:	eb4c 0c06 	adc.w	ip, ip, r6
 8001ae8:	f04f 0100 	mov.w	r1, #0
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8001af4:	ea42 729b 	orr.w	r2, r2, fp, lsr #30
 8001af8:	ea4f 018b 	mov.w	r1, fp, lsl #2
 8001afc:	468b      	mov	fp, r1
 8001afe:	4694      	mov	ip, r2
 8001b00:	eb1b 0005 	adds.w	r0, fp, r5
 8001b04:	eb4c 0106 	adc.w	r1, ip, r6
 8001b08:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001b0c:	f7ff f80c 	bl	8000b28 <__aeabi_ldivmod>
 8001b10:	4603      	mov	r3, r0
 8001b12:	460c      	mov	r4, r1
 8001b14:	e9c7 3402 	strd	r3, r4, [r7, #8]
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001b1e:	b21d      	sxth	r5, r3
 8001b20:	ea4f 76e5 	mov.w	r6, r5, asr #31
 8001b24:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	f174 0200 	sbcs.w	r2, r4, #0
 8001b2e:	da06      	bge.n	8001b3e <compensate_pressure+0x2b6>
 8001b30:	f641 71ff 	movw	r1, #8191	; 0x1fff
 8001b34:	f04f 0200 	mov.w	r2, #0
 8001b38:	185b      	adds	r3, r3, r1
 8001b3a:	eb44 0402 	adc.w	r4, r4, r2
 8001b3e:	f04f 0100 	mov.w	r1, #0
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	0b59      	lsrs	r1, r3, #13
 8001b48:	ea41 41c4 	orr.w	r1, r1, r4, lsl #19
 8001b4c:	1362      	asrs	r2, r4, #13
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4614      	mov	r4, r2
 8001b52:	fb03 f106 	mul.w	r1, r3, r6
 8001b56:	fb05 f204 	mul.w	r2, r5, r4
 8001b5a:	1888      	adds	r0, r1, r2
 8001b5c:	fba5 1203 	umull	r1, r2, r5, r3
 8001b60:	1883      	adds	r3, r0, r2
 8001b62:	461a      	mov	r2, r3
 8001b64:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	f174 0000 	sbcs.w	r0, r4, #0
 8001b6e:	da06      	bge.n	8001b7e <compensate_pressure+0x2f6>
 8001b70:	f641 75ff 	movw	r5, #8191	; 0x1fff
 8001b74:	f04f 0600 	mov.w	r6, #0
 8001b78:	195b      	adds	r3, r3, r5
 8001b7a:	eb44 0406 	adc.w	r4, r4, r6
 8001b7e:	f04f 0500 	mov.w	r5, #0
 8001b82:	f04f 0600 	mov.w	r6, #0
 8001b86:	0b5d      	lsrs	r5, r3, #13
 8001b88:	ea45 45c4 	orr.w	r5, r5, r4, lsl #19
 8001b8c:	1366      	asrs	r6, r4, #13
 8001b8e:	462b      	mov	r3, r5
 8001b90:	4634      	mov	r4, r6
 8001b92:	fb03 f502 	mul.w	r5, r3, r2
 8001b96:	fb01 f004 	mul.w	r0, r1, r4
 8001b9a:	4428      	add	r0, r5
 8001b9c:	fba1 3403 	umull	r3, r4, r1, r3
 8001ba0:	1902      	adds	r2, r0, r4
 8001ba2:	4614      	mov	r4, r2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	f174 0200 	sbcs.w	r2, r4, #0
 8001baa:	da0b      	bge.n	8001bc4 <compensate_pressure+0x33c>
 8001bac:	f06f 417e 	mvn.w	r1, #4261412864	; 0xfe000000
 8001bb0:	f04f 0200 	mov.w	r2, #0
 8001bb4:	185b      	adds	r3, r3, r1
 8001bb6:	eb44 0402 	adc.w	r4, r4, r2
 8001bba:	e003      	b.n	8001bc4 <compensate_pressure+0x33c>
 8001bbc:	002dc6c0 	.word	0x002dc6c0
 8001bc0:	00a7d8c0 	.word	0x00a7d8c0
 8001bc4:	f04f 0100 	mov.w	r1, #0
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	0e59      	lsrs	r1, r3, #25
 8001bce:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 8001bd2:	1662      	asrs	r2, r4, #25
 8001bd4:	e9c7 1208 	strd	r1, r2, [r7, #32]
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001bde:	b21b      	sxth	r3, r3
 8001be0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001be4:	68ba      	ldr	r2, [r7, #8]
 8001be6:	fb04 f102 	mul.w	r1, r4, r2
 8001bea:	68fa      	ldr	r2, [r7, #12]
 8001bec:	fb03 f202 	mul.w	r2, r3, r2
 8001bf0:	440a      	add	r2, r1
 8001bf2:	68b9      	ldr	r1, [r7, #8]
 8001bf4:	fba1 3403 	umull	r3, r4, r1, r3
 8001bf8:	4422      	add	r2, r4
 8001bfa:	4614      	mov	r4, r2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	f174 0200 	sbcs.w	r2, r4, #0
 8001c02:	da05      	bge.n	8001c10 <compensate_pressure+0x388>
 8001c04:	494c      	ldr	r1, [pc, #304]	; (8001d38 <compensate_pressure+0x4b0>)
 8001c06:	f04f 0200 	mov.w	r2, #0
 8001c0a:	185b      	adds	r3, r3, r1
 8001c0c:	eb44 0402 	adc.w	r4, r4, r2
 8001c10:	f04f 0100 	mov.w	r1, #0
 8001c14:	f04f 0200 	mov.w	r2, #0
 8001c18:	0cd9      	lsrs	r1, r3, #19
 8001c1a:	ea41 3144 	orr.w	r1, r1, r4, lsl #13
 8001c1e:	14e2      	asrs	r2, r4, #19
 8001c20:	e9c7 1206 	strd	r1, r2, [r7, #24]
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 8001c24:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001c28:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001c2c:	18cd      	adds	r5, r1, r3
 8001c2e:	eb42 0604 	adc.w	r6, r2, r4
 8001c32:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001c36:	1959      	adds	r1, r3, r5
 8001c38:	eb44 0206 	adc.w	r2, r4, r6
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	4614      	mov	r4, r2
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	f174 0200 	sbcs.w	r2, r4, #0
 8001c46:	da02      	bge.n	8001c4e <compensate_pressure+0x3c6>
 8001c48:	33ff      	adds	r3, #255	; 0xff
 8001c4a:	f144 0400 	adc.w	r4, r4, #0
 8001c4e:	f04f 0100 	mov.w	r1, #0
 8001c52:	f04f 0200 	mov.w	r2, #0
 8001c56:	0a19      	lsrs	r1, r3, #8
 8001c58:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 8001c5c:	1222      	asrs	r2, r4, #8
 8001c5e:	460d      	mov	r5, r1
 8001c60:	4616      	mov	r6, r2
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001c68:	b219      	sxth	r1, r3
 8001c6a:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001c6e:	f04f 0b00 	mov.w	fp, #0
 8001c72:	f04f 0c00 	mov.w	ip, #0
 8001c76:	ea4f 1c02 	mov.w	ip, r2, lsl #4
 8001c7a:	ea4c 7c11 	orr.w	ip, ip, r1, lsr #28
 8001c7e:	ea4f 1b01 	mov.w	fp, r1, lsl #4
 8001c82:	eb1b 0305 	adds.w	r3, fp, r5
 8001c86:	eb4c 0406 	adc.w	r4, ip, r6
 8001c8a:	e9c7 3402 	strd	r3, r4, [r7, #8]
		pressure = (uint32_t)(((var4 / 2) * 100) / 128);
 8001c8e:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 8001c92:	0ff2      	lsrs	r2, r6, #31
 8001c94:	4611      	mov	r1, r2
 8001c96:	f04f 0200 	mov.w	r2, #0
 8001c9a:	186b      	adds	r3, r5, r1
 8001c9c:	eb46 0402 	adc.w	r4, r6, r2
 8001ca0:	1064      	asrs	r4, r4, #1
 8001ca2:	ea4f 0333 	mov.w	r3, r3, rrx
 8001ca6:	461d      	mov	r5, r3
 8001ca8:	4626      	mov	r6, r4
 8001caa:	46ab      	mov	fp, r5
 8001cac:	46b4      	mov	ip, r6
 8001cae:	eb1b 030b 	adds.w	r3, fp, fp
 8001cb2:	eb4c 040c 	adc.w	r4, ip, ip
 8001cb6:	469b      	mov	fp, r3
 8001cb8:	46a4      	mov	ip, r4
 8001cba:	eb1b 0b05 	adds.w	fp, fp, r5
 8001cbe:	eb4c 0c06 	adc.w	ip, ip, r6
 8001cc2:	f04f 0100 	mov.w	r1, #0
 8001cc6:	f04f 0200 	mov.w	r2, #0
 8001cca:	ea4f 124c 	mov.w	r2, ip, lsl #5
 8001cce:	ea42 62db 	orr.w	r2, r2, fp, lsr #27
 8001cd2:	ea4f 114b 	mov.w	r1, fp, lsl #5
 8001cd6:	eb1b 0b01 	adds.w	fp, fp, r1
 8001cda:	eb4c 0c02 	adc.w	ip, ip, r2
 8001cde:	eb1b 0305 	adds.w	r3, fp, r5
 8001ce2:	eb4c 0406 	adc.w	r4, ip, r6
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	f174 0200 	sbcs.w	r2, r4, #0
 8001cec:	da02      	bge.n	8001cf4 <compensate_pressure+0x46c>
 8001cee:	337f      	adds	r3, #127	; 0x7f
 8001cf0:	f144 0400 	adc.w	r4, r4, #0
 8001cf4:	f04f 0100 	mov.w	r1, #0
 8001cf8:	f04f 0200 	mov.w	r2, #0
 8001cfc:	09d9      	lsrs	r1, r3, #7
 8001cfe:	ea41 6144 	orr.w	r1, r1, r4, lsl #25
 8001d02:	11e2      	asrs	r2, r4, #7
 8001d04:	460b      	mov	r3, r1
 8001d06:	4614      	mov	r4, r2
 8001d08:	637b      	str	r3, [r7, #52]	; 0x34

		if (pressure < pressure_min)
 8001d0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d202      	bcs.n	8001d18 <compensate_pressure+0x490>
			pressure = pressure_min;
 8001d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d14:	637b      	str	r3, [r7, #52]	; 0x34
 8001d16:	e008      	b.n	8001d2a <compensate_pressure+0x4a2>
		else if (pressure > pressure_max)
 8001d18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d904      	bls.n	8001d2a <compensate_pressure+0x4a2>
			pressure = pressure_max;
 8001d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d22:	637b      	str	r3, [r7, #52]	; 0x34
 8001d24:	e001      	b.n	8001d2a <compensate_pressure+0x4a2>
	} else {
		pressure = pressure_min;
 8001d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d28:	637b      	str	r3, [r7, #52]	; 0x34
	}

	return pressure;
 8001d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3738      	adds	r7, #56	; 0x38
 8001d30:	46bd      	mov	sp, r7
 8001d32:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8001d36:	bf00      	nop
 8001d38:	0007ffff 	.word	0x0007ffff

08001d3c <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b08b      	sub	sp, #44	; 0x2c
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
	int32_t var2;
	int32_t var3;
	int32_t var4;
	int32_t var5;
	uint32_t humidity;
	uint32_t humidity_max = 102400;
 8001d46:	f44f 33c8 	mov.w	r3, #102400	; 0x19000
 8001d4a:	623b      	str	r3, [r7, #32]

	var1 = calib_data->t_fine - ((int32_t)76800);
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d50:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001d54:	61fb      	str	r3, [r7, #28]
	var2 = (int32_t)(uncomp_data->humidity * 16384);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	039b      	lsls	r3, r3, #14
 8001d5c:	61bb      	str	r3, [r7, #24]
	var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001d64:	051b      	lsls	r3, r3, #20
 8001d66:	617b      	str	r3, [r7, #20]
	var4 = ((int32_t)calib_data->dig_H5) * var1;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001d6e:	461a      	mov	r2, r3
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	fb02 f303 	mul.w	r3, r2, r3
 8001d76:	613b      	str	r3, [r7, #16]
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	1ad2      	subs	r2, r2, r3
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	da02      	bge.n	8001d90 <compensate_humidity+0x54>
 8001d8a:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8001d8e:	337f      	adds	r3, #127	; 0x7f
 8001d90:	13db      	asrs	r3, r3, #15
 8001d92:	60fb      	str	r3, [r7, #12]
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	fb03 f302 	mul.w	r3, r3, r2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	da01      	bge.n	8001daa <compensate_humidity+0x6e>
 8001da6:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8001daa:	129b      	asrs	r3, r3, #10
 8001dac:	61bb      	str	r3, [r7, #24]
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	7f1b      	ldrb	r3, [r3, #28]
 8001db2:	461a      	mov	r2, r3
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	fb03 f302 	mul.w	r3, r3, r2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	da01      	bge.n	8001dc2 <compensate_humidity+0x86>
 8001dbe:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001dc2:	12db      	asrs	r3, r3, #11
 8001dc4:	617b      	str	r3, [r7, #20]
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	fb02 f303 	mul.w	r3, r2, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	da01      	bge.n	8001dda <compensate_humidity+0x9e>
 8001dd6:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8001dda:	129b      	asrs	r3, r3, #10
 8001ddc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8001de0:	613b      	str	r3, [r7, #16]
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001de8:	461a      	mov	r2, r3
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	fb03 f302 	mul.w	r3, r3, r2
 8001df0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	da02      	bge.n	8001dfe <compensate_humidity+0xc2>
 8001df8:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8001dfc:	333f      	adds	r3, #63	; 0x3f
 8001dfe:	139b      	asrs	r3, r3, #14
 8001e00:	61bb      	str	r3, [r7, #24]
	var3 = var5 * var2;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	fb02 f303 	mul.w	r3, r2, r3
 8001e0a:	617b      	str	r3, [r7, #20]
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	da02      	bge.n	8001e18 <compensate_humidity+0xdc>
 8001e12:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8001e16:	337f      	adds	r3, #127	; 0x7f
 8001e18:	13db      	asrs	r3, r3, #15
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	da02      	bge.n	8001e28 <compensate_humidity+0xec>
 8001e22:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8001e26:	337f      	adds	r3, #127	; 0x7f
 8001e28:	13db      	asrs	r3, r3, #15
 8001e2a:	fb03 f302 	mul.w	r3, r3, r2
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	da00      	bge.n	8001e34 <compensate_humidity+0xf8>
 8001e32:	337f      	adds	r3, #127	; 0x7f
 8001e34:	11db      	asrs	r3, r3, #7
 8001e36:	613b      	str	r3, [r7, #16]
	var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	7e1b      	ldrb	r3, [r3, #24]
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	fb03 f302 	mul.w	r3, r3, r2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	da00      	bge.n	8001e4a <compensate_humidity+0x10e>
 8001e48:	330f      	adds	r3, #15
 8001e4a:	111b      	asrs	r3, r3, #4
 8001e4c:	425b      	negs	r3, r3
 8001e4e:	461a      	mov	r2, r3
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	4413      	add	r3, r2
 8001e54:	60fb      	str	r3, [r7, #12]
	var5 = (var5 < 0 ? 0 : var5);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001e5c:	60fb      	str	r3, [r7, #12]
	var5 = (var5 > 419430400 ? 419430400 : var5);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001e64:	bfa8      	it	ge
 8001e66:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001e6a:	60fb      	str	r3, [r7, #12]
	humidity = (uint32_t)(var5 / 4096);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	da01      	bge.n	8001e76 <compensate_humidity+0x13a>
 8001e72:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001e76:	131b      	asrs	r3, r3, #12
 8001e78:	627b      	str	r3, [r7, #36]	; 0x24

	if (humidity > humidity_max)
 8001e7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e7c:	6a3b      	ldr	r3, [r7, #32]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d901      	bls.n	8001e86 <compensate_humidity+0x14a>
		humidity = humidity_max;
 8001e82:	6a3b      	ldr	r3, [r7, #32]
 8001e84:	627b      	str	r3, [r7, #36]	; 0x24

	return humidity;
 8001e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	372c      	adds	r7, #44	; 0x2c
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bc80      	pop	{r7}
 8001e90:	4770      	bx	lr

08001e92 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b08a      	sub	sp, #40	; 0x28
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8001e9a:	2388      	movs	r3, #136	; 0x88
 8001e9c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 8001ea0:	f107 030c 	add.w	r3, r7, #12
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]
 8001eb0:	615a      	str	r2, [r3, #20]
 8001eb2:	831a      	strh	r2, [r3, #24]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 8001eb4:	f107 010c 	add.w	r1, r7, #12
 8001eb8:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	221a      	movs	r2, #26
 8001ec0:	f7ff f837 	bl	8000f32 <bme280_get_regs>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (rslt == BME280_OK) {
 8001eca:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d11d      	bne.n	8001f0e <get_calib_data+0x7c>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 8001ed2:	f107 030c 	add.w	r3, r7, #12
 8001ed6:	6879      	ldr	r1, [r7, #4]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f000 f848 	bl	8001f6e <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8001ede:	23e1      	movs	r3, #225	; 0xe1
 8001ee0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 8001ee4:	f107 010c 	add.w	r1, r7, #12
 8001ee8:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2207      	movs	r2, #7
 8001ef0:	f7ff f81f 	bl	8000f32 <bme280_get_regs>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 8001efa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d105      	bne.n	8001f0e <get_calib_data+0x7c>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 8001f02:	f107 030c 	add.w	r3, r7, #12
 8001f06:	6879      	ldr	r1, [r7, #4]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f000 f8de 	bl	80020ca <parse_humidity_calib_data>
		}
	}

	return rslt;
 8001f0e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3728      	adds	r7, #40	; 0x28
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b087      	sub	sp, #28
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	60f8      	str	r0, [r7, #12]
 8001f22:	60b9      	str	r1, [r7, #8]
 8001f24:	607a      	str	r2, [r7, #4]
 8001f26:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 8001f28:	2301      	movs	r3, #1
 8001f2a:	75fb      	strb	r3, [r7, #23]
 8001f2c:	e016      	b.n	8001f5c <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 8001f2e:	7dfb      	ldrb	r3, [r7, #23]
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	441a      	add	r2, r3
 8001f34:	7dfb      	ldrb	r3, [r7, #23]
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	68b9      	ldr	r1, [r7, #8]
 8001f3c:	440b      	add	r3, r1
 8001f3e:	7812      	ldrb	r2, [r2, #0]
 8001f40:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 8001f42:	7dfb      	ldrb	r3, [r7, #23]
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	441a      	add	r2, r3
 8001f48:	7dfb      	ldrb	r3, [r7, #23]
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	440b      	add	r3, r1
 8001f52:	7812      	ldrb	r2, [r2, #0]
 8001f54:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 8001f56:	7dfb      	ldrb	r3, [r7, #23]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	75fb      	strb	r3, [r7, #23]
 8001f5c:	7dfa      	ldrb	r2, [r7, #23]
 8001f5e:	78fb      	ldrb	r3, [r7, #3]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d3e4      	bcc.n	8001f2e <interleave_reg_addr+0x14>
	}
}
 8001f64:	bf00      	nop
 8001f66:	371c      	adds	r7, #28
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bc80      	pop	{r7}
 8001f6c:	4770      	bx	lr

08001f6e <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	b085      	sub	sp, #20
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
 8001f76:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	3310      	adds	r3, #16
 8001f7c:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	3301      	adds	r3, #1
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	021b      	lsls	r3, r3, #8
 8001f86:	b21a      	sxth	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	b21b      	sxth	r3, r3
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	b21b      	sxth	r3, r3
 8001f92:	b29a      	uxth	r2, r3
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3303      	adds	r3, #3
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	021b      	lsls	r3, r3, #8
 8001fa0:	b21a      	sxth	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	3302      	adds	r3, #2
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	b21b      	sxth	r3, r3
 8001faa:	4313      	orrs	r3, r2
 8001fac:	b21a      	sxth	r2, r3
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	3305      	adds	r3, #5
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	021b      	lsls	r3, r3, #8
 8001fba:	b21a      	sxth	r2, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	3304      	adds	r3, #4
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	b21b      	sxth	r3, r3
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	b21a      	sxth	r2, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	3307      	adds	r3, #7
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	021b      	lsls	r3, r3, #8
 8001fd4:	b21a      	sxth	r2, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	3306      	adds	r3, #6
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	b21b      	sxth	r3, r3
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	b21b      	sxth	r3, r3
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3309      	adds	r3, #9
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	021b      	lsls	r3, r3, #8
 8001ff0:	b21a      	sxth	r2, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	3308      	adds	r3, #8
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	b21b      	sxth	r3, r3
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	b21a      	sxth	r2, r3
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	330b      	adds	r3, #11
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	021b      	lsls	r3, r3, #8
 800200a:	b21a      	sxth	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	330a      	adds	r3, #10
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	b21b      	sxth	r3, r3
 8002014:	4313      	orrs	r3, r2
 8002016:	b21a      	sxth	r2, r3
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	330d      	adds	r3, #13
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	021b      	lsls	r3, r3, #8
 8002024:	b21a      	sxth	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	330c      	adds	r3, #12
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	b21b      	sxth	r3, r3
 800202e:	4313      	orrs	r3, r2
 8002030:	b21a      	sxth	r2, r3
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	330f      	adds	r3, #15
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	021b      	lsls	r3, r3, #8
 800203e:	b21a      	sxth	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	330e      	adds	r3, #14
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	b21b      	sxth	r3, r3
 8002048:	4313      	orrs	r3, r2
 800204a:	b21a      	sxth	r2, r3
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	3311      	adds	r3, #17
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	021b      	lsls	r3, r3, #8
 8002058:	b21a      	sxth	r2, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	3310      	adds	r3, #16
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	b21b      	sxth	r3, r3
 8002062:	4313      	orrs	r3, r2
 8002064:	b21a      	sxth	r2, r3
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	3313      	adds	r3, #19
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	021b      	lsls	r3, r3, #8
 8002072:	b21a      	sxth	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3312      	adds	r3, #18
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	b21b      	sxth	r3, r3
 800207c:	4313      	orrs	r3, r2
 800207e:	b21a      	sxth	r2, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3315      	adds	r3, #21
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	021b      	lsls	r3, r3, #8
 800208c:	b21a      	sxth	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	3314      	adds	r3, #20
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	b21b      	sxth	r3, r3
 8002096:	4313      	orrs	r3, r2
 8002098:	b21a      	sxth	r2, r3
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	3317      	adds	r3, #23
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	021b      	lsls	r3, r3, #8
 80020a6:	b21a      	sxth	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3316      	adds	r3, #22
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	b21b      	sxth	r3, r3
 80020b0:	4313      	orrs	r3, r2
 80020b2:	b21a      	sxth	r2, r3
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	7e5a      	ldrb	r2, [r3, #25]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	761a      	strb	r2, [r3, #24]

}
 80020c0:	bf00      	nop
 80020c2:	3714      	adds	r7, #20
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bc80      	pop	{r7}
 80020c8:	4770      	bx	lr

080020ca <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b087      	sub	sp, #28
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
 80020d2:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	3310      	adds	r3, #16
 80020d8:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	3301      	adds	r3, #1
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	021b      	lsls	r3, r3, #8
 80020e2:	b21a      	sxth	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	b21b      	sxth	r3, r3
 80020ea:	4313      	orrs	r3, r2
 80020ec:	b21a      	sxth	r2, r3
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	789a      	ldrb	r2, [r3, #2]
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	3303      	adds	r3, #3
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	b25b      	sxtb	r3, r3
 8002102:	b29b      	uxth	r3, r3
 8002104:	011b      	lsls	r3, r3, #4
 8002106:	b29b      	uxth	r3, r3
 8002108:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	3304      	adds	r3, #4
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	b21b      	sxth	r3, r3
 8002112:	f003 030f 	and.w	r3, r3, #15
 8002116:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 8002118:	8a7a      	ldrh	r2, [r7, #18]
 800211a:	8a3b      	ldrh	r3, [r7, #16]
 800211c:	4313      	orrs	r3, r2
 800211e:	b21a      	sxth	r2, r3
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	3305      	adds	r3, #5
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	b25b      	sxtb	r3, r3
 800212c:	b29b      	uxth	r3, r3
 800212e:	011b      	lsls	r3, r3, #4
 8002130:	b29b      	uxth	r3, r3
 8002132:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3304      	adds	r3, #4
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	091b      	lsrs	r3, r3, #4
 800213c:	b2db      	uxtb	r3, r3
 800213e:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 8002140:	89fa      	ldrh	r2, [r7, #14]
 8002142:	89bb      	ldrh	r3, [r7, #12]
 8002144:	4313      	orrs	r3, r2
 8002146:	b21a      	sxth	r2, r3
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	3306      	adds	r3, #6
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	b25a      	sxtb	r2, r3
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 800215a:	bf00      	nop
 800215c:	371c      	adds	r7, #28
 800215e:	46bd      	mov	sp, r7
 8002160:	bc80      	pop	{r7}
 8002162:	4770      	bx	lr

08002164 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	4603      	mov	r3, r0
 800216c:	460a      	mov	r2, r1
 800216e:	71fb      	strb	r3, [r7, #7]
 8002170:	4613      	mov	r3, r2
 8002172:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8002174:	2300      	movs	r3, #0
 8002176:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 8002178:	79fa      	ldrb	r2, [r7, #7]
 800217a:	79bb      	ldrb	r3, [r7, #6]
 800217c:	4013      	ands	r3, r2
 800217e:	b2db      	uxtb	r3, r3
 8002180:	2b00      	cmp	r3, #0
 8002182:	d002      	beq.n	800218a <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8002184:	2301      	movs	r3, #1
 8002186:	73fb      	strb	r3, [r7, #15]
 8002188:	e001      	b.n	800218e <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 800218a:	2300      	movs	r3, #0
 800218c:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 800218e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002190:	4618      	mov	r0, r3
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	bc80      	pop	{r7}
 8002198:	4770      	bx	lr

0800219a <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 800219a:	b480      	push	{r7}
 800219c:	b085      	sub	sp, #20
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00b      	beq.n	80021c0 <null_ptr_check+0x26>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d007      	beq.n	80021c0 <null_ptr_check+0x26>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d003      	beq.n	80021c0 <null_ptr_check+0x26>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d102      	bne.n	80021c6 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 80021c0:	23ff      	movs	r3, #255	; 0xff
 80021c2:	73fb      	strb	r3, [r7, #15]
 80021c4:	e001      	b.n	80021ca <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 80021c6:	2300      	movs	r3, #0
 80021c8:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80021ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3714      	adds	r7, #20
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bc80      	pop	{r7}
 80021d6:	4770      	bx	lr

080021d8 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b086      	sub	sp, #24
 80021dc:	af02      	add	r7, sp, #8
 80021de:	4603      	mov	r3, r0
 80021e0:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	f023 030f 	bic.w	r3, r3, #15
 80021e8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80021ea:	79fb      	ldrb	r3, [r7, #7]
 80021ec:	011b      	lsls	r3, r3, #4
 80021ee:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80021f0:	7bfb      	ldrb	r3, [r7, #15]
 80021f2:	f043 030c 	orr.w	r3, r3, #12
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	f043 0308 	orr.w	r3, r3, #8
 8002200:	b2db      	uxtb	r3, r3
 8002202:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8002204:	7bbb      	ldrb	r3, [r7, #14]
 8002206:	f043 030c 	orr.w	r3, r3, #12
 800220a:	b2db      	uxtb	r3, r3
 800220c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800220e:	7bbb      	ldrb	r3, [r7, #14]
 8002210:	f043 0308 	orr.w	r3, r3, #8
 8002214:	b2db      	uxtb	r3, r3
 8002216:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002218:	f107 0208 	add.w	r2, r7, #8
 800221c:	2364      	movs	r3, #100	; 0x64
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	2304      	movs	r3, #4
 8002222:	214e      	movs	r1, #78	; 0x4e
 8002224:	4803      	ldr	r0, [pc, #12]	; (8002234 <lcd_send_cmd+0x5c>)
 8002226:	f002 f99b 	bl	8004560 <HAL_I2C_Master_Transmit>
}
 800222a:	bf00      	nop
 800222c:	3710      	adds	r7, #16
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	20001ba0 	.word	0x20001ba0

08002238 <lcd_send_data>:

void lcd_send_data (char data)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af02      	add	r7, sp, #8
 800223e:	4603      	mov	r3, r0
 8002240:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8002242:	79fb      	ldrb	r3, [r7, #7]
 8002244:	f023 030f 	bic.w	r3, r3, #15
 8002248:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800224a:	79fb      	ldrb	r3, [r7, #7]
 800224c:	011b      	lsls	r3, r3, #4
 800224e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8002250:	7bfb      	ldrb	r3, [r7, #15]
 8002252:	f043 030d 	orr.w	r3, r3, #13
 8002256:	b2db      	uxtb	r3, r3
 8002258:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800225a:	7bfb      	ldrb	r3, [r7, #15]
 800225c:	f043 0309 	orr.w	r3, r3, #9
 8002260:	b2db      	uxtb	r3, r3
 8002262:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8002264:	7bbb      	ldrb	r3, [r7, #14]
 8002266:	f043 030d 	orr.w	r3, r3, #13
 800226a:	b2db      	uxtb	r3, r3
 800226c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 800226e:	7bbb      	ldrb	r3, [r7, #14]
 8002270:	f043 0309 	orr.w	r3, r3, #9
 8002274:	b2db      	uxtb	r3, r3
 8002276:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002278:	f107 0208 	add.w	r2, r7, #8
 800227c:	2364      	movs	r3, #100	; 0x64
 800227e:	9300      	str	r3, [sp, #0]
 8002280:	2304      	movs	r3, #4
 8002282:	214e      	movs	r1, #78	; 0x4e
 8002284:	4803      	ldr	r0, [pc, #12]	; (8002294 <lcd_send_data+0x5c>)
 8002286:	f002 f96b 	bl	8004560 <HAL_I2C_Master_Transmit>
}
 800228a:	bf00      	nop
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	20001ba0 	.word	0x20001ba0

08002298 <lcd_clear>:

void lcd_clear (void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 800229e:	2080      	movs	r0, #128	; 0x80
 80022a0:	f7ff ff9a 	bl	80021d8 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 80022a4:	2300      	movs	r3, #0
 80022a6:	607b      	str	r3, [r7, #4]
 80022a8:	e005      	b.n	80022b6 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 80022aa:	2020      	movs	r0, #32
 80022ac:	f7ff ffc4 	bl	8002238 <lcd_send_data>
	for (int i=0; i<70; i++)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	3301      	adds	r3, #1
 80022b4:	607b      	str	r3, [r7, #4]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b45      	cmp	r3, #69	; 0x45
 80022ba:	ddf6      	ble.n	80022aa <lcd_clear+0x12>
	}
}
 80022bc:	bf00      	nop
 80022be:	3708      	adds	r7, #8
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
    switch (row)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d002      	beq.n	80022da <lcd_put_cur+0x16>
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d005      	beq.n	80022e4 <lcd_put_cur+0x20>
 80022d8:	e009      	b.n	80022ee <lcd_put_cur+0x2a>
    {
        case 0:
            col |= 0x80;
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022e0:	603b      	str	r3, [r7, #0]
            break;
 80022e2:	e004      	b.n	80022ee <lcd_put_cur+0x2a>
        case 1:
            col |= 0xC0;
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80022ea:	603b      	str	r3, [r7, #0]
            break;
 80022ec:	bf00      	nop
    }

    lcd_send_cmd (col);
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7ff ff70 	bl	80021d8 <lcd_send_cmd>
}
 80022f8:	bf00      	nop
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <lcd_init>:


void lcd_init (void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8002304:	2032      	movs	r0, #50	; 0x32
 8002306:	f001 f849 	bl	800339c <HAL_Delay>
	lcd_send_cmd (0x30);
 800230a:	2030      	movs	r0, #48	; 0x30
 800230c:	f7ff ff64 	bl	80021d8 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8002310:	2005      	movs	r0, #5
 8002312:	f001 f843 	bl	800339c <HAL_Delay>
	lcd_send_cmd (0x30);
 8002316:	2030      	movs	r0, #48	; 0x30
 8002318:	f7ff ff5e 	bl	80021d8 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 800231c:	2001      	movs	r0, #1
 800231e:	f001 f83d 	bl	800339c <HAL_Delay>
	lcd_send_cmd (0x30);
 8002322:	2030      	movs	r0, #48	; 0x30
 8002324:	f7ff ff58 	bl	80021d8 <lcd_send_cmd>
	HAL_Delay(10);
 8002328:	200a      	movs	r0, #10
 800232a:	f001 f837 	bl	800339c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800232e:	2020      	movs	r0, #32
 8002330:	f7ff ff52 	bl	80021d8 <lcd_send_cmd>
	HAL_Delay(10);
 8002334:	200a      	movs	r0, #10
 8002336:	f001 f831 	bl	800339c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800233a:	2028      	movs	r0, #40	; 0x28
 800233c:	f7ff ff4c 	bl	80021d8 <lcd_send_cmd>
	HAL_Delay(1);
 8002340:	2001      	movs	r0, #1
 8002342:	f001 f82b 	bl	800339c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8002346:	2008      	movs	r0, #8
 8002348:	f7ff ff46 	bl	80021d8 <lcd_send_cmd>
	HAL_Delay(1);
 800234c:	2001      	movs	r0, #1
 800234e:	f001 f825 	bl	800339c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8002352:	2001      	movs	r0, #1
 8002354:	f7ff ff40 	bl	80021d8 <lcd_send_cmd>
	HAL_Delay(1);
 8002358:	2001      	movs	r0, #1
 800235a:	f001 f81f 	bl	800339c <HAL_Delay>
	HAL_Delay(1);
 800235e:	2001      	movs	r0, #1
 8002360:	f001 f81c 	bl	800339c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8002364:	2006      	movs	r0, #6
 8002366:	f7ff ff37 	bl	80021d8 <lcd_send_cmd>
	HAL_Delay(1);
 800236a:	2001      	movs	r0, #1
 800236c:	f001 f816 	bl	800339c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8002370:	200c      	movs	r0, #12
 8002372:	f7ff ff31 	bl	80021d8 <lcd_send_cmd>
}
 8002376:	bf00      	nop
 8002378:	bd80      	pop	{r7, pc}

0800237a <lcd_send_string>:

void lcd_send_string (char *str)
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b082      	sub	sp, #8
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8002382:	e006      	b.n	8002392 <lcd_send_string+0x18>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	1c5a      	adds	r2, r3, #1
 8002388:	607a      	str	r2, [r7, #4]
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff ff53 	bl	8002238 <lcd_send_data>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1f4      	bne.n	8002384 <lcd_send_string+0xa>
}
 800239a:	bf00      	nop
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80023aa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80023ae:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d013      	beq.n	80023e2 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80023ba:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80023be:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80023c2:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00b      	beq.n	80023e2 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80023ca:	e000      	b.n	80023ce <ITM_SendChar+0x2c>
    {
      __NOP();
 80023cc:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80023ce:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d0f9      	beq.n	80023cc <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80023d8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	b2d2      	uxtb	r2, r2
 80023e0:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80023e2:	687b      	ldr	r3, [r7, #4]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bc80      	pop	{r7}
 80023ec:	4770      	bx	lr

080023ee <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/*-----------------------------for prinf--------------------------------------*/
int _write(int file, uint8_t *ptr, int len) {
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b086      	sub	sp, #24
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	60f8      	str	r0, [r7, #12]
 80023f6:	60b9      	str	r1, [r7, #8]
 80023f8:	607a      	str	r2, [r7, #4]
	for (int DataIdx = 0; DataIdx < len; DataIdx++) {
 80023fa:	2300      	movs	r3, #0
 80023fc:	617b      	str	r3, [r7, #20]
 80023fe:	e009      	b.n	8002414 <_write+0x26>
		ITM_SendChar(*ptr++);
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	1c5a      	adds	r2, r3, #1
 8002404:	60ba      	str	r2, [r7, #8]
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	4618      	mov	r0, r3
 800240a:	f7ff ffca 	bl	80023a2 <ITM_SendChar>
	for (int DataIdx = 0; DataIdx < len; DataIdx++) {
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	3301      	adds	r3, #1
 8002412:	617b      	str	r3, [r7, #20]
 8002414:	697a      	ldr	r2, [r7, #20]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	429a      	cmp	r2, r3
 800241a:	dbf1      	blt.n	8002400 <_write+0x12>
	}
	return len;
 800241c:	687b      	ldr	r3, [r7, #4]
}
 800241e:	4618      	mov	r0, r3
 8002420:	3718      	adds	r7, #24
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
	...

08002428 <rgb_set>:
/*-----------------------------Function for RGB LED--------------------------------------*/
void rgb_set(uint8_t red, uint8_t green, uint8_t blue) {
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	4603      	mov	r3, r0
 8002430:	71fb      	strb	r3, [r7, #7]
 8002432:	460b      	mov	r3, r1
 8002434:	71bb      	strb	r3, [r7, #6]
 8002436:	4613      	mov	r3, r2
 8002438:	717b      	strb	r3, [r7, #5]
	htim2.Instance->CCR1 = 255 - red; //    RGB         htim2.Instance->CCR1 = red;
 800243a:	79fb      	ldrb	r3, [r7, #7]
 800243c:	f1c3 02ff 	rsb	r2, r3, #255	; 0xff
 8002440:	4b09      	ldr	r3, [pc, #36]	; (8002468 <rgb_set+0x40>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	635a      	str	r2, [r3, #52]	; 0x34
	htim2.Instance->CCR2 = 255 - green; //    RGB         htim2.Instance->CCR1 = green;
 8002446:	79bb      	ldrb	r3, [r7, #6]
 8002448:	f1c3 02ff 	rsb	r2, r3, #255	; 0xff
 800244c:	4b06      	ldr	r3, [pc, #24]	; (8002468 <rgb_set+0x40>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	639a      	str	r2, [r3, #56]	; 0x38
	htim2.Instance->CCR3 = 255 - blue; //    RGB         htim2.Instance->CCR1 = blue;
 8002452:	797b      	ldrb	r3, [r7, #5]
 8002454:	f1c3 02ff 	rsb	r2, r3, #255	; 0xff
 8002458:	4b03      	ldr	r3, [pc, #12]	; (8002468 <rgb_set+0x40>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800245e:	bf00      	nop
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr
 8002468:	20001cbc 	.word	0x20001cbc

0800246c <HAL_UART_IDLE_Callback>:
/*-----------------------------For CO2 (MH-Z19B)--------------------------------------*/

/*------------------------IDLE_Callback---------------------------------------*/
void HAL_UART_IDLE_Callback(UART_HandleTypeDef *huart) {
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
	if (huart == &huart1) { //,    uart  
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a37      	ldr	r2, [pc, #220]	; (8002554 <HAL_UART_IDLE_Callback+0xe8>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d167      	bne.n	800254c <HAL_UART_IDLE_Callback+0xe0>
		//printf("IDLE = OK\n\r");
		__HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
 800247c:	4b35      	ldr	r3, [pc, #212]	; (8002554 <HAL_UART_IDLE_Callback+0xe8>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	68da      	ldr	r2, [r3, #12]
 8002482:	4b34      	ldr	r3, [pc, #208]	; (8002554 <HAL_UART_IDLE_Callback+0xe8>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f022 0210 	bic.w	r2, r2, #16
 800248a:	60da      	str	r2, [r3, #12]
		rx_buffer_len = rx_buffer_size - huart->RxXferCount;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002490:	b29b      	uxth	r3, r3
 8002492:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002496:	b29a      	uxth	r2, r3
 8002498:	4b2f      	ldr	r3, [pc, #188]	; (8002558 <HAL_UART_IDLE_Callback+0xec>)
 800249a:	801a      	strh	r2, [r3, #0]
		 printf(" %X", rx_buffer[4]);
		 printf(" %X", rx_buffer[5]);
		 printf(" %X", rx_buffer[6]);
		 printf(" %X", rx_buffer[7]);
		 printf(" %X\r\n", rx_buffer[8]);*/
		crc_check = (~(rx_buffer[1] + rx_buffer[2] + rx_buffer[3] + rx_buffer[4]
 800249c:	4b2f      	ldr	r3, [pc, #188]	; (800255c <HAL_UART_IDLE_Callback+0xf0>)
 800249e:	785a      	ldrb	r2, [r3, #1]
 80024a0:	4b2e      	ldr	r3, [pc, #184]	; (800255c <HAL_UART_IDLE_Callback+0xf0>)
 80024a2:	789b      	ldrb	r3, [r3, #2]
 80024a4:	4413      	add	r3, r2
 80024a6:	b2da      	uxtb	r2, r3
 80024a8:	4b2c      	ldr	r3, [pc, #176]	; (800255c <HAL_UART_IDLE_Callback+0xf0>)
 80024aa:	78db      	ldrb	r3, [r3, #3]
 80024ac:	4413      	add	r3, r2
 80024ae:	b2da      	uxtb	r2, r3
 80024b0:	4b2a      	ldr	r3, [pc, #168]	; (800255c <HAL_UART_IDLE_Callback+0xf0>)
 80024b2:	791b      	ldrb	r3, [r3, #4]
 80024b4:	4413      	add	r3, r2
 80024b6:	b2da      	uxtb	r2, r3
				+ rx_buffer[5] + rx_buffer[6] + rx_buffer[7]) + 1);
 80024b8:	4b28      	ldr	r3, [pc, #160]	; (800255c <HAL_UART_IDLE_Callback+0xf0>)
 80024ba:	795b      	ldrb	r3, [r3, #5]
 80024bc:	4413      	add	r3, r2
 80024be:	b2da      	uxtb	r2, r3
 80024c0:	4b26      	ldr	r3, [pc, #152]	; (800255c <HAL_UART_IDLE_Callback+0xf0>)
 80024c2:	799b      	ldrb	r3, [r3, #6]
 80024c4:	4413      	add	r3, r2
 80024c6:	b2da      	uxtb	r2, r3
 80024c8:	4b24      	ldr	r3, [pc, #144]	; (800255c <HAL_UART_IDLE_Callback+0xf0>)
 80024ca:	79db      	ldrb	r3, [r3, #7]
 80024cc:	4413      	add	r3, r2
 80024ce:	b2db      	uxtb	r3, r3
		crc_check = (~(rx_buffer[1] + rx_buffer[2] + rx_buffer[3] + rx_buffer[4]
 80024d0:	425b      	negs	r3, r3
 80024d2:	b2da      	uxtb	r2, r3
 80024d4:	4b22      	ldr	r3, [pc, #136]	; (8002560 <HAL_UART_IDLE_Callback+0xf4>)
 80024d6:	701a      	strb	r2, [r3, #0]
		if (crc_check == rx_buffer[8]) {
 80024d8:	4b20      	ldr	r3, [pc, #128]	; (800255c <HAL_UART_IDLE_Callback+0xf0>)
 80024da:	7a1a      	ldrb	r2, [r3, #8]
 80024dc:	4b20      	ldr	r3, [pc, #128]	; (8002560 <HAL_UART_IDLE_Callback+0xf4>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d115      	bne.n	8002510 <HAL_UART_IDLE_Callback+0xa4>
			printf("CRC = OK\r\n");
 80024e4:	481f      	ldr	r0, [pc, #124]	; (8002564 <HAL_UART_IDLE_Callback+0xf8>)
 80024e6:	f008 fb01 	bl	800aaec <puts>
			CO2_concentration = rx_buffer[2] * 256 + rx_buffer[3];
 80024ea:	4b1c      	ldr	r3, [pc, #112]	; (800255c <HAL_UART_IDLE_Callback+0xf0>)
 80024ec:	789b      	ldrb	r3, [r3, #2]
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	021b      	lsls	r3, r3, #8
 80024f2:	b29a      	uxth	r2, r3
 80024f4:	4b19      	ldr	r3, [pc, #100]	; (800255c <HAL_UART_IDLE_Callback+0xf0>)
 80024f6:	78db      	ldrb	r3, [r3, #3]
 80024f8:	b29b      	uxth	r3, r3
 80024fa:	4413      	add	r3, r2
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	4b1a      	ldr	r3, [pc, #104]	; (8002568 <HAL_UART_IDLE_Callback+0xfc>)
 8002500:	801a      	strh	r2, [r3, #0]
			printf("CO2 = %d\r\n", CO2_concentration);
 8002502:	4b19      	ldr	r3, [pc, #100]	; (8002568 <HAL_UART_IDLE_Callback+0xfc>)
 8002504:	881b      	ldrh	r3, [r3, #0]
 8002506:	4619      	mov	r1, r3
 8002508:	4818      	ldr	r0, [pc, #96]	; (800256c <HAL_UART_IDLE_Callback+0x100>)
 800250a:	f008 fa7b 	bl	800aa04 <iprintf>
 800250e:	e002      	b.n	8002516 <HAL_UART_IDLE_Callback+0xaa>
		} else {
			printf("CRC != OK\r\n");
 8002510:	4817      	ldr	r0, [pc, #92]	; (8002570 <HAL_UART_IDLE_Callback+0x104>)
 8002512:	f008 faeb 	bl	800aaec <puts>
		}

		/*----------    -----------*/

		HAL_UART_AbortReceive_IT(&huart1);
 8002516:	480f      	ldr	r0, [pc, #60]	; (8002554 <HAL_UART_IDLE_Callback+0xe8>)
 8002518:	f004 fc9c 	bl	8006e54 <HAL_UART_AbortReceive_IT>
		__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 800251c:	2300      	movs	r3, #0
 800251e:	60fb      	str	r3, [r7, #12]
 8002520:	4b0c      	ldr	r3, [pc, #48]	; (8002554 <HAL_UART_IDLE_Callback+0xe8>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	60fb      	str	r3, [r7, #12]
 8002528:	4b0a      	ldr	r3, [pc, #40]	; (8002554 <HAL_UART_IDLE_Callback+0xe8>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	60fb      	str	r3, [r7, #12]
 8002530:	68fb      	ldr	r3, [r7, #12]
		__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8002532:	4b08      	ldr	r3, [pc, #32]	; (8002554 <HAL_UART_IDLE_Callback+0xe8>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68da      	ldr	r2, [r3, #12]
 8002538:	4b06      	ldr	r3, [pc, #24]	; (8002554 <HAL_UART_IDLE_Callback+0xe8>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f042 0210 	orr.w	r2, r2, #16
 8002540:	60da      	str	r2, [r3, #12]
		HAL_UART_Receive_IT(&huart1, rx_buffer, rx_buffer_size);
 8002542:	2240      	movs	r2, #64	; 0x40
 8002544:	4905      	ldr	r1, [pc, #20]	; (800255c <HAL_UART_IDLE_Callback+0xf0>)
 8002546:	4803      	ldr	r0, [pc, #12]	; (8002554 <HAL_UART_IDLE_Callback+0xe8>)
 8002548:	f004 fc2f 	bl	8006daa <HAL_UART_Receive_IT>
	}
}
 800254c:	bf00      	nop
 800254e:	3710      	adds	r7, #16
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	20001c4c 	.word	0x20001c4c
 8002558:	20001d06 	.word	0x20001d06
 800255c:	20000208 	.word	0x20000208
 8002560:	20001d04 	.word	0x20001d04
 8002564:	0800c760 	.word	0x0800c760
 8002568:	20001c90 	.word	0x20001c90
 800256c:	0800c76c 	.word	0x0800c76c
 8002570:	0800c778 	.word	0x0800c778

08002574 <HAL_UART_RxCpltCallback>:
/*------------------------IDLE_Callback---------------------------------------*/

/*------------------------RxCpltCallback---------------------------------------*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
	if (huart == &huart1) { //,    uart  
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	4a18      	ldr	r2, [pc, #96]	; (80025e0 <HAL_UART_RxCpltCallback+0x6c>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d128      	bne.n	80025d6 <HAL_UART_RxCpltCallback+0x62>
		printf("RxCpltCallback = OK\n\r");
 8002584:	4817      	ldr	r0, [pc, #92]	; (80025e4 <HAL_UART_RxCpltCallback+0x70>)
 8002586:	f008 fa3d 	bl	800aa04 <iprintf>
		__HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
 800258a:	4b15      	ldr	r3, [pc, #84]	; (80025e0 <HAL_UART_RxCpltCallback+0x6c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68da      	ldr	r2, [r3, #12]
 8002590:	4b13      	ldr	r3, [pc, #76]	; (80025e0 <HAL_UART_RxCpltCallback+0x6c>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 0210 	bic.w	r2, r2, #16
 8002598:	60da      	str	r2, [r3, #12]

		printf("rx_buffer is overflow\n\r");
 800259a:	4813      	ldr	r0, [pc, #76]	; (80025e8 <HAL_UART_RxCpltCallback+0x74>)
 800259c:	f008 fa32 	bl	800aa04 <iprintf>

		HAL_UART_AbortReceive_IT(&huart1);
 80025a0:	480f      	ldr	r0, [pc, #60]	; (80025e0 <HAL_UART_RxCpltCallback+0x6c>)
 80025a2:	f004 fc57 	bl	8006e54 <HAL_UART_AbortReceive_IT>
		__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80025a6:	2300      	movs	r3, #0
 80025a8:	60fb      	str	r3, [r7, #12]
 80025aa:	4b0d      	ldr	r3, [pc, #52]	; (80025e0 <HAL_UART_RxCpltCallback+0x6c>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	4b0b      	ldr	r3, [pc, #44]	; (80025e0 <HAL_UART_RxCpltCallback+0x6c>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	60fb      	str	r3, [r7, #12]
 80025ba:	68fb      	ldr	r3, [r7, #12]
		__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80025bc:	4b08      	ldr	r3, [pc, #32]	; (80025e0 <HAL_UART_RxCpltCallback+0x6c>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	68da      	ldr	r2, [r3, #12]
 80025c2:	4b07      	ldr	r3, [pc, #28]	; (80025e0 <HAL_UART_RxCpltCallback+0x6c>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f042 0210 	orr.w	r2, r2, #16
 80025ca:	60da      	str	r2, [r3, #12]
		HAL_UART_Receive_IT(&huart1, rx_buffer, rx_buffer_size);
 80025cc:	2240      	movs	r2, #64	; 0x40
 80025ce:	4907      	ldr	r1, [pc, #28]	; (80025ec <HAL_UART_RxCpltCallback+0x78>)
 80025d0:	4803      	ldr	r0, [pc, #12]	; (80025e0 <HAL_UART_RxCpltCallback+0x6c>)
 80025d2:	f004 fbea 	bl	8006daa <HAL_UART_Receive_IT>

	}
}
 80025d6:	bf00      	nop
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	20001c4c 	.word	0x20001c4c
 80025e4:	0800c784 	.word	0x0800c784
 80025e8:	0800c79c 	.word	0x0800c79c
 80025ec:	20000208 	.word	0x20000208

080025f0 <user_i2c_read>:
int8_t rslt;

char line1[16];
char line2[16];

int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len) {
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af02      	add	r7, sp, #8
 80025f6:	603a      	str	r2, [r7, #0]
 80025f8:	461a      	mov	r2, r3
 80025fa:	4603      	mov	r3, r0
 80025fc:	71fb      	strb	r3, [r7, #7]
 80025fe:	460b      	mov	r3, r1
 8002600:	71bb      	strb	r3, [r7, #6]
 8002602:	4613      	mov	r3, r2
 8002604:	80bb      	strh	r3, [r7, #4]
	if (HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK)
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	b29b      	uxth	r3, r3
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	b299      	uxth	r1, r3
 800260e:	1dba      	adds	r2, r7, #6
 8002610:	230a      	movs	r3, #10
 8002612:	9300      	str	r3, [sp, #0]
 8002614:	2301      	movs	r3, #1
 8002616:	4811      	ldr	r0, [pc, #68]	; (800265c <user_i2c_read+0x6c>)
 8002618:	f001 ffa2 	bl	8004560 <HAL_I2C_Master_Transmit>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d002      	beq.n	8002628 <user_i2c_read+0x38>
		return -1;
 8002622:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002626:	e015      	b.n	8002654 <user_i2c_read+0x64>
	if (HAL_I2C_Master_Receive(&hi2c1, (id << 1) | 0x01, data, len, 10)
 8002628:	79fb      	ldrb	r3, [r7, #7]
 800262a:	005b      	lsls	r3, r3, #1
 800262c:	b21b      	sxth	r3, r3
 800262e:	f043 0301 	orr.w	r3, r3, #1
 8002632:	b21b      	sxth	r3, r3
 8002634:	b299      	uxth	r1, r3
 8002636:	88ba      	ldrh	r2, [r7, #4]
 8002638:	230a      	movs	r3, #10
 800263a:	9300      	str	r3, [sp, #0]
 800263c:	4613      	mov	r3, r2
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	4806      	ldr	r0, [pc, #24]	; (800265c <user_i2c_read+0x6c>)
 8002642:	f002 f88b 	bl	800475c <HAL_I2C_Master_Receive>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d002      	beq.n	8002652 <user_i2c_read+0x62>
			!= HAL_OK)
		return -1;
 800264c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002650:	e000      	b.n	8002654 <user_i2c_read+0x64>

	return 0;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	20001ba0 	.word	0x20001ba0

08002660 <user_delay_ms>:

void user_delay_ms(uint32_t period) {
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
	HAL_Delay(period);
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f000 fe97 	bl	800339c <HAL_Delay>
}
 800266e:	bf00      	nop
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
	...

08002678 <user_i2c_write>:

int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len) {
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af02      	add	r7, sp, #8
 800267e:	603a      	str	r2, [r7, #0]
 8002680:	461a      	mov	r2, r3
 8002682:	4603      	mov	r3, r0
 8002684:	71fb      	strb	r3, [r7, #7]
 8002686:	460b      	mov	r3, r1
 8002688:	71bb      	strb	r3, [r7, #6]
 800268a:	4613      	mov	r3, r2
 800268c:	80bb      	strh	r3, [r7, #4]
	int8_t *buf;
	buf = malloc(len + 1);
 800268e:	88bb      	ldrh	r3, [r7, #4]
 8002690:	3301      	adds	r3, #1
 8002692:	4618      	mov	r0, r3
 8002694:	f007 fc9c 	bl	8009fd0 <malloc>
 8002698:	4603      	mov	r3, r0
 800269a:	60fb      	str	r3, [r7, #12]
	buf[0] = reg_addr;
 800269c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	701a      	strb	r2, [r3, #0]
	memcpy(buf + 1, data, len);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	3301      	adds	r3, #1
 80026a8:	88ba      	ldrh	r2, [r7, #4]
 80026aa:	6839      	ldr	r1, [r7, #0]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f007 fc9f 	bl	8009ff0 <memcpy>

	if (HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*) buf, len + 1,
 80026b2:	79fb      	ldrb	r3, [r7, #7]
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	b299      	uxth	r1, r3
 80026ba:	88bb      	ldrh	r3, [r7, #4]
 80026bc:	3301      	adds	r3, #1
 80026be:	b29a      	uxth	r2, r3
 80026c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80026c4:	9300      	str	r3, [sp, #0]
 80026c6:	4613      	mov	r3, r2
 80026c8:	68fa      	ldr	r2, [r7, #12]
 80026ca:	4808      	ldr	r0, [pc, #32]	; (80026ec <user_i2c_write+0x74>)
 80026cc:	f001 ff48 	bl	8004560 <HAL_I2C_Master_Transmit>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d002      	beq.n	80026dc <user_i2c_write+0x64>
	HAL_MAX_DELAY) != HAL_OK)
		return -1;
 80026d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80026da:	e003      	b.n	80026e4 <user_i2c_write+0x6c>

	free(buf);
 80026dc:	68f8      	ldr	r0, [r7, #12]
 80026de:	f007 fc7f 	bl	8009fe0 <free>
	return 0;
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3710      	adds	r7, #16
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	20001ba0 	.word	0x20001ba0

080026f0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80026f4:	f000 fe20 	bl	8003338 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80026f8:	f000 f8d4 	bl	80028a4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80026fc:	f000 fa50 	bl	8002ba0 <MX_GPIO_Init>
	MX_ADC1_Init();
 8002700:	f000 f92c 	bl	800295c <MX_ADC1_Init>
	MX_TIM2_Init();
 8002704:	f000 f996 	bl	8002a34 <MX_TIM2_Init>
	MX_I2C1_Init();
 8002708:	f000 f966 	bl	80029d8 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 800270c:	f000 fa1e 	bl	8002b4c <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	/*-----------------------------For ADC--------------------------------------*/
	HAL_ADC_Start(&hadc1); //  
 8002710:	484a      	ldr	r0, [pc, #296]	; (800283c <main+0x14c>)
 8002712:	f000 ff3d 	bl	8003590 <HAL_ADC_Start>
	HAL_ADCEx_Calibration_Start(&hadc1); //   ADC
 8002716:	4849      	ldr	r0, [pc, #292]	; (800283c <main+0x14c>)
 8002718:	f001 fa9e 	bl	8003c58 <HAL_ADCEx_Calibration_Start>
	/*-----------------------------For RGB--------------------------------------*/
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800271c:	2100      	movs	r1, #0
 800271e:	4848      	ldr	r0, [pc, #288]	; (8002840 <main+0x150>)
 8002720:	f003 fc5a 	bl	8005fd8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002724:	2104      	movs	r1, #4
 8002726:	4846      	ldr	r0, [pc, #280]	; (8002840 <main+0x150>)
 8002728:	f003 fc56 	bl	8005fd8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800272c:	2108      	movs	r1, #8
 800272e:	4844      	ldr	r0, [pc, #272]	; (8002840 <main+0x150>)
 8002730:	f003 fc52 	bl	8005fd8 <HAL_TIM_PWM_Start>
	/*-----------------------------For LCD--------------------------------------*/
	lcd_init();
 8002734:	f7ff fde4 	bl	8002300 <lcd_init>
	lcd_clear(); //  LCD
 8002738:	f7ff fdae 	bl	8002298 <lcd_clear>
	lcd_put_cur(0, 0); //     
 800273c:	2100      	movs	r1, #0
 800273e:	2000      	movs	r0, #0
 8002740:	f7ff fdc0 	bl	80022c4 <lcd_put_cur>
	lcd_send_string("Hello World!");
 8002744:	483f      	ldr	r0, [pc, #252]	; (8002844 <main+0x154>)
 8002746:	f7ff fe18 	bl	800237a <lcd_send_string>
	HAL_Delay(1000);
 800274a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800274e:	f000 fe25 	bl	800339c <HAL_Delay>
	//lcd_clear(); //  LCD
	lcd_put_cur(1, 0); //     
 8002752:	2100      	movs	r1, #0
 8002754:	2001      	movs	r0, #1
 8002756:	f7ff fdb5 	bl	80022c4 <lcd_put_cur>
	lcd_send_string("Cool, It works!");
 800275a:	483b      	ldr	r0, [pc, #236]	; (8002848 <main+0x158>)
 800275c:	f7ff fe0d 	bl	800237a <lcd_send_string>
	/*------------------------For CO2 (MH-Z19B)---------------------------------------*/
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8002760:	4b3a      	ldr	r3, [pc, #232]	; (800284c <main+0x15c>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68da      	ldr	r2, [r3, #12]
 8002766:	4b39      	ldr	r3, [pc, #228]	; (800284c <main+0x15c>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f042 0210 	orr.w	r2, r2, #16
 800276e:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_IT(&huart1, rx_buffer, rx_buffer_size); //  
 8002770:	2240      	movs	r2, #64	; 0x40
 8002772:	4937      	ldr	r1, [pc, #220]	; (8002850 <main+0x160>)
 8002774:	4835      	ldr	r0, [pc, #212]	; (800284c <main+0x15c>)
 8002776:	f004 fb18 	bl	8006daa <HAL_UART_Receive_IT>
	T = HAL_GetTick();
 800277a:	f000 fe05 	bl	8003388 <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	4b34      	ldr	r3, [pc, #208]	; (8002854 <main+0x164>)
 8002782:	601a      	str	r2, [r3, #0]

	/*------------------------For BME280---------------------------------------*/
	dev.dev_id = BME280_I2C_ADDR_PRIM;
 8002784:	4b34      	ldr	r3, [pc, #208]	; (8002858 <main+0x168>)
 8002786:	2276      	movs	r2, #118	; 0x76
 8002788:	705a      	strb	r2, [r3, #1]
	dev.intf = BME280_I2C_INTF;
 800278a:	4b33      	ldr	r3, [pc, #204]	; (8002858 <main+0x168>)
 800278c:	2201      	movs	r2, #1
 800278e:	709a      	strb	r2, [r3, #2]
	dev.read = user_i2c_read;
 8002790:	4b31      	ldr	r3, [pc, #196]	; (8002858 <main+0x168>)
 8002792:	4a32      	ldr	r2, [pc, #200]	; (800285c <main+0x16c>)
 8002794:	605a      	str	r2, [r3, #4]
	dev.write = user_i2c_write;
 8002796:	4b30      	ldr	r3, [pc, #192]	; (8002858 <main+0x168>)
 8002798:	4a31      	ldr	r2, [pc, #196]	; (8002860 <main+0x170>)
 800279a:	609a      	str	r2, [r3, #8]
	dev.delay_ms = user_delay_ms;
 800279c:	4b2e      	ldr	r3, [pc, #184]	; (8002858 <main+0x168>)
 800279e:	4a31      	ldr	r2, [pc, #196]	; (8002864 <main+0x174>)
 80027a0:	60da      	str	r2, [r3, #12]

	rslt = bme280_init(&dev);
 80027a2:	482d      	ldr	r0, [pc, #180]	; (8002858 <main+0x168>)
 80027a4:	f7fe fb7a 	bl	8000e9c <bme280_init>
 80027a8:	4603      	mov	r3, r0
 80027aa:	461a      	mov	r2, r3
 80027ac:	4b2e      	ldr	r3, [pc, #184]	; (8002868 <main+0x178>)
 80027ae:	701a      	strb	r2, [r3, #0]

	/* BME280 */
	dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 80027b0:	4b29      	ldr	r3, [pc, #164]	; (8002858 <main+0x168>)
 80027b2:	2201      	movs	r2, #1
 80027b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 80027b8:	4b27      	ldr	r3, [pc, #156]	; (8002858 <main+0x168>)
 80027ba:	2205      	movs	r2, #5
 80027bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 80027c0:	4b25      	ldr	r3, [pc, #148]	; (8002858 <main+0x168>)
 80027c2:	2202      	movs	r2, #2
 80027c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	dev.settings.filter = BME280_FILTER_COEFF_16;
 80027c8:	4b23      	ldr	r3, [pc, #140]	; (8002858 <main+0x168>)
 80027ca:	2204      	movs	r2, #4
 80027cc:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	rslt = bme280_set_sensor_settings(
 80027d0:	4921      	ldr	r1, [pc, #132]	; (8002858 <main+0x168>)
 80027d2:	200f      	movs	r0, #15
 80027d4:	f7fe fc56 	bl	8001084 <bme280_set_sensor_settings>
 80027d8:	4603      	mov	r3, r0
 80027da:	461a      	mov	r2, r3
 80027dc:	4b22      	ldr	r3, [pc, #136]	; (8002868 <main+0x178>)
 80027de:	701a      	strb	r2, [r3, #0]
					| BME280_FILTER_SEL, &dev);

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 80027e0:	f004 fe76 	bl	80074d0 <osKernelInitialize>
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of myQueue01 */
	myQueue01Handle = osMessageQueueNew(5, sizeof(uint16_t),
 80027e4:	4a21      	ldr	r2, [pc, #132]	; (800286c <main+0x17c>)
 80027e6:	2102      	movs	r1, #2
 80027e8:	2005      	movs	r0, #5
 80027ea:	f004 ffaf 	bl	800774c <osMessageQueueNew>
 80027ee:	4602      	mov	r2, r0
 80027f0:	4b1f      	ldr	r3, [pc, #124]	; (8002870 <main+0x180>)
 80027f2:	601a      	str	r2, [r3, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of my_BME280_Task */
	my_BME280_TaskHandle = osThreadNew(Start_BME280_Task, NULL,
 80027f4:	4a1f      	ldr	r2, [pc, #124]	; (8002874 <main+0x184>)
 80027f6:	2100      	movs	r1, #0
 80027f8:	481f      	ldr	r0, [pc, #124]	; (8002878 <main+0x188>)
 80027fa:	f004 fecf 	bl	800759c <osThreadNew>
 80027fe:	4602      	mov	r2, r0
 8002800:	4b1e      	ldr	r3, [pc, #120]	; (800287c <main+0x18c>)
 8002802:	601a      	str	r2, [r3, #0]
			&my_BME280_Task_attributes);

	/* creation of my_PhotoResisto */
	my_PhotoResistoHandle = osThreadNew(Start_PhotoResistor_Task, NULL,
 8002804:	4a1e      	ldr	r2, [pc, #120]	; (8002880 <main+0x190>)
 8002806:	2100      	movs	r1, #0
 8002808:	481e      	ldr	r0, [pc, #120]	; (8002884 <main+0x194>)
 800280a:	f004 fec7 	bl	800759c <osThreadNew>
 800280e:	4602      	mov	r2, r0
 8002810:	4b1d      	ldr	r3, [pc, #116]	; (8002888 <main+0x198>)
 8002812:	601a      	str	r2, [r3, #0]
			&my_PhotoResisto_attributes);

	/* creation of my_RGB_LED_Task */
	my_RGB_LED_TaskHandle = osThreadNew(Start_RGB_LED_Task, NULL,
 8002814:	4a1d      	ldr	r2, [pc, #116]	; (800288c <main+0x19c>)
 8002816:	2100      	movs	r1, #0
 8002818:	481d      	ldr	r0, [pc, #116]	; (8002890 <main+0x1a0>)
 800281a:	f004 febf 	bl	800759c <osThreadNew>
 800281e:	4602      	mov	r2, r0
 8002820:	4b1c      	ldr	r3, [pc, #112]	; (8002894 <main+0x1a4>)
 8002822:	601a      	str	r2, [r3, #0]
			&my_RGB_LED_Task_attributes);

	/* creation of my_CO2_Task */
	my_CO2_TaskHandle = osThreadNew(Start_CO2_Task, NULL,
 8002824:	4a1c      	ldr	r2, [pc, #112]	; (8002898 <main+0x1a8>)
 8002826:	2100      	movs	r1, #0
 8002828:	481c      	ldr	r0, [pc, #112]	; (800289c <main+0x1ac>)
 800282a:	f004 feb7 	bl	800759c <osThreadNew>
 800282e:	4602      	mov	r2, r0
 8002830:	4b1b      	ldr	r3, [pc, #108]	; (80028a0 <main+0x1b0>)
 8002832:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 8002834:	f004 fe7e 	bl	8007534 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8002838:	e7fe      	b.n	8002838 <main+0x148>
 800283a:	bf00      	nop
 800283c:	20001c14 	.word	0x20001c14
 8002840:	20001cbc 	.word	0x20001cbc
 8002844:	0800c7b4 	.word	0x0800c7b4
 8002848:	0800c7c4 	.word	0x0800c7c4
 800284c:	20001c4c 	.word	0x20001c4c
 8002850:	20000208 	.word	0x20000208
 8002854:	20001c08 	.word	0x20001c08
 8002858:	20001b5c 	.word	0x20001b5c
 800285c:	080025f1 	.word	0x080025f1
 8002860:	08002679 	.word	0x08002679
 8002864:	08002661 	.word	0x08002661
 8002868:	20001b9c 	.word	0x20001b9c
 800286c:	0800c8ec 	.word	0x0800c8ec
 8002870:	20001cb8 	.word	0x20001cb8
 8002874:	0800c85c 	.word	0x0800c85c
 8002878:	08002c01 	.word	0x08002c01
 800287c:	20001ca4 	.word	0x20001ca4
 8002880:	0800c880 	.word	0x0800c880
 8002884:	08002d35 	.word	0x08002d35
 8002888:	20001c8c 	.word	0x20001c8c
 800288c:	0800c8a4 	.word	0x0800c8a4
 8002890:	08002d81 	.word	0x08002d81
 8002894:	20001c00 	.word	0x20001c00
 8002898:	0800c8c8 	.word	0x0800c8c8
 800289c:	08002dc1 	.word	0x08002dc1
 80028a0:	20001c48 	.word	0x20001c48

080028a4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b094      	sub	sp, #80	; 0x50
 80028a8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80028aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028ae:	2228      	movs	r2, #40	; 0x28
 80028b0:	2100      	movs	r1, #0
 80028b2:	4618      	mov	r0, r3
 80028b4:	f007 fba7 	bl	800a006 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80028b8:	f107 0314 	add.w	r3, r7, #20
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	605a      	str	r2, [r3, #4]
 80028c2:	609a      	str	r2, [r3, #8]
 80028c4:	60da      	str	r2, [r3, #12]
 80028c6:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80028c8:	1d3b      	adds	r3, r7, #4
 80028ca:	2200      	movs	r2, #0
 80028cc:	601a      	str	r2, [r3, #0]
 80028ce:	605a      	str	r2, [r3, #4]
 80028d0:	609a      	str	r2, [r3, #8]
 80028d2:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80028d4:	2301      	movs	r3, #1
 80028d6:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80028d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028dc:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80028de:	2300      	movs	r3, #0
 80028e0:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028e2:	2301      	movs	r3, #1
 80028e4:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028e6:	2302      	movs	r3, #2
 80028e8:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80028ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028ee:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80028f0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80028f4:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80028f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028fa:	4618      	mov	r0, r3
 80028fc:	f002 fcb4 	bl	8005268 <HAL_RCC_OscConfig>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <SystemClock_Config+0x66>
		Error_Handler();
 8002906:	f000 fa8f 	bl	8002e28 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800290a:	230f      	movs	r3, #15
 800290c:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800290e:	2302      	movs	r3, #2
 8002910:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002912:	2300      	movs	r3, #0
 8002914:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002916:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800291a:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800291c:	2300      	movs	r3, #0
 800291e:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8002920:	f107 0314 	add.w	r3, r7, #20
 8002924:	2102      	movs	r1, #2
 8002926:	4618      	mov	r0, r3
 8002928:	f002 ff1e 	bl	8005768 <HAL_RCC_ClockConfig>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <SystemClock_Config+0x92>
		Error_Handler();
 8002932:	f000 fa79 	bl	8002e28 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002936:	2302      	movs	r3, #2
 8002938:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800293a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800293e:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8002940:	1d3b      	adds	r3, r7, #4
 8002942:	4618      	mov	r0, r3
 8002944:	f003 f8dc 	bl	8005b00 <HAL_RCCEx_PeriphCLKConfig>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <SystemClock_Config+0xae>
		Error_Handler();
 800294e:	f000 fa6b 	bl	8002e28 <Error_Handler>
	}
}
 8002952:	bf00      	nop
 8002954:	3750      	adds	r7, #80	; 0x50
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
	...

0800295c <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002962:	1d3b      	adds	r3, r7, #4
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	605a      	str	r2, [r3, #4]
 800296a:	609a      	str	r2, [r3, #8]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Common config
	 */
	hadc1.Instance = ADC1;
 800296c:	4b18      	ldr	r3, [pc, #96]	; (80029d0 <MX_ADC1_Init+0x74>)
 800296e:	4a19      	ldr	r2, [pc, #100]	; (80029d4 <MX_ADC1_Init+0x78>)
 8002970:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002972:	4b17      	ldr	r3, [pc, #92]	; (80029d0 <MX_ADC1_Init+0x74>)
 8002974:	2200      	movs	r2, #0
 8002976:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8002978:	4b15      	ldr	r3, [pc, #84]	; (80029d0 <MX_ADC1_Init+0x74>)
 800297a:	2201      	movs	r2, #1
 800297c:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800297e:	4b14      	ldr	r3, [pc, #80]	; (80029d0 <MX_ADC1_Init+0x74>)
 8002980:	2200      	movs	r2, #0
 8002982:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002984:	4b12      	ldr	r3, [pc, #72]	; (80029d0 <MX_ADC1_Init+0x74>)
 8002986:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800298a:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800298c:	4b10      	ldr	r3, [pc, #64]	; (80029d0 <MX_ADC1_Init+0x74>)
 800298e:	2200      	movs	r2, #0
 8002990:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 8002992:	4b0f      	ldr	r3, [pc, #60]	; (80029d0 <MX_ADC1_Init+0x74>)
 8002994:	2201      	movs	r2, #1
 8002996:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8002998:	480d      	ldr	r0, [pc, #52]	; (80029d0 <MX_ADC1_Init+0x74>)
 800299a:	f000 fd21 	bl	80033e0 <HAL_ADC_Init>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <MX_ADC1_Init+0x4c>
		Error_Handler();
 80029a4:	f000 fa40 	bl	8002e28 <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 80029a8:	2305      	movs	r3, #5
 80029aa:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80029ac:	2301      	movs	r3, #1
 80029ae:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80029b0:	2300      	movs	r3, #0
 80029b2:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80029b4:	1d3b      	adds	r3, r7, #4
 80029b6:	4619      	mov	r1, r3
 80029b8:	4805      	ldr	r0, [pc, #20]	; (80029d0 <MX_ADC1_Init+0x74>)
 80029ba:	f000 ffc9 	bl	8003950 <HAL_ADC_ConfigChannel>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d001      	beq.n	80029c8 <MX_ADC1_Init+0x6c>
		Error_Handler();
 80029c4:	f000 fa30 	bl	8002e28 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80029c8:	bf00      	nop
 80029ca:	3710      	adds	r7, #16
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	20001c14 	.word	0x20001c14
 80029d4:	40012400 	.word	0x40012400

080029d8 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80029dc:	4b12      	ldr	r3, [pc, #72]	; (8002a28 <MX_I2C1_Init+0x50>)
 80029de:	4a13      	ldr	r2, [pc, #76]	; (8002a2c <MX_I2C1_Init+0x54>)
 80029e0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 80029e2:	4b11      	ldr	r3, [pc, #68]	; (8002a28 <MX_I2C1_Init+0x50>)
 80029e4:	4a12      	ldr	r2, [pc, #72]	; (8002a30 <MX_I2C1_Init+0x58>)
 80029e6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80029e8:	4b0f      	ldr	r3, [pc, #60]	; (8002a28 <MX_I2C1_Init+0x50>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80029ee:	4b0e      	ldr	r3, [pc, #56]	; (8002a28 <MX_I2C1_Init+0x50>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029f4:	4b0c      	ldr	r3, [pc, #48]	; (8002a28 <MX_I2C1_Init+0x50>)
 80029f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029fa:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029fc:	4b0a      	ldr	r3, [pc, #40]	; (8002a28 <MX_I2C1_Init+0x50>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8002a02:	4b09      	ldr	r3, [pc, #36]	; (8002a28 <MX_I2C1_Init+0x50>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a08:	4b07      	ldr	r3, [pc, #28]	; (8002a28 <MX_I2C1_Init+0x50>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a0e:	4b06      	ldr	r3, [pc, #24]	; (8002a28 <MX_I2C1_Init+0x50>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8002a14:	4804      	ldr	r0, [pc, #16]	; (8002a28 <MX_I2C1_Init+0x50>)
 8002a16:	f001 fc6b 	bl	80042f0 <HAL_I2C_Init>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8002a20:	f000 fa02 	bl	8002e28 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8002a24:	bf00      	nop
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	20001ba0 	.word	0x20001ba0
 8002a2c:	40005400 	.word	0x40005400
 8002a30:	000186a0 	.word	0x000186a0

08002a34 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b08e      	sub	sp, #56	; 0x38
 8002a38:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002a3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a3e:	2200      	movs	r2, #0
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	605a      	str	r2, [r3, #4]
 8002a44:	609a      	str	r2, [r3, #8]
 8002a46:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002a48:	f107 0320 	add.w	r3, r7, #32
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	601a      	str	r2, [r3, #0]
 8002a50:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002a52:	1d3b      	adds	r3, r7, #4
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	605a      	str	r2, [r3, #4]
 8002a5a:	609a      	str	r2, [r3, #8]
 8002a5c:	60da      	str	r2, [r3, #12]
 8002a5e:	611a      	str	r2, [r3, #16]
 8002a60:	615a      	str	r2, [r3, #20]
 8002a62:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8002a64:	4b38      	ldr	r3, [pc, #224]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002a66:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002a6a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 1107 - 1;
 8002a6c:	4b36      	ldr	r3, [pc, #216]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002a6e:	f240 4252 	movw	r2, #1106	; 0x452
 8002a72:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a74:	4b34      	ldr	r3, [pc, #208]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 255 - 1;
 8002a7a:	4b33      	ldr	r3, [pc, #204]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002a7c:	22fe      	movs	r2, #254	; 0xfe
 8002a7e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a80:	4b31      	ldr	r3, [pc, #196]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a86:	4b30      	ldr	r3, [pc, #192]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8002a8c:	482e      	ldr	r0, [pc, #184]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002a8e:	f003 f9a9 	bl	8005de4 <HAL_TIM_Base_Init>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <MX_TIM2_Init+0x68>
		Error_Handler();
 8002a98:	f000 f9c6 	bl	8002e28 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002aa0:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8002aa2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	4827      	ldr	r0, [pc, #156]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002aaa:	f003 fcfd 	bl	80064a8 <HAL_TIM_ConfigClockSource>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <MX_TIM2_Init+0x84>
		Error_Handler();
 8002ab4:	f000 f9b8 	bl	8002e28 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8002ab8:	4823      	ldr	r0, [pc, #140]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002aba:	f003 fa35 	bl	8005f28 <HAL_TIM_PWM_Init>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d001      	beq.n	8002ac8 <MX_TIM2_Init+0x94>
		Error_Handler();
 8002ac4:	f000 f9b0 	bl	8002e28 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002acc:	2300      	movs	r3, #0
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8002ad0:	f107 0320 	add.w	r3, r7, #32
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	481c      	ldr	r0, [pc, #112]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002ad8:	f004 f866 	bl	8006ba8 <HAL_TIMEx_MasterConfigSynchronization>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <MX_TIM2_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8002ae2:	f000 f9a1 	bl	8002e28 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ae6:	2360      	movs	r3, #96	; 0x60
 8002ae8:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8002aea:	2300      	movs	r3, #0
 8002aec:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002aee:	2300      	movs	r3, #0
 8002af0:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002af2:	2300      	movs	r3, #0
 8002af4:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 8002af6:	1d3b      	adds	r3, r7, #4
 8002af8:	2200      	movs	r2, #0
 8002afa:	4619      	mov	r1, r3
 8002afc:	4812      	ldr	r0, [pc, #72]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002afe:	f003 fc15 	bl	800632c <HAL_TIM_PWM_ConfigChannel>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <MX_TIM2_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8002b08:	f000 f98e 	bl	8002e28 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8002b0c:	1d3b      	adds	r3, r7, #4
 8002b0e:	2204      	movs	r2, #4
 8002b10:	4619      	mov	r1, r3
 8002b12:	480d      	ldr	r0, [pc, #52]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002b14:	f003 fc0a 	bl	800632c <HAL_TIM_PWM_ConfigChannel>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <MX_TIM2_Init+0xee>
			!= HAL_OK) {
		Error_Handler();
 8002b1e:	f000 f983 	bl	8002e28 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8002b22:	1d3b      	adds	r3, r7, #4
 8002b24:	2208      	movs	r2, #8
 8002b26:	4619      	mov	r1, r3
 8002b28:	4807      	ldr	r0, [pc, #28]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002b2a:	f003 fbff 	bl	800632c <HAL_TIM_PWM_ConfigChannel>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d001      	beq.n	8002b38 <MX_TIM2_Init+0x104>
			!= HAL_OK) {
		Error_Handler();
 8002b34:	f000 f978 	bl	8002e28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8002b38:	4803      	ldr	r0, [pc, #12]	; (8002b48 <MX_TIM2_Init+0x114>)
 8002b3a:	f000 fa47 	bl	8002fcc <HAL_TIM_MspPostInit>

}
 8002b3e:	bf00      	nop
 8002b40:	3738      	adds	r7, #56	; 0x38
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	20001cbc 	.word	0x20001cbc

08002b4c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8002b50:	4b11      	ldr	r3, [pc, #68]	; (8002b98 <MX_USART1_UART_Init+0x4c>)
 8002b52:	4a12      	ldr	r2, [pc, #72]	; (8002b9c <MX_USART1_UART_Init+0x50>)
 8002b54:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 8002b56:	4b10      	ldr	r3, [pc, #64]	; (8002b98 <MX_USART1_UART_Init+0x4c>)
 8002b58:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002b5c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b5e:	4b0e      	ldr	r3, [pc, #56]	; (8002b98 <MX_USART1_UART_Init+0x4c>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002b64:	4b0c      	ldr	r3, [pc, #48]	; (8002b98 <MX_USART1_UART_Init+0x4c>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002b6a:	4b0b      	ldr	r3, [pc, #44]	; (8002b98 <MX_USART1_UART_Init+0x4c>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002b70:	4b09      	ldr	r3, [pc, #36]	; (8002b98 <MX_USART1_UART_Init+0x4c>)
 8002b72:	220c      	movs	r2, #12
 8002b74:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b76:	4b08      	ldr	r3, [pc, #32]	; (8002b98 <MX_USART1_UART_Init+0x4c>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b7c:	4b06      	ldr	r3, [pc, #24]	; (8002b98 <MX_USART1_UART_Init+0x4c>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8002b82:	4805      	ldr	r0, [pc, #20]	; (8002b98 <MX_USART1_UART_Init+0x4c>)
 8002b84:	f004 f880 	bl	8006c88 <HAL_UART_Init>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8002b8e:	f000 f94b 	bl	8002e28 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8002b92:	bf00      	nop
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	20001c4c 	.word	0x20001c4c
 8002b9c:	40013800 	.word	0x40013800

08002ba0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002ba6:	4b14      	ldr	r3, [pc, #80]	; (8002bf8 <MX_GPIO_Init+0x58>)
 8002ba8:	699b      	ldr	r3, [r3, #24]
 8002baa:	4a13      	ldr	r2, [pc, #76]	; (8002bf8 <MX_GPIO_Init+0x58>)
 8002bac:	f043 0320 	orr.w	r3, r3, #32
 8002bb0:	6193      	str	r3, [r2, #24]
 8002bb2:	4b11      	ldr	r3, [pc, #68]	; (8002bf8 <MX_GPIO_Init+0x58>)
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	f003 0320 	and.w	r3, r3, #32
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002bbe:	4b0e      	ldr	r3, [pc, #56]	; (8002bf8 <MX_GPIO_Init+0x58>)
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	4a0d      	ldr	r2, [pc, #52]	; (8002bf8 <MX_GPIO_Init+0x58>)
 8002bc4:	f043 0304 	orr.w	r3, r3, #4
 8002bc8:	6193      	str	r3, [r2, #24]
 8002bca:	4b0b      	ldr	r3, [pc, #44]	; (8002bf8 <MX_GPIO_Init+0x58>)
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	f003 0304 	and.w	r3, r3, #4
 8002bd2:	60bb      	str	r3, [r7, #8]
 8002bd4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002bd6:	4b08      	ldr	r3, [pc, #32]	; (8002bf8 <MX_GPIO_Init+0x58>)
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	4a07      	ldr	r2, [pc, #28]	; (8002bf8 <MX_GPIO_Init+0x58>)
 8002bdc:	f043 0308 	orr.w	r3, r3, #8
 8002be0:	6193      	str	r3, [r2, #24]
 8002be2:	4b05      	ldr	r3, [pc, #20]	; (8002bf8 <MX_GPIO_Init+0x58>)
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	f003 0308 	and.w	r3, r3, #8
 8002bea:	607b      	str	r3, [r7, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]

}
 8002bee:	bf00      	nop
 8002bf0:	3714      	adds	r7, #20
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bc80      	pop	{r7}
 8002bf6:	4770      	bx	lr
 8002bf8:	40021000 	.word	0x40021000
 8002bfc:	00000000 	.word	0x00000000

08002c00 <Start_BME280_Task>:
 * @brief  Function implementing the my_BME280_Task thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_BME280_Task */
void Start_BME280_Task(void *argument) {
 8002c00:	b590      	push	{r4, r7, lr}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 8002c08:	493f      	ldr	r1, [pc, #252]	; (8002d08 <Start_BME280_Task+0x108>)
 8002c0a:	2001      	movs	r0, #1
 8002c0c:	f7fe fa8f 	bl	800112e <bme280_set_sensor_mode>
 8002c10:	4603      	mov	r3, r0
 8002c12:	461a      	mov	r2, r3
 8002c14:	4b3d      	ldr	r3, [pc, #244]	; (8002d0c <Start_BME280_Task+0x10c>)
 8002c16:	701a      	strb	r2, [r3, #0]
		dev.delay_ms(40);
 8002c18:	4b3b      	ldr	r3, [pc, #236]	; (8002d08 <Start_BME280_Task+0x108>)
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	2028      	movs	r0, #40	; 0x28
 8002c1e:	4798      	blx	r3
		/* BME280 getrslt */
		rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8002c20:	4a39      	ldr	r2, [pc, #228]	; (8002d08 <Start_BME280_Task+0x108>)
 8002c22:	493b      	ldr	r1, [pc, #236]	; (8002d10 <Start_BME280_Task+0x110>)
 8002c24:	2007      	movs	r0, #7
 8002c26:	f7fe fafe 	bl	8001226 <bme280_get_sensor_data>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	4b37      	ldr	r3, [pc, #220]	; (8002d0c <Start_BME280_Task+0x10c>)
 8002c30:	701a      	strb	r2, [r3, #0]
		if (rslt == BME280_OK) {
 8002c32:	4b36      	ldr	r3, [pc, #216]	; (8002d0c <Start_BME280_Task+0x10c>)
 8002c34:	f993 3000 	ldrsb.w	r3, [r3]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1e5      	bne.n	8002c08 <Start_BME280_Task+0x8>
			temperature = comp_data.temperature / 100.0; /* C  */
 8002c3c:	4b34      	ldr	r3, [pc, #208]	; (8002d10 <Start_BME280_Task+0x110>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7fd fbdf 	bl	8000404 <__aeabi_i2d>
 8002c46:	f04f 0200 	mov.w	r2, #0
 8002c4a:	4b32      	ldr	r3, [pc, #200]	; (8002d14 <Start_BME280_Task+0x114>)
 8002c4c:	f7fd fd6e 	bl	800072c <__aeabi_ddiv>
 8002c50:	4603      	mov	r3, r0
 8002c52:	460c      	mov	r4, r1
 8002c54:	4618      	mov	r0, r3
 8002c56:	4621      	mov	r1, r4
 8002c58:	f7fd ff16 	bl	8000a88 <__aeabi_d2f>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	4b2e      	ldr	r3, [pc, #184]	; (8002d18 <Start_BME280_Task+0x118>)
 8002c60:	601a      	str	r2, [r3, #0]
			humidity = comp_data.humidity / 1024.0; /* %   */
 8002c62:	4b2b      	ldr	r3, [pc, #172]	; (8002d10 <Start_BME280_Task+0x110>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7fd fbbc 	bl	80003e4 <__aeabi_ui2d>
 8002c6c:	f04f 0200 	mov.w	r2, #0
 8002c70:	4b2a      	ldr	r3, [pc, #168]	; (8002d1c <Start_BME280_Task+0x11c>)
 8002c72:	f7fd fd5b 	bl	800072c <__aeabi_ddiv>
 8002c76:	4603      	mov	r3, r0
 8002c78:	460c      	mov	r4, r1
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	4621      	mov	r1, r4
 8002c7e:	f7fd ff03 	bl	8000a88 <__aeabi_d2f>
 8002c82:	4602      	mov	r2, r0
 8002c84:	4b26      	ldr	r3, [pc, #152]	; (8002d20 <Start_BME280_Task+0x120>)
 8002c86:	601a      	str	r2, [r3, #0]
			pressure = comp_data.pressure / 10000.0; /* hPa */
 8002c88:	4b21      	ldr	r3, [pc, #132]	; (8002d10 <Start_BME280_Task+0x110>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7fd fba9 	bl	80003e4 <__aeabi_ui2d>
 8002c92:	a31b      	add	r3, pc, #108	; (adr r3, 8002d00 <Start_BME280_Task+0x100>)
 8002c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c98:	f7fd fd48 	bl	800072c <__aeabi_ddiv>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	460c      	mov	r4, r1
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	4621      	mov	r1, r4
 8002ca4:	f7fd fef0 	bl	8000a88 <__aeabi_d2f>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	4b1e      	ldr	r3, [pc, #120]	; (8002d24 <Start_BME280_Task+0x124>)
 8002cac:	601a      	str	r2, [r3, #0]

			printf("TEMP: %03.1f \n", temperature);
 8002cae:	4b1a      	ldr	r3, [pc, #104]	; (8002d18 <Start_BME280_Task+0x118>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7fd fbb8 	bl	8000428 <__aeabi_f2d>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	460c      	mov	r4, r1
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	4623      	mov	r3, r4
 8002cc0:	4819      	ldr	r0, [pc, #100]	; (8002d28 <Start_BME280_Task+0x128>)
 8002cc2:	f007 fe9f 	bl	800aa04 <iprintf>
			printf("HUMID: %03.1f \n", humidity);
 8002cc6:	4b16      	ldr	r3, [pc, #88]	; (8002d20 <Start_BME280_Task+0x120>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7fd fbac 	bl	8000428 <__aeabi_f2d>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	460c      	mov	r4, r1
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	4623      	mov	r3, r4
 8002cd8:	4814      	ldr	r0, [pc, #80]	; (8002d2c <Start_BME280_Task+0x12c>)
 8002cda:	f007 fe93 	bl	800aa04 <iprintf>
			printf("PRESSURE: %03.1f \n", pressure);
 8002cde:	4b11      	ldr	r3, [pc, #68]	; (8002d24 <Start_BME280_Task+0x124>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7fd fba0 	bl	8000428 <__aeabi_f2d>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	460c      	mov	r4, r1
 8002cec:	461a      	mov	r2, r3
 8002cee:	4623      	mov	r3, r4
 8002cf0:	480f      	ldr	r0, [pc, #60]	; (8002d30 <Start_BME280_Task+0x130>)
 8002cf2:	f007 fe87 	bl	800aa04 <iprintf>
			osDelay(500);
 8002cf6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002cfa:	f004 fcf9 	bl	80076f0 <osDelay>
		rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 8002cfe:	e783      	b.n	8002c08 <Start_BME280_Task+0x8>
 8002d00:	00000000 	.word	0x00000000
 8002d04:	40c38800 	.word	0x40c38800
 8002d08:	20001b5c 	.word	0x20001b5c
 8002d0c:	20001b9c 	.word	0x20001b9c
 8002d10:	20001bf4 	.word	0x20001bf4
 8002d14:	40590000 	.word	0x40590000
 8002d18:	20001c04 	.word	0x20001c04
 8002d1c:	40900000 	.word	0x40900000
 8002d20:	20001c44 	.word	0x20001c44
 8002d24:	20001c0c 	.word	0x20001c0c
 8002d28:	0800c7d4 	.word	0x0800c7d4
 8002d2c:	0800c7e4 	.word	0x0800c7e4
 8002d30:	0800c7f4 	.word	0x0800c7f4

08002d34 <Start_PhotoResistor_Task>:
 * @brief Function implementing the my_PhotoResisto thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_PhotoResistor_Task */
void Start_PhotoResistor_Task(void *argument) {
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Start_PhotoResistor_Task */

	/* Infinite loop */
	for (;;) {
		HAL_ADC_Start(&hadc1); //    
 8002d3c:	480d      	ldr	r0, [pc, #52]	; (8002d74 <Start_PhotoResistor_Task+0x40>)
 8002d3e:	f000 fc27 	bl	8003590 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100); //   ! 100 -  ...
 8002d42:	2164      	movs	r1, #100	; 0x64
 8002d44:	480b      	ldr	r0, [pc, #44]	; (8002d74 <Start_PhotoResistor_Task+0x40>)
 8002d46:	f000 fcfd 	bl	8003744 <HAL_ADC_PollForConversion>
		adc_value = HAL_ADC_GetValue(&hadc1); //     1.
 8002d4a:	480a      	ldr	r0, [pc, #40]	; (8002d74 <Start_PhotoResistor_Task+0x40>)
 8002d4c:	f000 fdf4 	bl	8003938 <HAL_ADC_GetValue>
 8002d50:	4603      	mov	r3, r0
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	4b08      	ldr	r3, [pc, #32]	; (8002d78 <Start_PhotoResistor_Task+0x44>)
 8002d56:	801a      	strh	r2, [r3, #0]
		printf("adc_value - %d \n", adc_value);
 8002d58:	4b07      	ldr	r3, [pc, #28]	; (8002d78 <Start_PhotoResistor_Task+0x44>)
 8002d5a:	881b      	ldrh	r3, [r3, #0]
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	4807      	ldr	r0, [pc, #28]	; (8002d7c <Start_PhotoResistor_Task+0x48>)
 8002d60:	f007 fe50 	bl	800aa04 <iprintf>
		HAL_ADC_Stop(&hadc1); //     1
 8002d64:	4803      	ldr	r0, [pc, #12]	; (8002d74 <Start_PhotoResistor_Task+0x40>)
 8002d66:	f000 fcc1 	bl	80036ec <HAL_ADC_Stop>
		osDelay(100);
 8002d6a:	2064      	movs	r0, #100	; 0x64
 8002d6c:	f004 fcc0 	bl	80076f0 <osDelay>
		HAL_ADC_Start(&hadc1); //    
 8002d70:	e7e4      	b.n	8002d3c <Start_PhotoResistor_Task+0x8>
 8002d72:	bf00      	nop
 8002d74:	20001c14 	.word	0x20001c14
 8002d78:	20001c10 	.word	0x20001c10
 8002d7c:	0800c808 	.word	0x0800c808

08002d80 <Start_RGB_LED_Task>:
 * @brief Function implementing the my_RGB_LED_Task thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_RGB_LED_Task */
void Start_RGB_LED_Task(void *argument) {
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Start_RGB_LED_Task */
	/* Infinite loop */
	for (;;) {
		rgb_set(5, 0, 0); // red only.  /  LED    !
 8002d88:	2200      	movs	r2, #0
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	2005      	movs	r0, #5
 8002d8e:	f7ff fb4b 	bl	8002428 <rgb_set>
		osDelay(3000);
 8002d92:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002d96:	f004 fcab 	bl	80076f0 <osDelay>

		rgb_set(0, 5, 0);   // green only
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	2105      	movs	r1, #5
 8002d9e:	2000      	movs	r0, #0
 8002da0:	f7ff fb42 	bl	8002428 <rgb_set>
		osDelay(3000);
 8002da4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002da8:	f004 fca2 	bl	80076f0 <osDelay>

		rgb_set(0, 0, 5);   // blue only
 8002dac:	2205      	movs	r2, #5
 8002dae:	2100      	movs	r1, #0
 8002db0:	2000      	movs	r0, #0
 8002db2:	f7ff fb39 	bl	8002428 <rgb_set>
		osDelay(3000);
 8002db6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002dba:	f004 fc99 	bl	80076f0 <osDelay>
		rgb_set(5, 0, 0); // red only.  /  LED    !
 8002dbe:	e7e3      	b.n	8002d88 <Start_RGB_LED_Task+0x8>

08002dc0 <Start_CO2_Task>:
 * @brief Function implementing the my_CO2_Task thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_CO2_Task */
void Start_CO2_Task(void *argument) {
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Start_CO2_Task */
	/* Infinite loop */
	for (;;) {
		if (HAL_GetTick() - T >= 1000) {
 8002dc8:	f000 fade 	bl	8003388 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	4b0a      	ldr	r3, [pc, #40]	; (8002df8 <Start_CO2_Task+0x38>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002dd8:	d309      	bcc.n	8002dee <Start_CO2_Task+0x2e>
			T = HAL_GetTick();
 8002dda:	f000 fad5 	bl	8003388 <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	4b05      	ldr	r3, [pc, #20]	; (8002df8 <Start_CO2_Task+0x38>)
 8002de2:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart1, tx_buffer, 9);
 8002de4:	2209      	movs	r2, #9
 8002de6:	4905      	ldr	r1, [pc, #20]	; (8002dfc <Start_CO2_Task+0x3c>)
 8002de8:	4805      	ldr	r0, [pc, #20]	; (8002e00 <Start_CO2_Task+0x40>)
 8002dea:	f003 ff9a 	bl	8006d22 <HAL_UART_Transmit_IT>
		}
		osDelay(1);
 8002dee:	2001      	movs	r0, #1
 8002df0:	f004 fc7e 	bl	80076f0 <osDelay>
		if (HAL_GetTick() - T >= 1000) {
 8002df4:	e7e8      	b.n	8002dc8 <Start_CO2_Task+0x8>
 8002df6:	bf00      	nop
 8002df8:	20001c08 	.word	0x20001c08
 8002dfc:	20000000 	.word	0x20000000
 8002e00:	20001c4c 	.word	0x20001c4c

08002e04 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4) {
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a04      	ldr	r2, [pc, #16]	; (8002e24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d101      	bne.n	8002e1a <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8002e16:	f000 faa5 	bl	8003364 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8002e1a:	bf00      	nop
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	40000800 	.word	0x40000800

08002e28 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e2c:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002e2e:	e7fe      	b.n	8002e2e <Error_Handler+0x6>

08002e30 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002e36:	4b18      	ldr	r3, [pc, #96]	; (8002e98 <HAL_MspInit+0x68>)
 8002e38:	699b      	ldr	r3, [r3, #24]
 8002e3a:	4a17      	ldr	r2, [pc, #92]	; (8002e98 <HAL_MspInit+0x68>)
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	6193      	str	r3, [r2, #24]
 8002e42:	4b15      	ldr	r3, [pc, #84]	; (8002e98 <HAL_MspInit+0x68>)
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	60bb      	str	r3, [r7, #8]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e4e:	4b12      	ldr	r3, [pc, #72]	; (8002e98 <HAL_MspInit+0x68>)
 8002e50:	69db      	ldr	r3, [r3, #28]
 8002e52:	4a11      	ldr	r2, [pc, #68]	; (8002e98 <HAL_MspInit+0x68>)
 8002e54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e58:	61d3      	str	r3, [r2, #28]
 8002e5a:	4b0f      	ldr	r3, [pc, #60]	; (8002e98 <HAL_MspInit+0x68>)
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e62:	607b      	str	r3, [r7, #4]
 8002e64:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002e66:	2200      	movs	r2, #0
 8002e68:	210f      	movs	r1, #15
 8002e6a:	f06f 0001 	mvn.w	r0, #1
 8002e6e:	f001 f844 	bl	8003efa <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002e72:	4b0a      	ldr	r3, [pc, #40]	; (8002e9c <HAL_MspInit+0x6c>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	60fb      	str	r3, [r7, #12]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002e7e:	60fb      	str	r3, [r7, #12]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	4a04      	ldr	r2, [pc, #16]	; (8002e9c <HAL_MspInit+0x6c>)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e8e:	bf00      	nop
 8002e90:	3710      	adds	r7, #16
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	40010000 	.word	0x40010000

08002ea0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b088      	sub	sp, #32
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea8:	f107 0310 	add.w	r3, r7, #16
 8002eac:	2200      	movs	r2, #0
 8002eae:	601a      	str	r2, [r3, #0]
 8002eb0:	605a      	str	r2, [r3, #4]
 8002eb2:	609a      	str	r2, [r3, #8]
 8002eb4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a14      	ldr	r2, [pc, #80]	; (8002f0c <HAL_ADC_MspInit+0x6c>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d121      	bne.n	8002f04 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002ec0:	4b13      	ldr	r3, [pc, #76]	; (8002f10 <HAL_ADC_MspInit+0x70>)
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	4a12      	ldr	r2, [pc, #72]	; (8002f10 <HAL_ADC_MspInit+0x70>)
 8002ec6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002eca:	6193      	str	r3, [r2, #24]
 8002ecc:	4b10      	ldr	r3, [pc, #64]	; (8002f10 <HAL_ADC_MspInit+0x70>)
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ed4:	60fb      	str	r3, [r7, #12]
 8002ed6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ed8:	4b0d      	ldr	r3, [pc, #52]	; (8002f10 <HAL_ADC_MspInit+0x70>)
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	4a0c      	ldr	r2, [pc, #48]	; (8002f10 <HAL_ADC_MspInit+0x70>)
 8002ede:	f043 0304 	orr.w	r3, r3, #4
 8002ee2:	6193      	str	r3, [r2, #24]
 8002ee4:	4b0a      	ldr	r3, [pc, #40]	; (8002f10 <HAL_ADC_MspInit+0x70>)
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	60bb      	str	r3, [r7, #8]
 8002eee:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002ef0:	2320      	movs	r3, #32
 8002ef2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ef8:	f107 0310 	add.w	r3, r7, #16
 8002efc:	4619      	mov	r1, r3
 8002efe:	4805      	ldr	r0, [pc, #20]	; (8002f14 <HAL_ADC_MspInit+0x74>)
 8002f00:	f001 f89c 	bl	800403c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002f04:	bf00      	nop
 8002f06:	3720      	adds	r7, #32
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40012400 	.word	0x40012400
 8002f10:	40021000 	.word	0x40021000
 8002f14:	40010800 	.word	0x40010800

08002f18 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b088      	sub	sp, #32
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f20:	f107 0310 	add.w	r3, r7, #16
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	605a      	str	r2, [r3, #4]
 8002f2a:	609a      	str	r2, [r3, #8]
 8002f2c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a15      	ldr	r2, [pc, #84]	; (8002f88 <HAL_I2C_MspInit+0x70>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d123      	bne.n	8002f80 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f38:	4b14      	ldr	r3, [pc, #80]	; (8002f8c <HAL_I2C_MspInit+0x74>)
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	4a13      	ldr	r2, [pc, #76]	; (8002f8c <HAL_I2C_MspInit+0x74>)
 8002f3e:	f043 0308 	orr.w	r3, r3, #8
 8002f42:	6193      	str	r3, [r2, #24]
 8002f44:	4b11      	ldr	r3, [pc, #68]	; (8002f8c <HAL_I2C_MspInit+0x74>)
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	f003 0308 	and.w	r3, r3, #8
 8002f4c:	60fb      	str	r3, [r7, #12]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f50:	23c0      	movs	r3, #192	; 0xc0
 8002f52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f54:	2312      	movs	r3, #18
 8002f56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f5c:	f107 0310 	add.w	r3, r7, #16
 8002f60:	4619      	mov	r1, r3
 8002f62:	480b      	ldr	r0, [pc, #44]	; (8002f90 <HAL_I2C_MspInit+0x78>)
 8002f64:	f001 f86a 	bl	800403c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f68:	4b08      	ldr	r3, [pc, #32]	; (8002f8c <HAL_I2C_MspInit+0x74>)
 8002f6a:	69db      	ldr	r3, [r3, #28]
 8002f6c:	4a07      	ldr	r2, [pc, #28]	; (8002f8c <HAL_I2C_MspInit+0x74>)
 8002f6e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f72:	61d3      	str	r3, [r2, #28]
 8002f74:	4b05      	ldr	r3, [pc, #20]	; (8002f8c <HAL_I2C_MspInit+0x74>)
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f7c:	60bb      	str	r3, [r7, #8]
 8002f7e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002f80:	bf00      	nop
 8002f82:	3720      	adds	r7, #32
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	40005400 	.word	0x40005400
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	40010c00 	.word	0x40010c00

08002f94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b085      	sub	sp, #20
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fa4:	d10b      	bne.n	8002fbe <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fa6:	4b08      	ldr	r3, [pc, #32]	; (8002fc8 <HAL_TIM_Base_MspInit+0x34>)
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	4a07      	ldr	r2, [pc, #28]	; (8002fc8 <HAL_TIM_Base_MspInit+0x34>)
 8002fac:	f043 0301 	orr.w	r3, r3, #1
 8002fb0:	61d3      	str	r3, [r2, #28]
 8002fb2:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <HAL_TIM_Base_MspInit+0x34>)
 8002fb4:	69db      	ldr	r3, [r3, #28]
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002fbe:	bf00      	nop
 8002fc0:	3714      	adds	r7, #20
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bc80      	pop	{r7}
 8002fc6:	4770      	bx	lr
 8002fc8:	40021000 	.word	0x40021000

08002fcc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b088      	sub	sp, #32
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd4:	f107 0310 	add.w	r3, r7, #16
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	605a      	str	r2, [r3, #4]
 8002fde:	609a      	str	r2, [r3, #8]
 8002fe0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fea:	d117      	bne.n	800301c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fec:	4b0d      	ldr	r3, [pc, #52]	; (8003024 <HAL_TIM_MspPostInit+0x58>)
 8002fee:	699b      	ldr	r3, [r3, #24]
 8002ff0:	4a0c      	ldr	r2, [pc, #48]	; (8003024 <HAL_TIM_MspPostInit+0x58>)
 8002ff2:	f043 0304 	orr.w	r3, r3, #4
 8002ff6:	6193      	str	r3, [r2, #24]
 8002ff8:	4b0a      	ldr	r3, [pc, #40]	; (8003024 <HAL_TIM_MspPostInit+0x58>)
 8002ffa:	699b      	ldr	r3, [r3, #24]
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	60fb      	str	r3, [r7, #12]
 8003002:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8003004:	2307      	movs	r3, #7
 8003006:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003008:	2302      	movs	r3, #2
 800300a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800300c:	2302      	movs	r3, #2
 800300e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003010:	f107 0310 	add.w	r3, r7, #16
 8003014:	4619      	mov	r1, r3
 8003016:	4804      	ldr	r0, [pc, #16]	; (8003028 <HAL_TIM_MspPostInit+0x5c>)
 8003018:	f001 f810 	bl	800403c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800301c:	bf00      	nop
 800301e:	3720      	adds	r7, #32
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	40021000 	.word	0x40021000
 8003028:	40010800 	.word	0x40010800

0800302c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b088      	sub	sp, #32
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003034:	f107 0310 	add.w	r3, r7, #16
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	605a      	str	r2, [r3, #4]
 800303e:	609a      	str	r2, [r3, #8]
 8003040:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a20      	ldr	r2, [pc, #128]	; (80030c8 <HAL_UART_MspInit+0x9c>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d139      	bne.n	80030c0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800304c:	4b1f      	ldr	r3, [pc, #124]	; (80030cc <HAL_UART_MspInit+0xa0>)
 800304e:	699b      	ldr	r3, [r3, #24]
 8003050:	4a1e      	ldr	r2, [pc, #120]	; (80030cc <HAL_UART_MspInit+0xa0>)
 8003052:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003056:	6193      	str	r3, [r2, #24]
 8003058:	4b1c      	ldr	r3, [pc, #112]	; (80030cc <HAL_UART_MspInit+0xa0>)
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003060:	60fb      	str	r3, [r7, #12]
 8003062:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003064:	4b19      	ldr	r3, [pc, #100]	; (80030cc <HAL_UART_MspInit+0xa0>)
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	4a18      	ldr	r2, [pc, #96]	; (80030cc <HAL_UART_MspInit+0xa0>)
 800306a:	f043 0304 	orr.w	r3, r3, #4
 800306e:	6193      	str	r3, [r2, #24]
 8003070:	4b16      	ldr	r3, [pc, #88]	; (80030cc <HAL_UART_MspInit+0xa0>)
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	f003 0304 	and.w	r3, r3, #4
 8003078:	60bb      	str	r3, [r7, #8]
 800307a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800307c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003080:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003082:	2302      	movs	r3, #2
 8003084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003086:	2303      	movs	r3, #3
 8003088:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800308a:	f107 0310 	add.w	r3, r7, #16
 800308e:	4619      	mov	r1, r3
 8003090:	480f      	ldr	r0, [pc, #60]	; (80030d0 <HAL_UART_MspInit+0xa4>)
 8003092:	f000 ffd3 	bl	800403c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003096:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800309a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800309c:	2300      	movs	r3, #0
 800309e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030a4:	f107 0310 	add.w	r3, r7, #16
 80030a8:	4619      	mov	r1, r3
 80030aa:	4809      	ldr	r0, [pc, #36]	; (80030d0 <HAL_UART_MspInit+0xa4>)
 80030ac:	f000 ffc6 	bl	800403c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80030b0:	2200      	movs	r2, #0
 80030b2:	2105      	movs	r1, #5
 80030b4:	2025      	movs	r0, #37	; 0x25
 80030b6:	f000 ff20 	bl	8003efa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80030ba:	2025      	movs	r0, #37	; 0x25
 80030bc:	f000 ff39 	bl	8003f32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80030c0:	bf00      	nop
 80030c2:	3720      	adds	r7, #32
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	40013800 	.word	0x40013800
 80030cc:	40021000 	.word	0x40021000
 80030d0:	40010800 	.word	0x40010800

080030d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b08c      	sub	sp, #48	; 0x30
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80030dc:	2300      	movs	r3, #0
 80030de:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80030e0:	2300      	movs	r3, #0
 80030e2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 80030e4:	2200      	movs	r2, #0
 80030e6:	6879      	ldr	r1, [r7, #4]
 80030e8:	201e      	movs	r0, #30
 80030ea:	f000 ff06 	bl	8003efa <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80030ee:	201e      	movs	r0, #30
 80030f0:	f000 ff1f 	bl	8003f32 <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80030f4:	4b1f      	ldr	r3, [pc, #124]	; (8003174 <HAL_InitTick+0xa0>)
 80030f6:	69db      	ldr	r3, [r3, #28]
 80030f8:	4a1e      	ldr	r2, [pc, #120]	; (8003174 <HAL_InitTick+0xa0>)
 80030fa:	f043 0304 	orr.w	r3, r3, #4
 80030fe:	61d3      	str	r3, [r2, #28]
 8003100:	4b1c      	ldr	r3, [pc, #112]	; (8003174 <HAL_InitTick+0xa0>)
 8003102:	69db      	ldr	r3, [r3, #28]
 8003104:	f003 0304 	and.w	r3, r3, #4
 8003108:	60fb      	str	r3, [r7, #12]
 800310a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800310c:	f107 0210 	add.w	r2, r7, #16
 8003110:	f107 0314 	add.w	r3, r7, #20
 8003114:	4611      	mov	r1, r2
 8003116:	4618      	mov	r0, r3
 8003118:	f002 fca4 	bl	8005a64 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800311c:	f002 fc7a 	bl	8005a14 <HAL_RCC_GetPCLK1Freq>
 8003120:	4603      	mov	r3, r0
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003128:	4a13      	ldr	r2, [pc, #76]	; (8003178 <HAL_InitTick+0xa4>)
 800312a:	fba2 2303 	umull	r2, r3, r2, r3
 800312e:	0c9b      	lsrs	r3, r3, #18
 8003130:	3b01      	subs	r3, #1
 8003132:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8003134:	4b11      	ldr	r3, [pc, #68]	; (800317c <HAL_InitTick+0xa8>)
 8003136:	4a12      	ldr	r2, [pc, #72]	; (8003180 <HAL_InitTick+0xac>)
 8003138:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800313a:	4b10      	ldr	r3, [pc, #64]	; (800317c <HAL_InitTick+0xa8>)
 800313c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003140:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8003142:	4a0e      	ldr	r2, [pc, #56]	; (800317c <HAL_InitTick+0xa8>)
 8003144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003146:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8003148:	4b0c      	ldr	r3, [pc, #48]	; (800317c <HAL_InitTick+0xa8>)
 800314a:	2200      	movs	r2, #0
 800314c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800314e:	4b0b      	ldr	r3, [pc, #44]	; (800317c <HAL_InitTick+0xa8>)
 8003150:	2200      	movs	r2, #0
 8003152:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8003154:	4809      	ldr	r0, [pc, #36]	; (800317c <HAL_InitTick+0xa8>)
 8003156:	f002 fe45 	bl	8005de4 <HAL_TIM_Base_Init>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d104      	bne.n	800316a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8003160:	4806      	ldr	r0, [pc, #24]	; (800317c <HAL_InitTick+0xa8>)
 8003162:	f002 fe8f 	bl	8005e84 <HAL_TIM_Base_Start_IT>
 8003166:	4603      	mov	r3, r0
 8003168:	e000      	b.n	800316c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
}
 800316c:	4618      	mov	r0, r3
 800316e:	3730      	adds	r7, #48	; 0x30
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	40021000 	.word	0x40021000
 8003178:	431bde83 	.word	0x431bde83
 800317c:	20001d08 	.word	0x20001d08
 8003180:	40000800 	.word	0x40000800

08003184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003188:	e7fe      	b.n	8003188 <NMI_Handler+0x4>

0800318a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800318a:	b480      	push	{r7}
 800318c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800318e:	e7fe      	b.n	800318e <HardFault_Handler+0x4>

08003190 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003194:	e7fe      	b.n	8003194 <MemManage_Handler+0x4>

08003196 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003196:	b480      	push	{r7}
 8003198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800319a:	e7fe      	b.n	800319a <BusFault_Handler+0x4>

0800319c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031a0:	e7fe      	b.n	80031a0 <UsageFault_Handler+0x4>

080031a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031a2:	b480      	push	{r7}
 80031a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031a6:	bf00      	nop
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bc80      	pop	{r7}
 80031ac:	4770      	bx	lr
	...

080031b0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80031b4:	4802      	ldr	r0, [pc, #8]	; (80031c0 <TIM4_IRQHandler+0x10>)
 80031b6:	f002 ffb1 	bl	800611c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80031ba:	bf00      	nop
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	20001d08 	.word	0x20001d08

080031c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80031c8:	4802      	ldr	r0, [pc, #8]	; (80031d4 <USART1_IRQHandler+0x10>)
 80031ca:	f003 fe9b 	bl	8006f04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80031ce:	bf00      	nop
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	20001c4c 	.word	0x20001c4c

080031d8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031e4:	2300      	movs	r3, #0
 80031e6:	617b      	str	r3, [r7, #20]
 80031e8:	e00a      	b.n	8003200 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80031ea:	f3af 8000 	nop.w
 80031ee:	4601      	mov	r1, r0
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	1c5a      	adds	r2, r3, #1
 80031f4:	60ba      	str	r2, [r7, #8]
 80031f6:	b2ca      	uxtb	r2, r1
 80031f8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	3301      	adds	r3, #1
 80031fe:	617b      	str	r3, [r7, #20]
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	429a      	cmp	r2, r3
 8003206:	dbf0      	blt.n	80031ea <_read+0x12>
	}

return len;
 8003208:	687b      	ldr	r3, [r7, #4]
}
 800320a:	4618      	mov	r0, r3
 800320c:	3718      	adds	r7, #24
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <_close>:
	}
	return len;
}

int _close(int file)
{
 8003212:	b480      	push	{r7}
 8003214:	b083      	sub	sp, #12
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
	return -1;
 800321a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800321e:	4618      	mov	r0, r3
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	bc80      	pop	{r7}
 8003226:	4770      	bx	lr

08003228 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003238:	605a      	str	r2, [r3, #4]
	return 0;
 800323a:	2300      	movs	r3, #0
}
 800323c:	4618      	mov	r0, r3
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	bc80      	pop	{r7}
 8003244:	4770      	bx	lr

08003246 <_isatty>:

int _isatty(int file)
{
 8003246:	b480      	push	{r7}
 8003248:	b083      	sub	sp, #12
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
	return 1;
 800324e:	2301      	movs	r3, #1
}
 8003250:	4618      	mov	r0, r3
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	bc80      	pop	{r7}
 8003258:	4770      	bx	lr

0800325a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800325a:	b480      	push	{r7}
 800325c:	b085      	sub	sp, #20
 800325e:	af00      	add	r7, sp, #0
 8003260:	60f8      	str	r0, [r7, #12]
 8003262:	60b9      	str	r1, [r7, #8]
 8003264:	607a      	str	r2, [r7, #4]
	return 0;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	3714      	adds	r7, #20
 800326c:	46bd      	mov	sp, r7
 800326e:	bc80      	pop	{r7}
 8003270:	4770      	bx	lr
	...

08003274 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800327c:	4a14      	ldr	r2, [pc, #80]	; (80032d0 <_sbrk+0x5c>)
 800327e:	4b15      	ldr	r3, [pc, #84]	; (80032d4 <_sbrk+0x60>)
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003288:	4b13      	ldr	r3, [pc, #76]	; (80032d8 <_sbrk+0x64>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d102      	bne.n	8003296 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003290:	4b11      	ldr	r3, [pc, #68]	; (80032d8 <_sbrk+0x64>)
 8003292:	4a12      	ldr	r2, [pc, #72]	; (80032dc <_sbrk+0x68>)
 8003294:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003296:	4b10      	ldr	r3, [pc, #64]	; (80032d8 <_sbrk+0x64>)
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4413      	add	r3, r2
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d207      	bcs.n	80032b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032a4:	f006 fe6a 	bl	8009f7c <__errno>
 80032a8:	4602      	mov	r2, r0
 80032aa:	230c      	movs	r3, #12
 80032ac:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80032ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032b2:	e009      	b.n	80032c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032b4:	4b08      	ldr	r3, [pc, #32]	; (80032d8 <_sbrk+0x64>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032ba:	4b07      	ldr	r3, [pc, #28]	; (80032d8 <_sbrk+0x64>)
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4413      	add	r3, r2
 80032c2:	4a05      	ldr	r2, [pc, #20]	; (80032d8 <_sbrk+0x64>)
 80032c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032c6:	68fb      	ldr	r3, [r7, #12]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20005000 	.word	0x20005000
 80032d4:	00000400 	.word	0x00000400
 80032d8:	20000248 	.word	0x20000248
 80032dc:	20001d98 	.word	0x20001d98

080032e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032e4:	bf00      	nop
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bc80      	pop	{r7}
 80032ea:	4770      	bx	lr

080032ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80032ec:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80032ee:	e003      	b.n	80032f8 <LoopCopyDataInit>

080032f0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80032f0:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80032f2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80032f4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80032f6:	3104      	adds	r1, #4

080032f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80032f8:	480a      	ldr	r0, [pc, #40]	; (8003324 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80032fa:	4b0b      	ldr	r3, [pc, #44]	; (8003328 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80032fc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80032fe:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003300:	d3f6      	bcc.n	80032f0 <CopyDataInit>
  ldr r2, =_sbss
 8003302:	4a0a      	ldr	r2, [pc, #40]	; (800332c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003304:	e002      	b.n	800330c <LoopFillZerobss>

08003306 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003306:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003308:	f842 3b04 	str.w	r3, [r2], #4

0800330c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800330c:	4b08      	ldr	r3, [pc, #32]	; (8003330 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800330e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003310:	d3f9      	bcc.n	8003306 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003312:	f7ff ffe5 	bl	80032e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003316:	f006 fe37 	bl	8009f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800331a:	f7ff f9e9 	bl	80026f0 <main>
  bx lr
 800331e:	4770      	bx	lr
  ldr r3, =_sidata
 8003320:	0800cbf0 	.word	0x0800cbf0
  ldr r0, =_sdata
 8003324:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003328:	200001ec 	.word	0x200001ec
  ldr r2, =_sbss
 800332c:	200001ec 	.word	0x200001ec
  ldr r3, = _ebss
 8003330:	20001d98 	.word	0x20001d98

08003334 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003334:	e7fe      	b.n	8003334 <ADC1_2_IRQHandler>
	...

08003338 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800333c:	4b08      	ldr	r3, [pc, #32]	; (8003360 <HAL_Init+0x28>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a07      	ldr	r2, [pc, #28]	; (8003360 <HAL_Init+0x28>)
 8003342:	f043 0310 	orr.w	r3, r3, #16
 8003346:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003348:	2003      	movs	r0, #3
 800334a:	f000 fdcb 	bl	8003ee4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800334e:	2000      	movs	r0, #0
 8003350:	f7ff fec0 	bl	80030d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003354:	f7ff fd6c 	bl	8002e30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	40022000 	.word	0x40022000

08003364 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003364:	b480      	push	{r7}
 8003366:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003368:	4b05      	ldr	r3, [pc, #20]	; (8003380 <HAL_IncTick+0x1c>)
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	461a      	mov	r2, r3
 800336e:	4b05      	ldr	r3, [pc, #20]	; (8003384 <HAL_IncTick+0x20>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4413      	add	r3, r2
 8003374:	4a03      	ldr	r2, [pc, #12]	; (8003384 <HAL_IncTick+0x20>)
 8003376:	6013      	str	r3, [r2, #0]
}
 8003378:	bf00      	nop
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr
 8003380:	20000014 	.word	0x20000014
 8003384:	20001d50 	.word	0x20001d50

08003388 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  return uwTick;
 800338c:	4b02      	ldr	r3, [pc, #8]	; (8003398 <HAL_GetTick+0x10>)
 800338e:	681b      	ldr	r3, [r3, #0]
}
 8003390:	4618      	mov	r0, r3
 8003392:	46bd      	mov	sp, r7
 8003394:	bc80      	pop	{r7}
 8003396:	4770      	bx	lr
 8003398:	20001d50 	.word	0x20001d50

0800339c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033a4:	f7ff fff0 	bl	8003388 <HAL_GetTick>
 80033a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80033b4:	d005      	beq.n	80033c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033b6:	4b09      	ldr	r3, [pc, #36]	; (80033dc <HAL_Delay+0x40>)
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	461a      	mov	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	4413      	add	r3, r2
 80033c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80033c2:	bf00      	nop
 80033c4:	f7ff ffe0 	bl	8003388 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	68fa      	ldr	r2, [r7, #12]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d8f7      	bhi.n	80033c4 <HAL_Delay+0x28>
  {
  }
}
 80033d4:	bf00      	nop
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	20000014 	.word	0x20000014

080033e0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033e8:	2300      	movs	r3, #0
 80033ea:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80033ec:	2300      	movs	r3, #0
 80033ee:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80033f0:	2300      	movs	r3, #0
 80033f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d101      	bne.n	8003402 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e0be      	b.n	8003580 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340c:	2b00      	cmp	r3, #0
 800340e:	d109      	bne.n	8003424 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7ff fd3e 	bl	8002ea0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	f000 fbdd 	bl	8003be4 <ADC_ConversionStop_Disable>
 800342a:	4603      	mov	r3, r0
 800342c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003432:	f003 0310 	and.w	r3, r3, #16
 8003436:	2b00      	cmp	r3, #0
 8003438:	f040 8099 	bne.w	800356e <HAL_ADC_Init+0x18e>
 800343c:	7dfb      	ldrb	r3, [r7, #23]
 800343e:	2b00      	cmp	r3, #0
 8003440:	f040 8095 	bne.w	800356e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003448:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800344c:	f023 0302 	bic.w	r3, r3, #2
 8003450:	f043 0202 	orr.w	r2, r3, #2
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003460:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	7b1b      	ldrb	r3, [r3, #12]
 8003466:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003468:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800346a:	68ba      	ldr	r2, [r7, #8]
 800346c:	4313      	orrs	r3, r2
 800346e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003478:	d003      	beq.n	8003482 <HAL_ADC_Init+0xa2>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	2b01      	cmp	r3, #1
 8003480:	d102      	bne.n	8003488 <HAL_ADC_Init+0xa8>
 8003482:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003486:	e000      	b.n	800348a <HAL_ADC_Init+0xaa>
 8003488:	2300      	movs	r3, #0
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	4313      	orrs	r3, r2
 800348e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	7d1b      	ldrb	r3, [r3, #20]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d119      	bne.n	80034cc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	7b1b      	ldrb	r3, [r3, #12]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d109      	bne.n	80034b4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	3b01      	subs	r3, #1
 80034a6:	035a      	lsls	r2, r3, #13
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80034b0:	613b      	str	r3, [r7, #16]
 80034b2:	e00b      	b.n	80034cc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b8:	f043 0220 	orr.w	r2, r3, #32
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c4:	f043 0201 	orr.w	r2, r3, #1
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	430a      	orrs	r2, r1
 80034de:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	4b28      	ldr	r3, [pc, #160]	; (8003588 <HAL_ADC_Init+0x1a8>)
 80034e8:	4013      	ands	r3, r2
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	6812      	ldr	r2, [r2, #0]
 80034ee:	68b9      	ldr	r1, [r7, #8]
 80034f0:	430b      	orrs	r3, r1
 80034f2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034fc:	d003      	beq.n	8003506 <HAL_ADC_Init+0x126>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	2b01      	cmp	r3, #1
 8003504:	d104      	bne.n	8003510 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	3b01      	subs	r3, #1
 800350c:	051b      	lsls	r3, r3, #20
 800350e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003516:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68fa      	ldr	r2, [r7, #12]
 8003520:	430a      	orrs	r2, r1
 8003522:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	4b18      	ldr	r3, [pc, #96]	; (800358c <HAL_ADC_Init+0x1ac>)
 800352c:	4013      	ands	r3, r2
 800352e:	68ba      	ldr	r2, [r7, #8]
 8003530:	429a      	cmp	r2, r3
 8003532:	d10b      	bne.n	800354c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800353e:	f023 0303 	bic.w	r3, r3, #3
 8003542:	f043 0201 	orr.w	r2, r3, #1
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800354a:	e018      	b.n	800357e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003550:	f023 0312 	bic.w	r3, r3, #18
 8003554:	f043 0210 	orr.w	r2, r3, #16
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003560:	f043 0201 	orr.w	r2, r3, #1
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800356c:	e007      	b.n	800357e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003572:	f043 0210 	orr.w	r2, r3, #16
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800357e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003580:	4618      	mov	r0, r3
 8003582:	3718      	adds	r7, #24
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	ffe1f7fd 	.word	0xffe1f7fd
 800358c:	ff1f0efe 	.word	0xff1f0efe

08003590 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003598:	2300      	movs	r3, #0
 800359a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d101      	bne.n	80035aa <HAL_ADC_Start+0x1a>
 80035a6:	2302      	movs	r3, #2
 80035a8:	e098      	b.n	80036dc <HAL_ADC_Start+0x14c>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 fac4 	bl	8003b40 <ADC_Enable>
 80035b8:	4603      	mov	r3, r0
 80035ba:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80035bc:	7bfb      	ldrb	r3, [r7, #15]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	f040 8087 	bne.w	80036d2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035cc:	f023 0301 	bic.w	r3, r3, #1
 80035d0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a41      	ldr	r2, [pc, #260]	; (80036e4 <HAL_ADC_Start+0x154>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d105      	bne.n	80035ee <HAL_ADC_Start+0x5e>
 80035e2:	4b41      	ldr	r3, [pc, #260]	; (80036e8 <HAL_ADC_Start+0x158>)
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d115      	bne.n	800361a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003604:	2b00      	cmp	r3, #0
 8003606:	d026      	beq.n	8003656 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003610:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003618:	e01d      	b.n	8003656 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800361e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a2f      	ldr	r2, [pc, #188]	; (80036e8 <HAL_ADC_Start+0x158>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d004      	beq.n	800363a <HAL_ADC_Start+0xaa>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a2b      	ldr	r2, [pc, #172]	; (80036e4 <HAL_ADC_Start+0x154>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d10d      	bne.n	8003656 <HAL_ADC_Start+0xc6>
 800363a:	4b2b      	ldr	r3, [pc, #172]	; (80036e8 <HAL_ADC_Start+0x158>)
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003642:	2b00      	cmp	r3, #0
 8003644:	d007      	beq.n	8003656 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800364a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800364e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800365a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d006      	beq.n	8003670 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003666:	f023 0206 	bic.w	r2, r3, #6
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	62da      	str	r2, [r3, #44]	; 0x2c
 800366e:	e002      	b.n	8003676 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f06f 0202 	mvn.w	r2, #2
 8003686:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003692:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003696:	d113      	bne.n	80036c0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800369c:	4a11      	ldr	r2, [pc, #68]	; (80036e4 <HAL_ADC_Start+0x154>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d105      	bne.n	80036ae <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80036a2:	4b11      	ldr	r3, [pc, #68]	; (80036e8 <HAL_ADC_Start+0x158>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d108      	bne.n	80036c0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80036bc:	609a      	str	r2, [r3, #8]
 80036be:	e00c      	b.n	80036da <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	689a      	ldr	r2, [r3, #8]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80036ce:	609a      	str	r2, [r3, #8]
 80036d0:	e003      	b.n	80036da <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80036da:	7bfb      	ldrb	r3, [r7, #15]
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	40012800 	.word	0x40012800
 80036e8:	40012400 	.word	0x40012400

080036ec <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036f4:	2300      	movs	r3, #0
 80036f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d101      	bne.n	8003706 <HAL_ADC_Stop+0x1a>
 8003702:	2302      	movs	r3, #2
 8003704:	e01a      	b.n	800373c <HAL_ADC_Stop+0x50>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 fa68 	bl	8003be4 <ADC_ConversionStop_Disable>
 8003714:	4603      	mov	r3, r0
 8003716:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003718:	7bfb      	ldrb	r3, [r7, #15]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d109      	bne.n	8003732 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003722:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003726:	f023 0301 	bic.w	r3, r3, #1
 800372a:	f043 0201 	orr.w	r2, r3, #1
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800373a:	7bfb      	ldrb	r3, [r7, #15]
}
 800373c:	4618      	mov	r0, r3
 800373e:	3710      	adds	r7, #16
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}

08003744 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003744:	b590      	push	{r4, r7, lr}
 8003746:	b087      	sub	sp, #28
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800374e:	2300      	movs	r3, #0
 8003750:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003752:	2300      	movs	r3, #0
 8003754:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003756:	2300      	movs	r3, #0
 8003758:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800375a:	f7ff fe15 	bl	8003388 <HAL_GetTick>
 800375e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00b      	beq.n	8003786 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003772:	f043 0220 	orr.w	r2, r3, #32
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e0c8      	b.n	8003918 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003790:	2b00      	cmp	r3, #0
 8003792:	d12a      	bne.n	80037ea <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800379a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d123      	bne.n	80037ea <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80037a2:	e01a      	b.n	80037da <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037aa:	d016      	beq.n	80037da <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d007      	beq.n	80037c2 <HAL_ADC_PollForConversion+0x7e>
 80037b2:	f7ff fde9 	bl	8003388 <HAL_GetTick>
 80037b6:	4602      	mov	r2, r0
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	1ad3      	subs	r3, r2, r3
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d20b      	bcs.n	80037da <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c6:	f043 0204 	orr.w	r2, r3, #4
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e09e      	b.n	8003918 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0302 	and.w	r3, r3, #2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d0dd      	beq.n	80037a4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80037e8:	e06c      	b.n	80038c4 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80037ea:	4b4d      	ldr	r3, [pc, #308]	; (8003920 <HAL_ADC_PollForConversion+0x1dc>)
 80037ec:	681c      	ldr	r4, [r3, #0]
 80037ee:	2002      	movs	r0, #2
 80037f0:	f002 fa3c 	bl	8005c6c <HAL_RCCEx_GetPeriphCLKFreq>
 80037f4:	4603      	mov	r3, r0
 80037f6:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	6919      	ldr	r1, [r3, #16]
 8003800:	4b48      	ldr	r3, [pc, #288]	; (8003924 <HAL_ADC_PollForConversion+0x1e0>)
 8003802:	400b      	ands	r3, r1
 8003804:	2b00      	cmp	r3, #0
 8003806:	d118      	bne.n	800383a <HAL_ADC_PollForConversion+0xf6>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68d9      	ldr	r1, [r3, #12]
 800380e:	4b46      	ldr	r3, [pc, #280]	; (8003928 <HAL_ADC_PollForConversion+0x1e4>)
 8003810:	400b      	ands	r3, r1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d111      	bne.n	800383a <HAL_ADC_PollForConversion+0xf6>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	6919      	ldr	r1, [r3, #16]
 800381c:	4b43      	ldr	r3, [pc, #268]	; (800392c <HAL_ADC_PollForConversion+0x1e8>)
 800381e:	400b      	ands	r3, r1
 8003820:	2b00      	cmp	r3, #0
 8003822:	d108      	bne.n	8003836 <HAL_ADC_PollForConversion+0xf2>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68d9      	ldr	r1, [r3, #12]
 800382a:	4b41      	ldr	r3, [pc, #260]	; (8003930 <HAL_ADC_PollForConversion+0x1ec>)
 800382c:	400b      	ands	r3, r1
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_ADC_PollForConversion+0xf2>
 8003832:	2314      	movs	r3, #20
 8003834:	e020      	b.n	8003878 <HAL_ADC_PollForConversion+0x134>
 8003836:	2329      	movs	r3, #41	; 0x29
 8003838:	e01e      	b.n	8003878 <HAL_ADC_PollForConversion+0x134>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6919      	ldr	r1, [r3, #16]
 8003840:	4b3a      	ldr	r3, [pc, #232]	; (800392c <HAL_ADC_PollForConversion+0x1e8>)
 8003842:	400b      	ands	r3, r1
 8003844:	2b00      	cmp	r3, #0
 8003846:	d106      	bne.n	8003856 <HAL_ADC_PollForConversion+0x112>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68d9      	ldr	r1, [r3, #12]
 800384e:	4b38      	ldr	r3, [pc, #224]	; (8003930 <HAL_ADC_PollForConversion+0x1ec>)
 8003850:	400b      	ands	r3, r1
 8003852:	2b00      	cmp	r3, #0
 8003854:	d00d      	beq.n	8003872 <HAL_ADC_PollForConversion+0x12e>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	6919      	ldr	r1, [r3, #16]
 800385c:	4b35      	ldr	r3, [pc, #212]	; (8003934 <HAL_ADC_PollForConversion+0x1f0>)
 800385e:	400b      	ands	r3, r1
 8003860:	2b00      	cmp	r3, #0
 8003862:	d108      	bne.n	8003876 <HAL_ADC_PollForConversion+0x132>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68d9      	ldr	r1, [r3, #12]
 800386a:	4b32      	ldr	r3, [pc, #200]	; (8003934 <HAL_ADC_PollForConversion+0x1f0>)
 800386c:	400b      	ands	r3, r1
 800386e:	2b00      	cmp	r3, #0
 8003870:	d101      	bne.n	8003876 <HAL_ADC_PollForConversion+0x132>
 8003872:	2354      	movs	r3, #84	; 0x54
 8003874:	e000      	b.n	8003878 <HAL_ADC_PollForConversion+0x134>
 8003876:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003878:	fb02 f303 	mul.w	r3, r2, r3
 800387c:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800387e:	e01d      	b.n	80038bc <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003886:	d016      	beq.n	80038b6 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d007      	beq.n	800389e <HAL_ADC_PollForConversion+0x15a>
 800388e:	f7ff fd7b 	bl	8003388 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	683a      	ldr	r2, [r7, #0]
 800389a:	429a      	cmp	r2, r3
 800389c:	d20b      	bcs.n	80038b6 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a2:	f043 0204 	orr.w	r2, r3, #4
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e030      	b.n	8003918 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	3301      	adds	r3, #1
 80038ba:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	693a      	ldr	r2, [r7, #16]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d8dd      	bhi.n	8003880 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f06f 0212 	mvn.w	r2, #18
 80038cc:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80038e4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80038e8:	d115      	bne.n	8003916 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d111      	bne.n	8003916 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003902:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d105      	bne.n	8003916 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800390e:	f043 0201 	orr.w	r2, r3, #1
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	371c      	adds	r7, #28
 800391c:	46bd      	mov	sp, r7
 800391e:	bd90      	pop	{r4, r7, pc}
 8003920:	2000000c 	.word	0x2000000c
 8003924:	24924924 	.word	0x24924924
 8003928:	00924924 	.word	0x00924924
 800392c:	12492492 	.word	0x12492492
 8003930:	00492492 	.word	0x00492492
 8003934:	00249249 	.word	0x00249249

08003938 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003946:	4618      	mov	r0, r3
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	bc80      	pop	{r7}
 800394e:	4770      	bx	lr

08003950 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003950:	b480      	push	{r7}
 8003952:	b085      	sub	sp, #20
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800395a:	2300      	movs	r3, #0
 800395c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800395e:	2300      	movs	r3, #0
 8003960:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003968:	2b01      	cmp	r3, #1
 800396a:	d101      	bne.n	8003970 <HAL_ADC_ConfigChannel+0x20>
 800396c:	2302      	movs	r3, #2
 800396e:	e0dc      	b.n	8003b2a <HAL_ADC_ConfigChannel+0x1da>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	2b06      	cmp	r3, #6
 800397e:	d81c      	bhi.n	80039ba <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	685a      	ldr	r2, [r3, #4]
 800398a:	4613      	mov	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	4413      	add	r3, r2
 8003990:	3b05      	subs	r3, #5
 8003992:	221f      	movs	r2, #31
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	43db      	mvns	r3, r3
 800399a:	4019      	ands	r1, r3
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	6818      	ldr	r0, [r3, #0]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685a      	ldr	r2, [r3, #4]
 80039a4:	4613      	mov	r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	4413      	add	r3, r2
 80039aa:	3b05      	subs	r3, #5
 80039ac:	fa00 f203 	lsl.w	r2, r0, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	430a      	orrs	r2, r1
 80039b6:	635a      	str	r2, [r3, #52]	; 0x34
 80039b8:	e03c      	b.n	8003a34 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	2b0c      	cmp	r3, #12
 80039c0:	d81c      	bhi.n	80039fc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	4613      	mov	r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	4413      	add	r3, r2
 80039d2:	3b23      	subs	r3, #35	; 0x23
 80039d4:	221f      	movs	r2, #31
 80039d6:	fa02 f303 	lsl.w	r3, r2, r3
 80039da:	43db      	mvns	r3, r3
 80039dc:	4019      	ands	r1, r3
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	6818      	ldr	r0, [r3, #0]
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	685a      	ldr	r2, [r3, #4]
 80039e6:	4613      	mov	r3, r2
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	4413      	add	r3, r2
 80039ec:	3b23      	subs	r3, #35	; 0x23
 80039ee:	fa00 f203 	lsl.w	r2, r0, r3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	430a      	orrs	r2, r1
 80039f8:	631a      	str	r2, [r3, #48]	; 0x30
 80039fa:	e01b      	b.n	8003a34 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	685a      	ldr	r2, [r3, #4]
 8003a06:	4613      	mov	r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	4413      	add	r3, r2
 8003a0c:	3b41      	subs	r3, #65	; 0x41
 8003a0e:	221f      	movs	r2, #31
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	43db      	mvns	r3, r3
 8003a16:	4019      	ands	r1, r3
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	6818      	ldr	r0, [r3, #0]
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685a      	ldr	r2, [r3, #4]
 8003a20:	4613      	mov	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4413      	add	r3, r2
 8003a26:	3b41      	subs	r3, #65	; 0x41
 8003a28:	fa00 f203 	lsl.w	r2, r0, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2b09      	cmp	r3, #9
 8003a3a:	d91c      	bls.n	8003a76 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68d9      	ldr	r1, [r3, #12]
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	4613      	mov	r3, r2
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	4413      	add	r3, r2
 8003a4c:	3b1e      	subs	r3, #30
 8003a4e:	2207      	movs	r2, #7
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	43db      	mvns	r3, r3
 8003a56:	4019      	ands	r1, r3
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	6898      	ldr	r0, [r3, #8]
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	4613      	mov	r3, r2
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	4413      	add	r3, r2
 8003a66:	3b1e      	subs	r3, #30
 8003a68:	fa00 f203 	lsl.w	r2, r0, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	60da      	str	r2, [r3, #12]
 8003a74:	e019      	b.n	8003aaa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	6919      	ldr	r1, [r3, #16]
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	4613      	mov	r3, r2
 8003a82:	005b      	lsls	r3, r3, #1
 8003a84:	4413      	add	r3, r2
 8003a86:	2207      	movs	r2, #7
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	43db      	mvns	r3, r3
 8003a8e:	4019      	ands	r1, r3
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	6898      	ldr	r0, [r3, #8]
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	4613      	mov	r3, r2
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	4413      	add	r3, r2
 8003a9e:	fa00 f203 	lsl.w	r2, r0, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2b10      	cmp	r3, #16
 8003ab0:	d003      	beq.n	8003aba <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003ab6:	2b11      	cmp	r3, #17
 8003ab8:	d132      	bne.n	8003b20 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a1d      	ldr	r2, [pc, #116]	; (8003b34 <HAL_ADC_ConfigChannel+0x1e4>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d125      	bne.n	8003b10 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d126      	bne.n	8003b20 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003ae0:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2b10      	cmp	r3, #16
 8003ae8:	d11a      	bne.n	8003b20 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003aea:	4b13      	ldr	r3, [pc, #76]	; (8003b38 <HAL_ADC_ConfigChannel+0x1e8>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a13      	ldr	r2, [pc, #76]	; (8003b3c <HAL_ADC_ConfigChannel+0x1ec>)
 8003af0:	fba2 2303 	umull	r2, r3, r2, r3
 8003af4:	0c9a      	lsrs	r2, r3, #18
 8003af6:	4613      	mov	r3, r2
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	4413      	add	r3, r2
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003b00:	e002      	b.n	8003b08 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	3b01      	subs	r3, #1
 8003b06:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1f9      	bne.n	8003b02 <HAL_ADC_ConfigChannel+0x1b2>
 8003b0e:	e007      	b.n	8003b20 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b14:	f043 0220 	orr.w	r2, r3, #32
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3714      	adds	r7, #20
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bc80      	pop	{r7}
 8003b32:	4770      	bx	lr
 8003b34:	40012400 	.word	0x40012400
 8003b38:	2000000c 	.word	0x2000000c
 8003b3c:	431bde83 	.word	0x431bde83

08003b40 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d039      	beq.n	8003bd2 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	689a      	ldr	r2, [r3, #8]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f042 0201 	orr.w	r2, r2, #1
 8003b6c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003b6e:	4b1b      	ldr	r3, [pc, #108]	; (8003bdc <ADC_Enable+0x9c>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a1b      	ldr	r2, [pc, #108]	; (8003be0 <ADC_Enable+0xa0>)
 8003b74:	fba2 2303 	umull	r2, r3, r2, r3
 8003b78:	0c9b      	lsrs	r3, r3, #18
 8003b7a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003b7c:	e002      	b.n	8003b84 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	3b01      	subs	r3, #1
 8003b82:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1f9      	bne.n	8003b7e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b8a:	f7ff fbfd 	bl	8003388 <HAL_GetTick>
 8003b8e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003b90:	e018      	b.n	8003bc4 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003b92:	f7ff fbf9 	bl	8003388 <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d911      	bls.n	8003bc4 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba4:	f043 0210 	orr.w	r2, r3, #16
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb0:	f043 0201 	orr.w	r2, r3, #1
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e007      	b.n	8003bd4 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f003 0301 	and.w	r3, r3, #1
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d1df      	bne.n	8003b92 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	2000000c 	.word	0x2000000c
 8003be0:	431bde83 	.word	0x431bde83

08003be4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003bec:	2300      	movs	r3, #0
 8003bee:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f003 0301 	and.w	r3, r3, #1
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d127      	bne.n	8003c4e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	689a      	ldr	r2, [r3, #8]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f022 0201 	bic.w	r2, r2, #1
 8003c0c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c0e:	f7ff fbbb 	bl	8003388 <HAL_GetTick>
 8003c12:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003c14:	e014      	b.n	8003c40 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c16:	f7ff fbb7 	bl	8003388 <HAL_GetTick>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	d90d      	bls.n	8003c40 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c28:	f043 0210 	orr.w	r2, r3, #16
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c34:	f043 0201 	orr.w	r2, r3, #1
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e007      	b.n	8003c50 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d0e3      	beq.n	8003c16 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003c58:	b590      	push	{r4, r7, lr}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c60:	2300      	movs	r3, #0
 8003c62:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003c64:	2300      	movs	r3, #0
 8003c66:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d101      	bne.n	8003c76 <HAL_ADCEx_Calibration_Start+0x1e>
 8003c72:	2302      	movs	r3, #2
 8003c74:	e086      	b.n	8003d84 <HAL_ADCEx_Calibration_Start+0x12c>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f7ff ffb0 	bl	8003be4 <ADC_ConversionStop_Disable>
 8003c84:	4603      	mov	r3, r0
 8003c86:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003c88:	7dfb      	ldrb	r3, [r7, #23]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d175      	bne.n	8003d7a <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c92:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003c96:	f023 0302 	bic.w	r3, r3, #2
 8003c9a:	f043 0202 	orr.w	r2, r3, #2
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003ca2:	4b3a      	ldr	r3, [pc, #232]	; (8003d8c <HAL_ADCEx_Calibration_Start+0x134>)
 8003ca4:	681c      	ldr	r4, [r3, #0]
 8003ca6:	2002      	movs	r0, #2
 8003ca8:	f001 ffe0 	bl	8005c6c <HAL_RCCEx_GetPeriphCLKFreq>
 8003cac:	4603      	mov	r3, r0
 8003cae:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003cb2:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003cb4:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003cb6:	e002      	b.n	8003cbe <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	3b01      	subs	r3, #1
 8003cbc:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d1f9      	bne.n	8003cb8 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f7ff ff3b 	bl	8003b40 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	689a      	ldr	r2, [r3, #8]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f042 0208 	orr.w	r2, r2, #8
 8003cd8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003cda:	f7ff fb55 	bl	8003388 <HAL_GetTick>
 8003cde:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003ce0:	e014      	b.n	8003d0c <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003ce2:	f7ff fb51 	bl	8003388 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b0a      	cmp	r3, #10
 8003cee:	d90d      	bls.n	8003d0c <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf4:	f023 0312 	bic.w	r3, r3, #18
 8003cf8:	f043 0210 	orr.w	r2, r3, #16
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e03b      	b.n	8003d84 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	f003 0308 	and.w	r3, r3, #8
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1e3      	bne.n	8003ce2 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	689a      	ldr	r2, [r3, #8]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f042 0204 	orr.w	r2, r2, #4
 8003d28:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003d2a:	f7ff fb2d 	bl	8003388 <HAL_GetTick>
 8003d2e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003d30:	e014      	b.n	8003d5c <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003d32:	f7ff fb29 	bl	8003388 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	2b0a      	cmp	r3, #10
 8003d3e:	d90d      	bls.n	8003d5c <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d44:	f023 0312 	bic.w	r3, r3, #18
 8003d48:	f043 0210 	orr.w	r2, r3, #16
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e013      	b.n	8003d84 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f003 0304 	and.w	r3, r3, #4
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d1e3      	bne.n	8003d32 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6e:	f023 0303 	bic.w	r3, r3, #3
 8003d72:	f043 0201 	orr.w	r2, r3, #1
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003d82:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	371c      	adds	r7, #28
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd90      	pop	{r4, r7, pc}
 8003d8c:	2000000c 	.word	0x2000000c

08003d90 <__NVIC_SetPriorityGrouping>:
{
 8003d90:	b480      	push	{r7}
 8003d92:	b085      	sub	sp, #20
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f003 0307 	and.w	r3, r3, #7
 8003d9e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003da0:	4b0c      	ldr	r3, [pc, #48]	; (8003dd4 <__NVIC_SetPriorityGrouping+0x44>)
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003da6:	68ba      	ldr	r2, [r7, #8]
 8003da8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003dac:	4013      	ands	r3, r2
 8003dae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003db8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003dbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dc2:	4a04      	ldr	r2, [pc, #16]	; (8003dd4 <__NVIC_SetPriorityGrouping+0x44>)
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	60d3      	str	r3, [r2, #12]
}
 8003dc8:	bf00      	nop
 8003dca:	3714      	adds	r7, #20
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bc80      	pop	{r7}
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	e000ed00 	.word	0xe000ed00

08003dd8 <__NVIC_GetPriorityGrouping>:
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ddc:	4b04      	ldr	r3, [pc, #16]	; (8003df0 <__NVIC_GetPriorityGrouping+0x18>)
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	0a1b      	lsrs	r3, r3, #8
 8003de2:	f003 0307 	and.w	r3, r3, #7
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bc80      	pop	{r7}
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	e000ed00 	.word	0xe000ed00

08003df4 <__NVIC_EnableIRQ>:
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	db0b      	blt.n	8003e1e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e06:	79fb      	ldrb	r3, [r7, #7]
 8003e08:	f003 021f 	and.w	r2, r3, #31
 8003e0c:	4906      	ldr	r1, [pc, #24]	; (8003e28 <__NVIC_EnableIRQ+0x34>)
 8003e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e12:	095b      	lsrs	r3, r3, #5
 8003e14:	2001      	movs	r0, #1
 8003e16:	fa00 f202 	lsl.w	r2, r0, r2
 8003e1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003e1e:	bf00      	nop
 8003e20:	370c      	adds	r7, #12
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bc80      	pop	{r7}
 8003e26:	4770      	bx	lr
 8003e28:	e000e100 	.word	0xe000e100

08003e2c <__NVIC_SetPriority>:
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	4603      	mov	r3, r0
 8003e34:	6039      	str	r1, [r7, #0]
 8003e36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	db0a      	blt.n	8003e56 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	b2da      	uxtb	r2, r3
 8003e44:	490c      	ldr	r1, [pc, #48]	; (8003e78 <__NVIC_SetPriority+0x4c>)
 8003e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4a:	0112      	lsls	r2, r2, #4
 8003e4c:	b2d2      	uxtb	r2, r2
 8003e4e:	440b      	add	r3, r1
 8003e50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003e54:	e00a      	b.n	8003e6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	b2da      	uxtb	r2, r3
 8003e5a:	4908      	ldr	r1, [pc, #32]	; (8003e7c <__NVIC_SetPriority+0x50>)
 8003e5c:	79fb      	ldrb	r3, [r7, #7]
 8003e5e:	f003 030f 	and.w	r3, r3, #15
 8003e62:	3b04      	subs	r3, #4
 8003e64:	0112      	lsls	r2, r2, #4
 8003e66:	b2d2      	uxtb	r2, r2
 8003e68:	440b      	add	r3, r1
 8003e6a:	761a      	strb	r2, [r3, #24]
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bc80      	pop	{r7}
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	e000e100 	.word	0xe000e100
 8003e7c:	e000ed00 	.word	0xe000ed00

08003e80 <NVIC_EncodePriority>:
{
 8003e80:	b480      	push	{r7}
 8003e82:	b089      	sub	sp, #36	; 0x24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f003 0307 	and.w	r3, r3, #7
 8003e92:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	f1c3 0307 	rsb	r3, r3, #7
 8003e9a:	2b04      	cmp	r3, #4
 8003e9c:	bf28      	it	cs
 8003e9e:	2304      	movcs	r3, #4
 8003ea0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	3304      	adds	r3, #4
 8003ea6:	2b06      	cmp	r3, #6
 8003ea8:	d902      	bls.n	8003eb0 <NVIC_EncodePriority+0x30>
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	3b03      	subs	r3, #3
 8003eae:	e000      	b.n	8003eb2 <NVIC_EncodePriority+0x32>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebe:	43da      	mvns	r2, r3
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	401a      	ands	r2, r3
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ec8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	fa01 f303 	lsl.w	r3, r1, r3
 8003ed2:	43d9      	mvns	r1, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed8:	4313      	orrs	r3, r2
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3724      	adds	r7, #36	; 0x24
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bc80      	pop	{r7}
 8003ee2:	4770      	bx	lr

08003ee4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f7ff ff4f 	bl	8003d90 <__NVIC_SetPriorityGrouping>
}
 8003ef2:	bf00      	nop
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b086      	sub	sp, #24
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	4603      	mov	r3, r0
 8003f02:	60b9      	str	r1, [r7, #8]
 8003f04:	607a      	str	r2, [r7, #4]
 8003f06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f0c:	f7ff ff64 	bl	8003dd8 <__NVIC_GetPriorityGrouping>
 8003f10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	68b9      	ldr	r1, [r7, #8]
 8003f16:	6978      	ldr	r0, [r7, #20]
 8003f18:	f7ff ffb2 	bl	8003e80 <NVIC_EncodePriority>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f22:	4611      	mov	r1, r2
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7ff ff81 	bl	8003e2c <__NVIC_SetPriority>
}
 8003f2a:	bf00      	nop
 8003f2c:	3718      	adds	r7, #24
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b082      	sub	sp, #8
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	4603      	mov	r3, r0
 8003f3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff ff57 	bl	8003df4 <__NVIC_EnableIRQ>
}
 8003f46:	bf00      	nop
 8003f48:	3708      	adds	r7, #8
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
	...

08003f50 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d005      	beq.n	8003f72 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2204      	movs	r2, #4
 8003f6a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	73fb      	strb	r3, [r7, #15]
 8003f70:	e051      	b.n	8004016 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f022 020e 	bic.w	r2, r2, #14
 8003f80:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f022 0201 	bic.w	r2, r2, #1
 8003f90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a22      	ldr	r2, [pc, #136]	; (8004020 <HAL_DMA_Abort_IT+0xd0>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d029      	beq.n	8003ff0 <HAL_DMA_Abort_IT+0xa0>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a20      	ldr	r2, [pc, #128]	; (8004024 <HAL_DMA_Abort_IT+0xd4>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d022      	beq.n	8003fec <HAL_DMA_Abort_IT+0x9c>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a1f      	ldr	r2, [pc, #124]	; (8004028 <HAL_DMA_Abort_IT+0xd8>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d01a      	beq.n	8003fe6 <HAL_DMA_Abort_IT+0x96>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a1d      	ldr	r2, [pc, #116]	; (800402c <HAL_DMA_Abort_IT+0xdc>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d012      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x90>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a1c      	ldr	r2, [pc, #112]	; (8004030 <HAL_DMA_Abort_IT+0xe0>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d00a      	beq.n	8003fda <HAL_DMA_Abort_IT+0x8a>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a1a      	ldr	r2, [pc, #104]	; (8004034 <HAL_DMA_Abort_IT+0xe4>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d102      	bne.n	8003fd4 <HAL_DMA_Abort_IT+0x84>
 8003fce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003fd2:	e00e      	b.n	8003ff2 <HAL_DMA_Abort_IT+0xa2>
 8003fd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fd8:	e00b      	b.n	8003ff2 <HAL_DMA_Abort_IT+0xa2>
 8003fda:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fde:	e008      	b.n	8003ff2 <HAL_DMA_Abort_IT+0xa2>
 8003fe0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003fe4:	e005      	b.n	8003ff2 <HAL_DMA_Abort_IT+0xa2>
 8003fe6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fea:	e002      	b.n	8003ff2 <HAL_DMA_Abort_IT+0xa2>
 8003fec:	2310      	movs	r3, #16
 8003fee:	e000      	b.n	8003ff2 <HAL_DMA_Abort_IT+0xa2>
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	4a11      	ldr	r2, [pc, #68]	; (8004038 <HAL_DMA_Abort_IT+0xe8>)
 8003ff4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800400a:	2b00      	cmp	r3, #0
 800400c:	d003      	beq.n	8004016 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	4798      	blx	r3
    } 
  }
  return status;
 8004016:	7bfb      	ldrb	r3, [r7, #15]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40020008 	.word	0x40020008
 8004024:	4002001c 	.word	0x4002001c
 8004028:	40020030 	.word	0x40020030
 800402c:	40020044 	.word	0x40020044
 8004030:	40020058 	.word	0x40020058
 8004034:	4002006c 	.word	0x4002006c
 8004038:	40020000 	.word	0x40020000

0800403c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800403c:	b480      	push	{r7}
 800403e:	b08b      	sub	sp, #44	; 0x2c
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004046:	2300      	movs	r3, #0
 8004048:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800404a:	2300      	movs	r3, #0
 800404c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800404e:	e127      	b.n	80042a0 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004050:	2201      	movs	r2, #1
 8004052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004054:	fa02 f303 	lsl.w	r3, r2, r3
 8004058:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	69fa      	ldr	r2, [r7, #28]
 8004060:	4013      	ands	r3, r2
 8004062:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	429a      	cmp	r2, r3
 800406a:	f040 8116 	bne.w	800429a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	2b12      	cmp	r3, #18
 8004074:	d034      	beq.n	80040e0 <HAL_GPIO_Init+0xa4>
 8004076:	2b12      	cmp	r3, #18
 8004078:	d80d      	bhi.n	8004096 <HAL_GPIO_Init+0x5a>
 800407a:	2b02      	cmp	r3, #2
 800407c:	d02b      	beq.n	80040d6 <HAL_GPIO_Init+0x9a>
 800407e:	2b02      	cmp	r3, #2
 8004080:	d804      	bhi.n	800408c <HAL_GPIO_Init+0x50>
 8004082:	2b00      	cmp	r3, #0
 8004084:	d031      	beq.n	80040ea <HAL_GPIO_Init+0xae>
 8004086:	2b01      	cmp	r3, #1
 8004088:	d01c      	beq.n	80040c4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800408a:	e048      	b.n	800411e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800408c:	2b03      	cmp	r3, #3
 800408e:	d043      	beq.n	8004118 <HAL_GPIO_Init+0xdc>
 8004090:	2b11      	cmp	r3, #17
 8004092:	d01b      	beq.n	80040cc <HAL_GPIO_Init+0x90>
          break;
 8004094:	e043      	b.n	800411e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004096:	4a89      	ldr	r2, [pc, #548]	; (80042bc <HAL_GPIO_Init+0x280>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d026      	beq.n	80040ea <HAL_GPIO_Init+0xae>
 800409c:	4a87      	ldr	r2, [pc, #540]	; (80042bc <HAL_GPIO_Init+0x280>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d806      	bhi.n	80040b0 <HAL_GPIO_Init+0x74>
 80040a2:	4a87      	ldr	r2, [pc, #540]	; (80042c0 <HAL_GPIO_Init+0x284>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d020      	beq.n	80040ea <HAL_GPIO_Init+0xae>
 80040a8:	4a86      	ldr	r2, [pc, #536]	; (80042c4 <HAL_GPIO_Init+0x288>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d01d      	beq.n	80040ea <HAL_GPIO_Init+0xae>
          break;
 80040ae:	e036      	b.n	800411e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80040b0:	4a85      	ldr	r2, [pc, #532]	; (80042c8 <HAL_GPIO_Init+0x28c>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d019      	beq.n	80040ea <HAL_GPIO_Init+0xae>
 80040b6:	4a85      	ldr	r2, [pc, #532]	; (80042cc <HAL_GPIO_Init+0x290>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d016      	beq.n	80040ea <HAL_GPIO_Init+0xae>
 80040bc:	4a84      	ldr	r2, [pc, #528]	; (80042d0 <HAL_GPIO_Init+0x294>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d013      	beq.n	80040ea <HAL_GPIO_Init+0xae>
          break;
 80040c2:	e02c      	b.n	800411e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	623b      	str	r3, [r7, #32]
          break;
 80040ca:	e028      	b.n	800411e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	3304      	adds	r3, #4
 80040d2:	623b      	str	r3, [r7, #32]
          break;
 80040d4:	e023      	b.n	800411e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	3308      	adds	r3, #8
 80040dc:	623b      	str	r3, [r7, #32]
          break;
 80040de:	e01e      	b.n	800411e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	330c      	adds	r3, #12
 80040e6:	623b      	str	r3, [r7, #32]
          break;
 80040e8:	e019      	b.n	800411e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d102      	bne.n	80040f8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80040f2:	2304      	movs	r3, #4
 80040f4:	623b      	str	r3, [r7, #32]
          break;
 80040f6:	e012      	b.n	800411e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d105      	bne.n	800410c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004100:	2308      	movs	r3, #8
 8004102:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	69fa      	ldr	r2, [r7, #28]
 8004108:	611a      	str	r2, [r3, #16]
          break;
 800410a:	e008      	b.n	800411e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800410c:	2308      	movs	r3, #8
 800410e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	69fa      	ldr	r2, [r7, #28]
 8004114:	615a      	str	r2, [r3, #20]
          break;
 8004116:	e002      	b.n	800411e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004118:	2300      	movs	r3, #0
 800411a:	623b      	str	r3, [r7, #32]
          break;
 800411c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	2bff      	cmp	r3, #255	; 0xff
 8004122:	d801      	bhi.n	8004128 <HAL_GPIO_Init+0xec>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	e001      	b.n	800412c <HAL_GPIO_Init+0xf0>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	3304      	adds	r3, #4
 800412c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	2bff      	cmp	r3, #255	; 0xff
 8004132:	d802      	bhi.n	800413a <HAL_GPIO_Init+0xfe>
 8004134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	e002      	b.n	8004140 <HAL_GPIO_Init+0x104>
 800413a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413c:	3b08      	subs	r3, #8
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	210f      	movs	r1, #15
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	fa01 f303 	lsl.w	r3, r1, r3
 800414e:	43db      	mvns	r3, r3
 8004150:	401a      	ands	r2, r3
 8004152:	6a39      	ldr	r1, [r7, #32]
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	fa01 f303 	lsl.w	r3, r1, r3
 800415a:	431a      	orrs	r2, r3
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004168:	2b00      	cmp	r3, #0
 800416a:	f000 8096 	beq.w	800429a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800416e:	4b59      	ldr	r3, [pc, #356]	; (80042d4 <HAL_GPIO_Init+0x298>)
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	4a58      	ldr	r2, [pc, #352]	; (80042d4 <HAL_GPIO_Init+0x298>)
 8004174:	f043 0301 	orr.w	r3, r3, #1
 8004178:	6193      	str	r3, [r2, #24]
 800417a:	4b56      	ldr	r3, [pc, #344]	; (80042d4 <HAL_GPIO_Init+0x298>)
 800417c:	699b      	ldr	r3, [r3, #24]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	60bb      	str	r3, [r7, #8]
 8004184:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004186:	4a54      	ldr	r2, [pc, #336]	; (80042d8 <HAL_GPIO_Init+0x29c>)
 8004188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418a:	089b      	lsrs	r3, r3, #2
 800418c:	3302      	adds	r3, #2
 800418e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004192:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004196:	f003 0303 	and.w	r3, r3, #3
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	220f      	movs	r2, #15
 800419e:	fa02 f303 	lsl.w	r3, r2, r3
 80041a2:	43db      	mvns	r3, r3
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	4013      	ands	r3, r2
 80041a8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a4b      	ldr	r2, [pc, #300]	; (80042dc <HAL_GPIO_Init+0x2a0>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d013      	beq.n	80041da <HAL_GPIO_Init+0x19e>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a4a      	ldr	r2, [pc, #296]	; (80042e0 <HAL_GPIO_Init+0x2a4>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d00d      	beq.n	80041d6 <HAL_GPIO_Init+0x19a>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a49      	ldr	r2, [pc, #292]	; (80042e4 <HAL_GPIO_Init+0x2a8>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d007      	beq.n	80041d2 <HAL_GPIO_Init+0x196>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a48      	ldr	r2, [pc, #288]	; (80042e8 <HAL_GPIO_Init+0x2ac>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d101      	bne.n	80041ce <HAL_GPIO_Init+0x192>
 80041ca:	2303      	movs	r3, #3
 80041cc:	e006      	b.n	80041dc <HAL_GPIO_Init+0x1a0>
 80041ce:	2304      	movs	r3, #4
 80041d0:	e004      	b.n	80041dc <HAL_GPIO_Init+0x1a0>
 80041d2:	2302      	movs	r3, #2
 80041d4:	e002      	b.n	80041dc <HAL_GPIO_Init+0x1a0>
 80041d6:	2301      	movs	r3, #1
 80041d8:	e000      	b.n	80041dc <HAL_GPIO_Init+0x1a0>
 80041da:	2300      	movs	r3, #0
 80041dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041de:	f002 0203 	and.w	r2, r2, #3
 80041e2:	0092      	lsls	r2, r2, #2
 80041e4:	4093      	lsls	r3, r2
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80041ec:	493a      	ldr	r1, [pc, #232]	; (80042d8 <HAL_GPIO_Init+0x29c>)
 80041ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f0:	089b      	lsrs	r3, r3, #2
 80041f2:	3302      	adds	r3, #2
 80041f4:	68fa      	ldr	r2, [r7, #12]
 80041f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d006      	beq.n	8004214 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004206:	4b39      	ldr	r3, [pc, #228]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	4938      	ldr	r1, [pc, #224]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	4313      	orrs	r3, r2
 8004210:	600b      	str	r3, [r1, #0]
 8004212:	e006      	b.n	8004222 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004214:	4b35      	ldr	r3, [pc, #212]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	43db      	mvns	r3, r3
 800421c:	4933      	ldr	r1, [pc, #204]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 800421e:	4013      	ands	r3, r2
 8004220:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d006      	beq.n	800423c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800422e:	4b2f      	ldr	r3, [pc, #188]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 8004230:	685a      	ldr	r2, [r3, #4]
 8004232:	492e      	ldr	r1, [pc, #184]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 8004234:	69bb      	ldr	r3, [r7, #24]
 8004236:	4313      	orrs	r3, r2
 8004238:	604b      	str	r3, [r1, #4]
 800423a:	e006      	b.n	800424a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800423c:	4b2b      	ldr	r3, [pc, #172]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 800423e:	685a      	ldr	r2, [r3, #4]
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	43db      	mvns	r3, r3
 8004244:	4929      	ldr	r1, [pc, #164]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 8004246:	4013      	ands	r3, r2
 8004248:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d006      	beq.n	8004264 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004256:	4b25      	ldr	r3, [pc, #148]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 8004258:	689a      	ldr	r2, [r3, #8]
 800425a:	4924      	ldr	r1, [pc, #144]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	4313      	orrs	r3, r2
 8004260:	608b      	str	r3, [r1, #8]
 8004262:	e006      	b.n	8004272 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004264:	4b21      	ldr	r3, [pc, #132]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 8004266:	689a      	ldr	r2, [r3, #8]
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	43db      	mvns	r3, r3
 800426c:	491f      	ldr	r1, [pc, #124]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 800426e:	4013      	ands	r3, r2
 8004270:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d006      	beq.n	800428c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800427e:	4b1b      	ldr	r3, [pc, #108]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 8004280:	68da      	ldr	r2, [r3, #12]
 8004282:	491a      	ldr	r1, [pc, #104]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 8004284:	69bb      	ldr	r3, [r7, #24]
 8004286:	4313      	orrs	r3, r2
 8004288:	60cb      	str	r3, [r1, #12]
 800428a:	e006      	b.n	800429a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800428c:	4b17      	ldr	r3, [pc, #92]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 800428e:	68da      	ldr	r2, [r3, #12]
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	43db      	mvns	r3, r3
 8004294:	4915      	ldr	r1, [pc, #84]	; (80042ec <HAL_GPIO_Init+0x2b0>)
 8004296:	4013      	ands	r3, r2
 8004298:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800429a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429c:	3301      	adds	r3, #1
 800429e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a6:	fa22 f303 	lsr.w	r3, r2, r3
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	f47f aed0 	bne.w	8004050 <HAL_GPIO_Init+0x14>
  }
}
 80042b0:	bf00      	nop
 80042b2:	372c      	adds	r7, #44	; 0x2c
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bc80      	pop	{r7}
 80042b8:	4770      	bx	lr
 80042ba:	bf00      	nop
 80042bc:	10210000 	.word	0x10210000
 80042c0:	10110000 	.word	0x10110000
 80042c4:	10120000 	.word	0x10120000
 80042c8:	10310000 	.word	0x10310000
 80042cc:	10320000 	.word	0x10320000
 80042d0:	10220000 	.word	0x10220000
 80042d4:	40021000 	.word	0x40021000
 80042d8:	40010000 	.word	0x40010000
 80042dc:	40010800 	.word	0x40010800
 80042e0:	40010c00 	.word	0x40010c00
 80042e4:	40011000 	.word	0x40011000
 80042e8:	40011400 	.word	0x40011400
 80042ec:	40010400 	.word	0x40010400

080042f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d101      	bne.n	8004302 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e11f      	b.n	8004542 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d106      	bne.n	800431c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f7fe fdfe 	bl	8002f18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2224      	movs	r2, #36	; 0x24
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0201 	bic.w	r2, r2, #1
 8004332:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004342:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004352:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004354:	f001 fb5e 	bl	8005a14 <HAL_RCC_GetPCLK1Freq>
 8004358:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	4a7b      	ldr	r2, [pc, #492]	; (800454c <HAL_I2C_Init+0x25c>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d807      	bhi.n	8004374 <HAL_I2C_Init+0x84>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	4a7a      	ldr	r2, [pc, #488]	; (8004550 <HAL_I2C_Init+0x260>)
 8004368:	4293      	cmp	r3, r2
 800436a:	bf94      	ite	ls
 800436c:	2301      	movls	r3, #1
 800436e:	2300      	movhi	r3, #0
 8004370:	b2db      	uxtb	r3, r3
 8004372:	e006      	b.n	8004382 <HAL_I2C_Init+0x92>
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	4a77      	ldr	r2, [pc, #476]	; (8004554 <HAL_I2C_Init+0x264>)
 8004378:	4293      	cmp	r3, r2
 800437a:	bf94      	ite	ls
 800437c:	2301      	movls	r3, #1
 800437e:	2300      	movhi	r3, #0
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e0db      	b.n	8004542 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	4a72      	ldr	r2, [pc, #456]	; (8004558 <HAL_I2C_Init+0x268>)
 800438e:	fba2 2303 	umull	r2, r3, r2, r3
 8004392:	0c9b      	lsrs	r3, r3, #18
 8004394:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68ba      	ldr	r2, [r7, #8]
 80043a6:	430a      	orrs	r2, r1
 80043a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	6a1b      	ldr	r3, [r3, #32]
 80043b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	4a64      	ldr	r2, [pc, #400]	; (800454c <HAL_I2C_Init+0x25c>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d802      	bhi.n	80043c4 <HAL_I2C_Init+0xd4>
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	3301      	adds	r3, #1
 80043c2:	e009      	b.n	80043d8 <HAL_I2C_Init+0xe8>
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80043ca:	fb02 f303 	mul.w	r3, r2, r3
 80043ce:	4a63      	ldr	r2, [pc, #396]	; (800455c <HAL_I2C_Init+0x26c>)
 80043d0:	fba2 2303 	umull	r2, r3, r2, r3
 80043d4:	099b      	lsrs	r3, r3, #6
 80043d6:	3301      	adds	r3, #1
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	6812      	ldr	r2, [r2, #0]
 80043dc:	430b      	orrs	r3, r1
 80043de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	69db      	ldr	r3, [r3, #28]
 80043e6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80043ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	4956      	ldr	r1, [pc, #344]	; (800454c <HAL_I2C_Init+0x25c>)
 80043f4:	428b      	cmp	r3, r1
 80043f6:	d80d      	bhi.n	8004414 <HAL_I2C_Init+0x124>
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	1e59      	subs	r1, r3, #1
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	005b      	lsls	r3, r3, #1
 8004402:	fbb1 f3f3 	udiv	r3, r1, r3
 8004406:	3301      	adds	r3, #1
 8004408:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800440c:	2b04      	cmp	r3, #4
 800440e:	bf38      	it	cc
 8004410:	2304      	movcc	r3, #4
 8004412:	e04f      	b.n	80044b4 <HAL_I2C_Init+0x1c4>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d111      	bne.n	8004440 <HAL_I2C_Init+0x150>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	1e58      	subs	r0, r3, #1
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6859      	ldr	r1, [r3, #4]
 8004424:	460b      	mov	r3, r1
 8004426:	005b      	lsls	r3, r3, #1
 8004428:	440b      	add	r3, r1
 800442a:	fbb0 f3f3 	udiv	r3, r0, r3
 800442e:	3301      	adds	r3, #1
 8004430:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004434:	2b00      	cmp	r3, #0
 8004436:	bf0c      	ite	eq
 8004438:	2301      	moveq	r3, #1
 800443a:	2300      	movne	r3, #0
 800443c:	b2db      	uxtb	r3, r3
 800443e:	e012      	b.n	8004466 <HAL_I2C_Init+0x176>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	1e58      	subs	r0, r3, #1
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6859      	ldr	r1, [r3, #4]
 8004448:	460b      	mov	r3, r1
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	440b      	add	r3, r1
 800444e:	0099      	lsls	r1, r3, #2
 8004450:	440b      	add	r3, r1
 8004452:	fbb0 f3f3 	udiv	r3, r0, r3
 8004456:	3301      	adds	r3, #1
 8004458:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800445c:	2b00      	cmp	r3, #0
 800445e:	bf0c      	ite	eq
 8004460:	2301      	moveq	r3, #1
 8004462:	2300      	movne	r3, #0
 8004464:	b2db      	uxtb	r3, r3
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <HAL_I2C_Init+0x17e>
 800446a:	2301      	movs	r3, #1
 800446c:	e022      	b.n	80044b4 <HAL_I2C_Init+0x1c4>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10e      	bne.n	8004494 <HAL_I2C_Init+0x1a4>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	1e58      	subs	r0, r3, #1
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6859      	ldr	r1, [r3, #4]
 800447e:	460b      	mov	r3, r1
 8004480:	005b      	lsls	r3, r3, #1
 8004482:	440b      	add	r3, r1
 8004484:	fbb0 f3f3 	udiv	r3, r0, r3
 8004488:	3301      	adds	r3, #1
 800448a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800448e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004492:	e00f      	b.n	80044b4 <HAL_I2C_Init+0x1c4>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	1e58      	subs	r0, r3, #1
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6859      	ldr	r1, [r3, #4]
 800449c:	460b      	mov	r3, r1
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	440b      	add	r3, r1
 80044a2:	0099      	lsls	r1, r3, #2
 80044a4:	440b      	add	r3, r1
 80044a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80044aa:	3301      	adds	r3, #1
 80044ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80044b4:	6879      	ldr	r1, [r7, #4]
 80044b6:	6809      	ldr	r1, [r1, #0]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	69da      	ldr	r2, [r3, #28]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	431a      	orrs	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	430a      	orrs	r2, r1
 80044d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80044e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6911      	ldr	r1, [r2, #16]
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	68d2      	ldr	r2, [r2, #12]
 80044ee:	4311      	orrs	r1, r2
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	6812      	ldr	r2, [r2, #0]
 80044f4:	430b      	orrs	r3, r1
 80044f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	695a      	ldr	r2, [r3, #20]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	431a      	orrs	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f042 0201 	orr.w	r2, r2, #1
 8004522:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2220      	movs	r2, #32
 800452e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	000186a0 	.word	0x000186a0
 8004550:	001e847f 	.word	0x001e847f
 8004554:	003d08ff 	.word	0x003d08ff
 8004558:	431bde83 	.word	0x431bde83
 800455c:	10624dd3 	.word	0x10624dd3

08004560 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b088      	sub	sp, #32
 8004564:	af02      	add	r7, sp, #8
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	607a      	str	r2, [r7, #4]
 800456a:	461a      	mov	r2, r3
 800456c:	460b      	mov	r3, r1
 800456e:	817b      	strh	r3, [r7, #10]
 8004570:	4613      	mov	r3, r2
 8004572:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004574:	f7fe ff08 	bl	8003388 <HAL_GetTick>
 8004578:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b20      	cmp	r3, #32
 8004584:	f040 80e0 	bne.w	8004748 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	2319      	movs	r3, #25
 800458e:	2201      	movs	r2, #1
 8004590:	4970      	ldr	r1, [pc, #448]	; (8004754 <HAL_I2C_Master_Transmit+0x1f4>)
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f000 fc8c 	bl	8004eb0 <I2C_WaitOnFlagUntilTimeout>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800459e:	2302      	movs	r3, #2
 80045a0:	e0d3      	b.n	800474a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d101      	bne.n	80045b0 <HAL_I2C_Master_Transmit+0x50>
 80045ac:	2302      	movs	r3, #2
 80045ae:	e0cc      	b.n	800474a <HAL_I2C_Master_Transmit+0x1ea>
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d007      	beq.n	80045d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f042 0201 	orr.w	r2, r2, #1
 80045d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2221      	movs	r2, #33	; 0x21
 80045ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2210      	movs	r2, #16
 80045f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	893a      	ldrh	r2, [r7, #8]
 8004606:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800460c:	b29a      	uxth	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	4a50      	ldr	r2, [pc, #320]	; (8004758 <HAL_I2C_Master_Transmit+0x1f8>)
 8004616:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004618:	8979      	ldrh	r1, [r7, #10]
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	6a3a      	ldr	r2, [r7, #32]
 800461e:	68f8      	ldr	r0, [r7, #12]
 8004620:	f000 faf6 	bl	8004c10 <I2C_MasterRequestWrite>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d001      	beq.n	800462e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e08d      	b.n	800474a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800462e:	2300      	movs	r3, #0
 8004630:	613b      	str	r3, [r7, #16]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	695b      	ldr	r3, [r3, #20]
 8004638:	613b      	str	r3, [r7, #16]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	699b      	ldr	r3, [r3, #24]
 8004640:	613b      	str	r3, [r7, #16]
 8004642:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004644:	e066      	b.n	8004714 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	6a39      	ldr	r1, [r7, #32]
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f000 fd06 	bl	800505c <I2C_WaitOnTXEFlagUntilTimeout>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00d      	beq.n	8004672 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800465a:	2b04      	cmp	r3, #4
 800465c:	d107      	bne.n	800466e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800466c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e06b      	b.n	800474a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004676:	781a      	ldrb	r2, [r3, #0]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004682:	1c5a      	adds	r2, r3, #1
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800468c:	b29b      	uxth	r3, r3
 800468e:	3b01      	subs	r3, #1
 8004690:	b29a      	uxth	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800469a:	3b01      	subs	r3, #1
 800469c:	b29a      	uxth	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	695b      	ldr	r3, [r3, #20]
 80046a8:	f003 0304 	and.w	r3, r3, #4
 80046ac:	2b04      	cmp	r3, #4
 80046ae:	d11b      	bne.n	80046e8 <HAL_I2C_Master_Transmit+0x188>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d017      	beq.n	80046e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046bc:	781a      	ldrb	r2, [r3, #0]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c8:	1c5a      	adds	r2, r3, #1
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	3b01      	subs	r3, #1
 80046d6:	b29a      	uxth	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046e0:	3b01      	subs	r3, #1
 80046e2:	b29a      	uxth	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	6a39      	ldr	r1, [r7, #32]
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 fcf6 	bl	80050de <I2C_WaitOnBTFFlagUntilTimeout>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00d      	beq.n	8004714 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fc:	2b04      	cmp	r3, #4
 80046fe:	d107      	bne.n	8004710 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800470e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e01a      	b.n	800474a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004718:	2b00      	cmp	r3, #0
 800471a:	d194      	bne.n	8004646 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800472a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004744:	2300      	movs	r3, #0
 8004746:	e000      	b.n	800474a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004748:	2302      	movs	r3, #2
  }
}
 800474a:	4618      	mov	r0, r3
 800474c:	3718      	adds	r7, #24
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	00100002 	.word	0x00100002
 8004758:	ffff0000 	.word	0xffff0000

0800475c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b08c      	sub	sp, #48	; 0x30
 8004760:	af02      	add	r7, sp, #8
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	607a      	str	r2, [r7, #4]
 8004766:	461a      	mov	r2, r3
 8004768:	460b      	mov	r3, r1
 800476a:	817b      	strh	r3, [r7, #10]
 800476c:	4613      	mov	r3, r2
 800476e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004770:	2300      	movs	r3, #0
 8004772:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004774:	f7fe fe08 	bl	8003388 <HAL_GetTick>
 8004778:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b20      	cmp	r3, #32
 8004784:	f040 8238 	bne.w	8004bf8 <HAL_I2C_Master_Receive+0x49c>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478a:	9300      	str	r3, [sp, #0]
 800478c:	2319      	movs	r3, #25
 800478e:	2201      	movs	r2, #1
 8004790:	497e      	ldr	r1, [pc, #504]	; (800498c <HAL_I2C_Master_Receive+0x230>)
 8004792:	68f8      	ldr	r0, [r7, #12]
 8004794:	f000 fb8c 	bl	8004eb0 <I2C_WaitOnFlagUntilTimeout>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d001      	beq.n	80047a2 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800479e:	2302      	movs	r3, #2
 80047a0:	e22b      	b.n	8004bfa <HAL_I2C_Master_Receive+0x49e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d101      	bne.n	80047b0 <HAL_I2C_Master_Receive+0x54>
 80047ac:	2302      	movs	r3, #2
 80047ae:	e224      	b.n	8004bfa <HAL_I2C_Master_Receive+0x49e>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0301 	and.w	r3, r3, #1
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d007      	beq.n	80047d6 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f042 0201 	orr.w	r2, r2, #1
 80047d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2222      	movs	r2, #34	; 0x22
 80047ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2210      	movs	r2, #16
 80047f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	893a      	ldrh	r2, [r7, #8]
 8004806:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800480c:	b29a      	uxth	r2, r3
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	4a5e      	ldr	r2, [pc, #376]	; (8004990 <HAL_I2C_Master_Receive+0x234>)
 8004816:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004818:	8979      	ldrh	r1, [r7, #10]
 800481a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f000 fa78 	bl	8004d14 <I2C_MasterRequestRead>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e1e5      	b.n	8004bfa <HAL_I2C_Master_Receive+0x49e>
    }

    if (hi2c->XferSize == 0U)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004832:	2b00      	cmp	r3, #0
 8004834:	d113      	bne.n	800485e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004836:	2300      	movs	r3, #0
 8004838:	61fb      	str	r3, [r7, #28]
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	61fb      	str	r3, [r7, #28]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	61fb      	str	r3, [r7, #28]
 800484a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800485a:	601a      	str	r2, [r3, #0]
 800485c:	e1b9      	b.n	8004bd2 <HAL_I2C_Master_Receive+0x476>
    }
    else if (hi2c->XferSize == 1U)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004862:	2b01      	cmp	r3, #1
 8004864:	d11d      	bne.n	80048a2 <HAL_I2C_Master_Receive+0x146>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004874:	601a      	str	r2, [r3, #0]
 8004876:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004878:	2300      	movs	r3, #0
 800487a:	61bb      	str	r3, [r7, #24]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	61bb      	str	r3, [r7, #24]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	61bb      	str	r3, [r7, #24]
 800488c:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800489c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800489e:	b662      	cpsie	i
 80048a0:	e197      	b.n	8004bd2 <HAL_I2C_Master_Receive+0x476>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d11d      	bne.n	80048e6 <HAL_I2C_Master_Receive+0x18a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80048ba:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048bc:	2300      	movs	r3, #0
 80048be:	617b      	str	r3, [r7, #20]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	617b      	str	r3, [r7, #20]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	699b      	ldr	r3, [r3, #24]
 80048ce:	617b      	str	r3, [r7, #20]
 80048d0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80048e2:	b662      	cpsie	i
 80048e4:	e175      	b.n	8004bd2 <HAL_I2C_Master_Receive+0x476>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80048f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048f6:	2300      	movs	r3, #0
 80048f8:	613b      	str	r3, [r7, #16]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	695b      	ldr	r3, [r3, #20]
 8004900:	613b      	str	r3, [r7, #16]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	699b      	ldr	r3, [r3, #24]
 8004908:	613b      	str	r3, [r7, #16]
 800490a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800490c:	e161      	b.n	8004bd2 <HAL_I2C_Master_Receive+0x476>
    {
      if (hi2c->XferSize <= 3U)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004912:	2b03      	cmp	r3, #3
 8004914:	f200 811a 	bhi.w	8004b4c <HAL_I2C_Master_Receive+0x3f0>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800491c:	2b01      	cmp	r3, #1
 800491e:	d123      	bne.n	8004968 <HAL_I2C_Master_Receive+0x20c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004920:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004922:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004924:	68f8      	ldr	r0, [r7, #12]
 8004926:	f000 fc1b 	bl	8005160 <I2C_WaitOnRXNEFlagUntilTimeout>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d001      	beq.n	8004934 <HAL_I2C_Master_Receive+0x1d8>
          {
            return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e162      	b.n	8004bfa <HAL_I2C_Master_Receive+0x49e>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	691a      	ldr	r2, [r3, #16]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493e:	b2d2      	uxtb	r2, r2
 8004940:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004946:	1c5a      	adds	r2, r3, #1
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004950:	3b01      	subs	r3, #1
 8004952:	b29a      	uxth	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800495c:	b29b      	uxth	r3, r3
 800495e:	3b01      	subs	r3, #1
 8004960:	b29a      	uxth	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004966:	e134      	b.n	8004bd2 <HAL_I2C_Master_Receive+0x476>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800496c:	2b02      	cmp	r3, #2
 800496e:	d150      	bne.n	8004a12 <HAL_I2C_Master_Receive+0x2b6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004972:	9300      	str	r3, [sp, #0]
 8004974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004976:	2200      	movs	r2, #0
 8004978:	4906      	ldr	r1, [pc, #24]	; (8004994 <HAL_I2C_Master_Receive+0x238>)
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f000 fa98 	bl	8004eb0 <I2C_WaitOnFlagUntilTimeout>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d008      	beq.n	8004998 <HAL_I2C_Master_Receive+0x23c>
          {
            return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e137      	b.n	8004bfa <HAL_I2C_Master_Receive+0x49e>
 800498a:	bf00      	nop
 800498c:	00100002 	.word	0x00100002
 8004990:	ffff0000 	.word	0xffff0000
 8004994:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004998:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049a8:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	691a      	ldr	r2, [r3, #16]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b4:	b2d2      	uxtb	r2, r2
 80049b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049bc:	1c5a      	adds	r2, r3, #1
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049c6:	3b01      	subs	r3, #1
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	3b01      	subs	r3, #1
 80049d6:	b29a      	uxth	r2, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80049dc:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	691a      	ldr	r2, [r3, #16]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e8:	b2d2      	uxtb	r2, r2
 80049ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f0:	1c5a      	adds	r2, r3, #1
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049fa:	3b01      	subs	r3, #1
 80049fc:	b29a      	uxth	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	b29a      	uxth	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a10:	e0df      	b.n	8004bd2 <HAL_I2C_Master_Receive+0x476>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a14:	9300      	str	r3, [sp, #0]
 8004a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a18:	2200      	movs	r2, #0
 8004a1a:	497a      	ldr	r1, [pc, #488]	; (8004c04 <HAL_I2C_Master_Receive+0x4a8>)
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 fa47 	bl	8004eb0 <I2C_WaitOnFlagUntilTimeout>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <HAL_I2C_Master_Receive+0x2d0>
          {
            return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e0e6      	b.n	8004bfa <HAL_I2C_Master_Receive+0x49e>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a3a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004a3c:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	691a      	ldr	r2, [r3, #16]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a48:	b2d2      	uxtb	r2, r2
 8004a4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	b29a      	uxth	r2, r3
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a70:	4b65      	ldr	r3, [pc, #404]	; (8004c08 <HAL_I2C_Master_Receive+0x4ac>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	08db      	lsrs	r3, r3, #3
 8004a76:	4a65      	ldr	r2, [pc, #404]	; (8004c0c <HAL_I2C_Master_Receive+0x4b0>)
 8004a78:	fba2 2303 	umull	r2, r3, r2, r3
 8004a7c:	0a1a      	lsrs	r2, r3, #8
 8004a7e:	4613      	mov	r3, r2
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	4413      	add	r3, r2
 8004a84:	00da      	lsls	r2, r3, #3
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004a8a:	6a3b      	ldr	r3, [r7, #32]
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004a90:	6a3b      	ldr	r3, [r7, #32]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d117      	bne.n	8004ac6 <HAL_I2C_Master_Receive+0x36a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2220      	movs	r2, #32
 8004aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab0:	f043 0220 	orr.w	r2, r3, #32
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004ab8:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e099      	b.n	8004bfa <HAL_I2C_Master_Receive+0x49e>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	f003 0304 	and.w	r3, r3, #4
 8004ad0:	2b04      	cmp	r3, #4
 8004ad2:	d1da      	bne.n	8004a8a <HAL_I2C_Master_Receive+0x32e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ae2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	691a      	ldr	r2, [r3, #16]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aee:	b2d2      	uxtb	r2, r2
 8004af0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af6:	1c5a      	adds	r2, r3, #1
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b00:	3b01      	subs	r3, #1
 8004b02:	b29a      	uxth	r2, r3
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	b29a      	uxth	r2, r3
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b16:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	691a      	ldr	r2, [r3, #16]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b22:	b2d2      	uxtb	r2, r2
 8004b24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2a:	1c5a      	adds	r2, r3, #1
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b34:	3b01      	subs	r3, #1
 8004b36:	b29a      	uxth	r2, r3
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	3b01      	subs	r3, #1
 8004b44:	b29a      	uxth	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b4a:	e042      	b.n	8004bd2 <HAL_I2C_Master_Receive+0x476>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b4e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f000 fb05 	bl	8005160 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d001      	beq.n	8004b60 <HAL_I2C_Master_Receive+0x404>
        {
          return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e04c      	b.n	8004bfa <HAL_I2C_Master_Receive+0x49e>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	691a      	ldr	r2, [r3, #16]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6a:	b2d2      	uxtb	r2, r2
 8004b6c:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b72:	1c5a      	adds	r2, r3, #1
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	b29a      	uxth	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	f003 0304 	and.w	r3, r3, #4
 8004b9c:	2b04      	cmp	r3, #4
 8004b9e:	d118      	bne.n	8004bd2 <HAL_I2C_Master_Receive+0x476>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	691a      	ldr	r2, [r3, #16]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004baa:	b2d2      	uxtb	r2, r2
 8004bac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb2:	1c5a      	adds	r2, r3, #1
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	b29a      	uxth	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	f47f ae99 	bne.w	800490e <HAL_I2C_Master_Receive+0x1b2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2220      	movs	r2, #32
 8004be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	e000      	b.n	8004bfa <HAL_I2C_Master_Receive+0x49e>
  }
  else
  {
    return HAL_BUSY;
 8004bf8:	2302      	movs	r3, #2
  }
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3728      	adds	r7, #40	; 0x28
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	00010004 	.word	0x00010004
 8004c08:	2000000c 	.word	0x2000000c
 8004c0c:	14f8b589 	.word	0x14f8b589

08004c10 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b088      	sub	sp, #32
 8004c14:	af02      	add	r7, sp, #8
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	607a      	str	r2, [r7, #4]
 8004c1a:	603b      	str	r3, [r7, #0]
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c24:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	2b08      	cmp	r3, #8
 8004c2a:	d006      	beq.n	8004c3a <I2C_MasterRequestWrite+0x2a>
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d003      	beq.n	8004c3a <I2C_MasterRequestWrite+0x2a>
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004c38:	d108      	bne.n	8004c4c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c48:	601a      	str	r2, [r3, #0]
 8004c4a:	e00b      	b.n	8004c64 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c50:	2b12      	cmp	r3, #18
 8004c52:	d107      	bne.n	8004c64 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c62:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c70:	68f8      	ldr	r0, [r7, #12]
 8004c72:	f000 f91d 	bl	8004eb0 <I2C_WaitOnFlagUntilTimeout>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00d      	beq.n	8004c98 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c8a:	d103      	bne.n	8004c94 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e035      	b.n	8004d04 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	691b      	ldr	r3, [r3, #16]
 8004c9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ca0:	d108      	bne.n	8004cb4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ca2:	897b      	ldrh	r3, [r7, #10]
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004cb0:	611a      	str	r2, [r3, #16]
 8004cb2:	e01b      	b.n	8004cec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004cb4:	897b      	ldrh	r3, [r7, #10]
 8004cb6:	11db      	asrs	r3, r3, #7
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	f003 0306 	and.w	r3, r3, #6
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	f063 030f 	orn	r3, r3, #15
 8004cc4:	b2da      	uxtb	r2, r3
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	490e      	ldr	r1, [pc, #56]	; (8004d0c <I2C_MasterRequestWrite+0xfc>)
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f000 f943 	bl	8004f5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e010      	b.n	8004d04 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004ce2:	897b      	ldrh	r3, [r7, #10]
 8004ce4:	b2da      	uxtb	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	4907      	ldr	r1, [pc, #28]	; (8004d10 <I2C_MasterRequestWrite+0x100>)
 8004cf2:	68f8      	ldr	r0, [r7, #12]
 8004cf4:	f000 f933 	bl	8004f5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d001      	beq.n	8004d02 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e000      	b.n	8004d04 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3718      	adds	r7, #24
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	00010008 	.word	0x00010008
 8004d10:	00010002 	.word	0x00010002

08004d14 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b088      	sub	sp, #32
 8004d18:	af02      	add	r7, sp, #8
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	607a      	str	r2, [r7, #4]
 8004d1e:	603b      	str	r3, [r7, #0]
 8004d20:	460b      	mov	r3, r1
 8004d22:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d28:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d38:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	2b08      	cmp	r3, #8
 8004d3e:	d006      	beq.n	8004d4e <I2C_MasterRequestRead+0x3a>
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d003      	beq.n	8004d4e <I2C_MasterRequestRead+0x3a>
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004d4c:	d108      	bne.n	8004d60 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d5c:	601a      	str	r2, [r3, #0]
 8004d5e:	e00b      	b.n	8004d78 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d64:	2b11      	cmp	r3, #17
 8004d66:	d107      	bne.n	8004d78 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d76:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	9300      	str	r3, [sp, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	f000 f893 	bl	8004eb0 <I2C_WaitOnFlagUntilTimeout>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00d      	beq.n	8004dac <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d9e:	d103      	bne.n	8004da8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004da6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e079      	b.n	8004ea0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004db4:	d108      	bne.n	8004dc8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004db6:	897b      	ldrh	r3, [r7, #10]
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	f043 0301 	orr.w	r3, r3, #1
 8004dbe:	b2da      	uxtb	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	611a      	str	r2, [r3, #16]
 8004dc6:	e05f      	b.n	8004e88 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004dc8:	897b      	ldrh	r3, [r7, #10]
 8004dca:	11db      	asrs	r3, r3, #7
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	f003 0306 	and.w	r3, r3, #6
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	f063 030f 	orn	r3, r3, #15
 8004dd8:	b2da      	uxtb	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	4930      	ldr	r1, [pc, #192]	; (8004ea8 <I2C_MasterRequestRead+0x194>)
 8004de6:	68f8      	ldr	r0, [r7, #12]
 8004de8:	f000 f8b9 	bl	8004f5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d001      	beq.n	8004df6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e054      	b.n	8004ea0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004df6:	897b      	ldrh	r3, [r7, #10]
 8004df8:	b2da      	uxtb	r2, r3
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	4929      	ldr	r1, [pc, #164]	; (8004eac <I2C_MasterRequestRead+0x198>)
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	f000 f8a9 	bl	8004f5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d001      	beq.n	8004e16 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e044      	b.n	8004ea0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e16:	2300      	movs	r3, #0
 8004e18:	613b      	str	r3, [r7, #16]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	695b      	ldr	r3, [r3, #20]
 8004e20:	613b      	str	r3, [r7, #16]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	699b      	ldr	r3, [r3, #24]
 8004e28:	613b      	str	r3, [r7, #16]
 8004e2a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e3a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	9300      	str	r3, [sp, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f000 f831 	bl	8004eb0 <I2C_WaitOnFlagUntilTimeout>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d00d      	beq.n	8004e70 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e62:	d103      	bne.n	8004e6c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e6a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	e017      	b.n	8004ea0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004e70:	897b      	ldrh	r3, [r7, #10]
 8004e72:	11db      	asrs	r3, r3, #7
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	f003 0306 	and.w	r3, r3, #6
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	f063 030e 	orn	r3, r3, #14
 8004e80:	b2da      	uxtb	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	4907      	ldr	r1, [pc, #28]	; (8004eac <I2C_MasterRequestRead+0x198>)
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f000 f865 	bl	8004f5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d001      	beq.n	8004e9e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e000      	b.n	8004ea0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004e9e:	2300      	movs	r3, #0
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3718      	adds	r7, #24
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	00010008 	.word	0x00010008
 8004eac:	00010002 	.word	0x00010002

08004eb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	60b9      	str	r1, [r7, #8]
 8004eba:	603b      	str	r3, [r7, #0]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ec0:	e025      	b.n	8004f0e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ec8:	d021      	beq.n	8004f0e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eca:	f7fe fa5d 	bl	8003388 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	683a      	ldr	r2, [r7, #0]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d302      	bcc.n	8004ee0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d116      	bne.n	8004f0e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2220      	movs	r2, #32
 8004eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efa:	f043 0220 	orr.w	r2, r3, #32
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2200      	movs	r2, #0
 8004f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e023      	b.n	8004f56 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	0c1b      	lsrs	r3, r3, #16
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d10d      	bne.n	8004f34 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	695b      	ldr	r3, [r3, #20]
 8004f1e:	43da      	mvns	r2, r3
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	4013      	ands	r3, r2
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	bf0c      	ite	eq
 8004f2a:	2301      	moveq	r3, #1
 8004f2c:	2300      	movne	r3, #0
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	461a      	mov	r2, r3
 8004f32:	e00c      	b.n	8004f4e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	699b      	ldr	r3, [r3, #24]
 8004f3a:	43da      	mvns	r2, r3
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	4013      	ands	r3, r2
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	bf0c      	ite	eq
 8004f46:	2301      	moveq	r3, #1
 8004f48:	2300      	movne	r3, #0
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	79fb      	ldrb	r3, [r7, #7]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d0b6      	beq.n	8004ec2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f54:	2300      	movs	r3, #0
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b084      	sub	sp, #16
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	607a      	str	r2, [r7, #4]
 8004f6a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f6c:	e051      	b.n	8005012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	695b      	ldr	r3, [r3, #20]
 8004f74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f7c:	d123      	bne.n	8004fc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f8c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f96:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2220      	movs	r2, #32
 8004fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb2:	f043 0204 	orr.w	r2, r3, #4
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e046      	b.n	8005054 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fcc:	d021      	beq.n	8005012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fce:	f7fe f9db 	bl	8003388 <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d302      	bcc.n	8004fe4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d116      	bne.n	8005012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2220      	movs	r2, #32
 8004fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffe:	f043 0220 	orr.w	r2, r3, #32
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e020      	b.n	8005054 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	0c1b      	lsrs	r3, r3, #16
 8005016:	b2db      	uxtb	r3, r3
 8005018:	2b01      	cmp	r3, #1
 800501a:	d10c      	bne.n	8005036 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	695b      	ldr	r3, [r3, #20]
 8005022:	43da      	mvns	r2, r3
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	4013      	ands	r3, r2
 8005028:	b29b      	uxth	r3, r3
 800502a:	2b00      	cmp	r3, #0
 800502c:	bf14      	ite	ne
 800502e:	2301      	movne	r3, #1
 8005030:	2300      	moveq	r3, #0
 8005032:	b2db      	uxtb	r3, r3
 8005034:	e00b      	b.n	800504e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	43da      	mvns	r2, r3
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	4013      	ands	r3, r2
 8005042:	b29b      	uxth	r3, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	bf14      	ite	ne
 8005048:	2301      	movne	r3, #1
 800504a:	2300      	moveq	r3, #0
 800504c:	b2db      	uxtb	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d18d      	bne.n	8004f6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3710      	adds	r7, #16
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	60b9      	str	r1, [r7, #8]
 8005066:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005068:	e02d      	b.n	80050c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800506a:	68f8      	ldr	r0, [r7, #12]
 800506c:	f000 f8ce 	bl	800520c <I2C_IsAcknowledgeFailed>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d001      	beq.n	800507a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e02d      	b.n	80050d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005080:	d021      	beq.n	80050c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005082:	f7fe f981 	bl	8003388 <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	68ba      	ldr	r2, [r7, #8]
 800508e:	429a      	cmp	r2, r3
 8005090:	d302      	bcc.n	8005098 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d116      	bne.n	80050c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2220      	movs	r2, #32
 80050a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b2:	f043 0220 	orr.w	r2, r3, #32
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e007      	b.n	80050d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	695b      	ldr	r3, [r3, #20]
 80050cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050d0:	2b80      	cmp	r3, #128	; 0x80
 80050d2:	d1ca      	bne.n	800506a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80050d4:	2300      	movs	r3, #0
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3710      	adds	r7, #16
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}

080050de <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050de:	b580      	push	{r7, lr}
 80050e0:	b084      	sub	sp, #16
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	60f8      	str	r0, [r7, #12]
 80050e6:	60b9      	str	r1, [r7, #8]
 80050e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050ea:	e02d      	b.n	8005148 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050ec:	68f8      	ldr	r0, [r7, #12]
 80050ee:	f000 f88d 	bl	800520c <I2C_IsAcknowledgeFailed>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d001      	beq.n	80050fc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e02d      	b.n	8005158 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005102:	d021      	beq.n	8005148 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005104:	f7fe f940 	bl	8003388 <HAL_GetTick>
 8005108:	4602      	mov	r2, r0
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	1ad3      	subs	r3, r2, r3
 800510e:	68ba      	ldr	r2, [r7, #8]
 8005110:	429a      	cmp	r2, r3
 8005112:	d302      	bcc.n	800511a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d116      	bne.n	8005148 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2220      	movs	r2, #32
 8005124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005134:	f043 0220 	orr.w	r2, r3, #32
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e007      	b.n	8005158 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	f003 0304 	and.w	r3, r3, #4
 8005152:	2b04      	cmp	r3, #4
 8005154:	d1ca      	bne.n	80050ec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005156:	2300      	movs	r3, #0
}
 8005158:	4618      	mov	r0, r3
 800515a:	3710      	adds	r7, #16
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800516c:	e042      	b.n	80051f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	695b      	ldr	r3, [r3, #20]
 8005174:	f003 0310 	and.w	r3, r3, #16
 8005178:	2b10      	cmp	r3, #16
 800517a:	d119      	bne.n	80051b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f06f 0210 	mvn.w	r2, #16
 8005184:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2220      	movs	r2, #32
 8005190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e029      	b.n	8005204 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051b0:	f7fe f8ea 	bl	8003388 <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	68ba      	ldr	r2, [r7, #8]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d302      	bcc.n	80051c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d116      	bne.n	80051f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2200      	movs	r2, #0
 80051ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2220      	movs	r2, #32
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e0:	f043 0220 	orr.w	r2, r3, #32
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e007      	b.n	8005204 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051fe:	2b40      	cmp	r3, #64	; 0x40
 8005200:	d1b5      	bne.n	800516e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005202:	2300      	movs	r3, #0
}
 8005204:	4618      	mov	r0, r3
 8005206:	3710      	adds	r7, #16
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800520c:	b480      	push	{r7}
 800520e:	b083      	sub	sp, #12
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	695b      	ldr	r3, [r3, #20]
 800521a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800521e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005222:	d11b      	bne.n	800525c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800522c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2220      	movs	r2, #32
 8005238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005248:	f043 0204 	orr.w	r2, r3, #4
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e000      	b.n	800525e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800525c:	2300      	movs	r3, #0
}
 800525e:	4618      	mov	r0, r3
 8005260:	370c      	adds	r7, #12
 8005262:	46bd      	mov	sp, r7
 8005264:	bc80      	pop	{r7}
 8005266:	4770      	bx	lr

08005268 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b086      	sub	sp, #24
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d101      	bne.n	800527a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e26c      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	2b00      	cmp	r3, #0
 8005284:	f000 8087 	beq.w	8005396 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005288:	4b92      	ldr	r3, [pc, #584]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f003 030c 	and.w	r3, r3, #12
 8005290:	2b04      	cmp	r3, #4
 8005292:	d00c      	beq.n	80052ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005294:	4b8f      	ldr	r3, [pc, #572]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f003 030c 	and.w	r3, r3, #12
 800529c:	2b08      	cmp	r3, #8
 800529e:	d112      	bne.n	80052c6 <HAL_RCC_OscConfig+0x5e>
 80052a0:	4b8c      	ldr	r3, [pc, #560]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052ac:	d10b      	bne.n	80052c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052ae:	4b89      	ldr	r3, [pc, #548]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d06c      	beq.n	8005394 <HAL_RCC_OscConfig+0x12c>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d168      	bne.n	8005394 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e246      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052ce:	d106      	bne.n	80052de <HAL_RCC_OscConfig+0x76>
 80052d0:	4b80      	ldr	r3, [pc, #512]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a7f      	ldr	r2, [pc, #508]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80052d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052da:	6013      	str	r3, [r2, #0]
 80052dc:	e02e      	b.n	800533c <HAL_RCC_OscConfig+0xd4>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d10c      	bne.n	8005300 <HAL_RCC_OscConfig+0x98>
 80052e6:	4b7b      	ldr	r3, [pc, #492]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a7a      	ldr	r2, [pc, #488]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80052ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052f0:	6013      	str	r3, [r2, #0]
 80052f2:	4b78      	ldr	r3, [pc, #480]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a77      	ldr	r2, [pc, #476]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80052f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052fc:	6013      	str	r3, [r2, #0]
 80052fe:	e01d      	b.n	800533c <HAL_RCC_OscConfig+0xd4>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005308:	d10c      	bne.n	8005324 <HAL_RCC_OscConfig+0xbc>
 800530a:	4b72      	ldr	r3, [pc, #456]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a71      	ldr	r2, [pc, #452]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 8005310:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005314:	6013      	str	r3, [r2, #0]
 8005316:	4b6f      	ldr	r3, [pc, #444]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a6e      	ldr	r2, [pc, #440]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 800531c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005320:	6013      	str	r3, [r2, #0]
 8005322:	e00b      	b.n	800533c <HAL_RCC_OscConfig+0xd4>
 8005324:	4b6b      	ldr	r3, [pc, #428]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a6a      	ldr	r2, [pc, #424]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 800532a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800532e:	6013      	str	r3, [r2, #0]
 8005330:	4b68      	ldr	r3, [pc, #416]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a67      	ldr	r2, [pc, #412]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 8005336:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800533a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d013      	beq.n	800536c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005344:	f7fe f820 	bl	8003388 <HAL_GetTick>
 8005348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800534a:	e008      	b.n	800535e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800534c:	f7fe f81c 	bl	8003388 <HAL_GetTick>
 8005350:	4602      	mov	r2, r0
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	1ad3      	subs	r3, r2, r3
 8005356:	2b64      	cmp	r3, #100	; 0x64
 8005358:	d901      	bls.n	800535e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e1fa      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800535e:	4b5d      	ldr	r3, [pc, #372]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d0f0      	beq.n	800534c <HAL_RCC_OscConfig+0xe4>
 800536a:	e014      	b.n	8005396 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800536c:	f7fe f80c 	bl	8003388 <HAL_GetTick>
 8005370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005372:	e008      	b.n	8005386 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005374:	f7fe f808 	bl	8003388 <HAL_GetTick>
 8005378:	4602      	mov	r2, r0
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	2b64      	cmp	r3, #100	; 0x64
 8005380:	d901      	bls.n	8005386 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005382:	2303      	movs	r3, #3
 8005384:	e1e6      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005386:	4b53      	ldr	r3, [pc, #332]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1f0      	bne.n	8005374 <HAL_RCC_OscConfig+0x10c>
 8005392:	e000      	b.n	8005396 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005394:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0302 	and.w	r3, r3, #2
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d063      	beq.n	800546a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80053a2:	4b4c      	ldr	r3, [pc, #304]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f003 030c 	and.w	r3, r3, #12
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00b      	beq.n	80053c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80053ae:	4b49      	ldr	r3, [pc, #292]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f003 030c 	and.w	r3, r3, #12
 80053b6:	2b08      	cmp	r3, #8
 80053b8:	d11c      	bne.n	80053f4 <HAL_RCC_OscConfig+0x18c>
 80053ba:	4b46      	ldr	r3, [pc, #280]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d116      	bne.n	80053f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053c6:	4b43      	ldr	r3, [pc, #268]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0302 	and.w	r3, r3, #2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d005      	beq.n	80053de <HAL_RCC_OscConfig+0x176>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d001      	beq.n	80053de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e1ba      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053de:	4b3d      	ldr	r3, [pc, #244]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	00db      	lsls	r3, r3, #3
 80053ec:	4939      	ldr	r1, [pc, #228]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053f2:	e03a      	b.n	800546a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d020      	beq.n	800543e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053fc:	4b36      	ldr	r3, [pc, #216]	; (80054d8 <HAL_RCC_OscConfig+0x270>)
 80053fe:	2201      	movs	r2, #1
 8005400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005402:	f7fd ffc1 	bl	8003388 <HAL_GetTick>
 8005406:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005408:	e008      	b.n	800541c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800540a:	f7fd ffbd 	bl	8003388 <HAL_GetTick>
 800540e:	4602      	mov	r2, r0
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	2b02      	cmp	r3, #2
 8005416:	d901      	bls.n	800541c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005418:	2303      	movs	r3, #3
 800541a:	e19b      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800541c:	4b2d      	ldr	r3, [pc, #180]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f003 0302 	and.w	r3, r3, #2
 8005424:	2b00      	cmp	r3, #0
 8005426:	d0f0      	beq.n	800540a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005428:	4b2a      	ldr	r3, [pc, #168]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	695b      	ldr	r3, [r3, #20]
 8005434:	00db      	lsls	r3, r3, #3
 8005436:	4927      	ldr	r1, [pc, #156]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 8005438:	4313      	orrs	r3, r2
 800543a:	600b      	str	r3, [r1, #0]
 800543c:	e015      	b.n	800546a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800543e:	4b26      	ldr	r3, [pc, #152]	; (80054d8 <HAL_RCC_OscConfig+0x270>)
 8005440:	2200      	movs	r2, #0
 8005442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005444:	f7fd ffa0 	bl	8003388 <HAL_GetTick>
 8005448:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800544a:	e008      	b.n	800545e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800544c:	f7fd ff9c 	bl	8003388 <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	2b02      	cmp	r3, #2
 8005458:	d901      	bls.n	800545e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e17a      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800545e:	4b1d      	ldr	r3, [pc, #116]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 0302 	and.w	r3, r3, #2
 8005466:	2b00      	cmp	r3, #0
 8005468:	d1f0      	bne.n	800544c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0308 	and.w	r3, r3, #8
 8005472:	2b00      	cmp	r3, #0
 8005474:	d03a      	beq.n	80054ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d019      	beq.n	80054b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800547e:	4b17      	ldr	r3, [pc, #92]	; (80054dc <HAL_RCC_OscConfig+0x274>)
 8005480:	2201      	movs	r2, #1
 8005482:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005484:	f7fd ff80 	bl	8003388 <HAL_GetTick>
 8005488:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800548a:	e008      	b.n	800549e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800548c:	f7fd ff7c 	bl	8003388 <HAL_GetTick>
 8005490:	4602      	mov	r2, r0
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	2b02      	cmp	r3, #2
 8005498:	d901      	bls.n	800549e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e15a      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800549e:	4b0d      	ldr	r3, [pc, #52]	; (80054d4 <HAL_RCC_OscConfig+0x26c>)
 80054a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d0f0      	beq.n	800548c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80054aa:	2001      	movs	r0, #1
 80054ac:	f000 fb0a 	bl	8005ac4 <RCC_Delay>
 80054b0:	e01c      	b.n	80054ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054b2:	4b0a      	ldr	r3, [pc, #40]	; (80054dc <HAL_RCC_OscConfig+0x274>)
 80054b4:	2200      	movs	r2, #0
 80054b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054b8:	f7fd ff66 	bl	8003388 <HAL_GetTick>
 80054bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054be:	e00f      	b.n	80054e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054c0:	f7fd ff62 	bl	8003388 <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d908      	bls.n	80054e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e140      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
 80054d2:	bf00      	nop
 80054d4:	40021000 	.word	0x40021000
 80054d8:	42420000 	.word	0x42420000
 80054dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054e0:	4b9e      	ldr	r3, [pc, #632]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80054e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e4:	f003 0302 	and.w	r3, r3, #2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1e9      	bne.n	80054c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0304 	and.w	r3, r3, #4
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 80a6 	beq.w	8005646 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054fa:	2300      	movs	r3, #0
 80054fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054fe:	4b97      	ldr	r3, [pc, #604]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 8005500:	69db      	ldr	r3, [r3, #28]
 8005502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10d      	bne.n	8005526 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800550a:	4b94      	ldr	r3, [pc, #592]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 800550c:	69db      	ldr	r3, [r3, #28]
 800550e:	4a93      	ldr	r2, [pc, #588]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 8005510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005514:	61d3      	str	r3, [r2, #28]
 8005516:	4b91      	ldr	r3, [pc, #580]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 8005518:	69db      	ldr	r3, [r3, #28]
 800551a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800551e:	60bb      	str	r3, [r7, #8]
 8005520:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005522:	2301      	movs	r3, #1
 8005524:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005526:	4b8e      	ldr	r3, [pc, #568]	; (8005760 <HAL_RCC_OscConfig+0x4f8>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800552e:	2b00      	cmp	r3, #0
 8005530:	d118      	bne.n	8005564 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005532:	4b8b      	ldr	r3, [pc, #556]	; (8005760 <HAL_RCC_OscConfig+0x4f8>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a8a      	ldr	r2, [pc, #552]	; (8005760 <HAL_RCC_OscConfig+0x4f8>)
 8005538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800553c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800553e:	f7fd ff23 	bl	8003388 <HAL_GetTick>
 8005542:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005544:	e008      	b.n	8005558 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005546:	f7fd ff1f 	bl	8003388 <HAL_GetTick>
 800554a:	4602      	mov	r2, r0
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	1ad3      	subs	r3, r2, r3
 8005550:	2b64      	cmp	r3, #100	; 0x64
 8005552:	d901      	bls.n	8005558 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005554:	2303      	movs	r3, #3
 8005556:	e0fd      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005558:	4b81      	ldr	r3, [pc, #516]	; (8005760 <HAL_RCC_OscConfig+0x4f8>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005560:	2b00      	cmp	r3, #0
 8005562:	d0f0      	beq.n	8005546 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	2b01      	cmp	r3, #1
 800556a:	d106      	bne.n	800557a <HAL_RCC_OscConfig+0x312>
 800556c:	4b7b      	ldr	r3, [pc, #492]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 800556e:	6a1b      	ldr	r3, [r3, #32]
 8005570:	4a7a      	ldr	r2, [pc, #488]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 8005572:	f043 0301 	orr.w	r3, r3, #1
 8005576:	6213      	str	r3, [r2, #32]
 8005578:	e02d      	b.n	80055d6 <HAL_RCC_OscConfig+0x36e>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d10c      	bne.n	800559c <HAL_RCC_OscConfig+0x334>
 8005582:	4b76      	ldr	r3, [pc, #472]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 8005584:	6a1b      	ldr	r3, [r3, #32]
 8005586:	4a75      	ldr	r2, [pc, #468]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 8005588:	f023 0301 	bic.w	r3, r3, #1
 800558c:	6213      	str	r3, [r2, #32]
 800558e:	4b73      	ldr	r3, [pc, #460]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 8005590:	6a1b      	ldr	r3, [r3, #32]
 8005592:	4a72      	ldr	r2, [pc, #456]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 8005594:	f023 0304 	bic.w	r3, r3, #4
 8005598:	6213      	str	r3, [r2, #32]
 800559a:	e01c      	b.n	80055d6 <HAL_RCC_OscConfig+0x36e>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	2b05      	cmp	r3, #5
 80055a2:	d10c      	bne.n	80055be <HAL_RCC_OscConfig+0x356>
 80055a4:	4b6d      	ldr	r3, [pc, #436]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80055a6:	6a1b      	ldr	r3, [r3, #32]
 80055a8:	4a6c      	ldr	r2, [pc, #432]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80055aa:	f043 0304 	orr.w	r3, r3, #4
 80055ae:	6213      	str	r3, [r2, #32]
 80055b0:	4b6a      	ldr	r3, [pc, #424]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80055b2:	6a1b      	ldr	r3, [r3, #32]
 80055b4:	4a69      	ldr	r2, [pc, #420]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80055b6:	f043 0301 	orr.w	r3, r3, #1
 80055ba:	6213      	str	r3, [r2, #32]
 80055bc:	e00b      	b.n	80055d6 <HAL_RCC_OscConfig+0x36e>
 80055be:	4b67      	ldr	r3, [pc, #412]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	4a66      	ldr	r2, [pc, #408]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80055c4:	f023 0301 	bic.w	r3, r3, #1
 80055c8:	6213      	str	r3, [r2, #32]
 80055ca:	4b64      	ldr	r3, [pc, #400]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80055cc:	6a1b      	ldr	r3, [r3, #32]
 80055ce:	4a63      	ldr	r2, [pc, #396]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80055d0:	f023 0304 	bic.w	r3, r3, #4
 80055d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d015      	beq.n	800560a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055de:	f7fd fed3 	bl	8003388 <HAL_GetTick>
 80055e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055e4:	e00a      	b.n	80055fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055e6:	f7fd fecf 	bl	8003388 <HAL_GetTick>
 80055ea:	4602      	mov	r2, r0
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	1ad3      	subs	r3, r2, r3
 80055f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d901      	bls.n	80055fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e0ab      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055fc:	4b57      	ldr	r3, [pc, #348]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80055fe:	6a1b      	ldr	r3, [r3, #32]
 8005600:	f003 0302 	and.w	r3, r3, #2
 8005604:	2b00      	cmp	r3, #0
 8005606:	d0ee      	beq.n	80055e6 <HAL_RCC_OscConfig+0x37e>
 8005608:	e014      	b.n	8005634 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800560a:	f7fd febd 	bl	8003388 <HAL_GetTick>
 800560e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005610:	e00a      	b.n	8005628 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005612:	f7fd feb9 	bl	8003388 <HAL_GetTick>
 8005616:	4602      	mov	r2, r0
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005620:	4293      	cmp	r3, r2
 8005622:	d901      	bls.n	8005628 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e095      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005628:	4b4c      	ldr	r3, [pc, #304]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 800562a:	6a1b      	ldr	r3, [r3, #32]
 800562c:	f003 0302 	and.w	r3, r3, #2
 8005630:	2b00      	cmp	r3, #0
 8005632:	d1ee      	bne.n	8005612 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005634:	7dfb      	ldrb	r3, [r7, #23]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d105      	bne.n	8005646 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800563a:	4b48      	ldr	r3, [pc, #288]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 800563c:	69db      	ldr	r3, [r3, #28]
 800563e:	4a47      	ldr	r2, [pc, #284]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 8005640:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005644:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	69db      	ldr	r3, [r3, #28]
 800564a:	2b00      	cmp	r3, #0
 800564c:	f000 8081 	beq.w	8005752 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005650:	4b42      	ldr	r3, [pc, #264]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	f003 030c 	and.w	r3, r3, #12
 8005658:	2b08      	cmp	r3, #8
 800565a:	d061      	beq.n	8005720 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	69db      	ldr	r3, [r3, #28]
 8005660:	2b02      	cmp	r3, #2
 8005662:	d146      	bne.n	80056f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005664:	4b3f      	ldr	r3, [pc, #252]	; (8005764 <HAL_RCC_OscConfig+0x4fc>)
 8005666:	2200      	movs	r2, #0
 8005668:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800566a:	f7fd fe8d 	bl	8003388 <HAL_GetTick>
 800566e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005670:	e008      	b.n	8005684 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005672:	f7fd fe89 	bl	8003388 <HAL_GetTick>
 8005676:	4602      	mov	r2, r0
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	1ad3      	subs	r3, r2, r3
 800567c:	2b02      	cmp	r3, #2
 800567e:	d901      	bls.n	8005684 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005680:	2303      	movs	r3, #3
 8005682:	e067      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005684:	4b35      	ldr	r3, [pc, #212]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800568c:	2b00      	cmp	r3, #0
 800568e:	d1f0      	bne.n	8005672 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6a1b      	ldr	r3, [r3, #32]
 8005694:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005698:	d108      	bne.n	80056ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800569a:	4b30      	ldr	r3, [pc, #192]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	492d      	ldr	r1, [pc, #180]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80056a8:	4313      	orrs	r3, r2
 80056aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056ac:	4b2b      	ldr	r3, [pc, #172]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6a19      	ldr	r1, [r3, #32]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056bc:	430b      	orrs	r3, r1
 80056be:	4927      	ldr	r1, [pc, #156]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80056c0:	4313      	orrs	r3, r2
 80056c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056c4:	4b27      	ldr	r3, [pc, #156]	; (8005764 <HAL_RCC_OscConfig+0x4fc>)
 80056c6:	2201      	movs	r2, #1
 80056c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ca:	f7fd fe5d 	bl	8003388 <HAL_GetTick>
 80056ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80056d0:	e008      	b.n	80056e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056d2:	f7fd fe59 	bl	8003388 <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d901      	bls.n	80056e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e037      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80056e4:	4b1d      	ldr	r3, [pc, #116]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d0f0      	beq.n	80056d2 <HAL_RCC_OscConfig+0x46a>
 80056f0:	e02f      	b.n	8005752 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056f2:	4b1c      	ldr	r3, [pc, #112]	; (8005764 <HAL_RCC_OscConfig+0x4fc>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f8:	f7fd fe46 	bl	8003388 <HAL_GetTick>
 80056fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056fe:	e008      	b.n	8005712 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005700:	f7fd fe42 	bl	8003388 <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	2b02      	cmp	r3, #2
 800570c:	d901      	bls.n	8005712 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e020      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005712:	4b12      	ldr	r3, [pc, #72]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800571a:	2b00      	cmp	r3, #0
 800571c:	d1f0      	bne.n	8005700 <HAL_RCC_OscConfig+0x498>
 800571e:	e018      	b.n	8005752 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	69db      	ldr	r3, [r3, #28]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d101      	bne.n	800572c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e013      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800572c:	4b0b      	ldr	r3, [pc, #44]	; (800575c <HAL_RCC_OscConfig+0x4f4>)
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a1b      	ldr	r3, [r3, #32]
 800573c:	429a      	cmp	r2, r3
 800573e:	d106      	bne.n	800574e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800574a:	429a      	cmp	r2, r3
 800574c:	d001      	beq.n	8005752 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e000      	b.n	8005754 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005752:	2300      	movs	r3, #0
}
 8005754:	4618      	mov	r0, r3
 8005756:	3718      	adds	r7, #24
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}
 800575c:	40021000 	.word	0x40021000
 8005760:	40007000 	.word	0x40007000
 8005764:	42420060 	.word	0x42420060

08005768 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d101      	bne.n	800577c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e0d0      	b.n	800591e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800577c:	4b6a      	ldr	r3, [pc, #424]	; (8005928 <HAL_RCC_ClockConfig+0x1c0>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0307 	and.w	r3, r3, #7
 8005784:	683a      	ldr	r2, [r7, #0]
 8005786:	429a      	cmp	r2, r3
 8005788:	d910      	bls.n	80057ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800578a:	4b67      	ldr	r3, [pc, #412]	; (8005928 <HAL_RCC_ClockConfig+0x1c0>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f023 0207 	bic.w	r2, r3, #7
 8005792:	4965      	ldr	r1, [pc, #404]	; (8005928 <HAL_RCC_ClockConfig+0x1c0>)
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	4313      	orrs	r3, r2
 8005798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800579a:	4b63      	ldr	r3, [pc, #396]	; (8005928 <HAL_RCC_ClockConfig+0x1c0>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f003 0307 	and.w	r3, r3, #7
 80057a2:	683a      	ldr	r2, [r7, #0]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d001      	beq.n	80057ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e0b8      	b.n	800591e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0302 	and.w	r3, r3, #2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d020      	beq.n	80057fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0304 	and.w	r3, r3, #4
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d005      	beq.n	80057d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057c4:	4b59      	ldr	r3, [pc, #356]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	4a58      	ldr	r2, [pc, #352]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 80057ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80057ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0308 	and.w	r3, r3, #8
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d005      	beq.n	80057e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057dc:	4b53      	ldr	r3, [pc, #332]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	4a52      	ldr	r2, [pc, #328]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 80057e2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80057e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057e8:	4b50      	ldr	r3, [pc, #320]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	494d      	ldr	r1, [pc, #308]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0301 	and.w	r3, r3, #1
 8005802:	2b00      	cmp	r3, #0
 8005804:	d040      	beq.n	8005888 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	2b01      	cmp	r3, #1
 800580c:	d107      	bne.n	800581e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800580e:	4b47      	ldr	r3, [pc, #284]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d115      	bne.n	8005846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e07f      	b.n	800591e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	2b02      	cmp	r3, #2
 8005824:	d107      	bne.n	8005836 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005826:	4b41      	ldr	r3, [pc, #260]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d109      	bne.n	8005846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e073      	b.n	800591e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005836:	4b3d      	ldr	r3, [pc, #244]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 0302 	and.w	r3, r3, #2
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e06b      	b.n	800591e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005846:	4b39      	ldr	r3, [pc, #228]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f023 0203 	bic.w	r2, r3, #3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	4936      	ldr	r1, [pc, #216]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 8005854:	4313      	orrs	r3, r2
 8005856:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005858:	f7fd fd96 	bl	8003388 <HAL_GetTick>
 800585c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800585e:	e00a      	b.n	8005876 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005860:	f7fd fd92 	bl	8003388 <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	f241 3288 	movw	r2, #5000	; 0x1388
 800586e:	4293      	cmp	r3, r2
 8005870:	d901      	bls.n	8005876 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e053      	b.n	800591e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005876:	4b2d      	ldr	r3, [pc, #180]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	f003 020c 	and.w	r2, r3, #12
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	429a      	cmp	r2, r3
 8005886:	d1eb      	bne.n	8005860 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005888:	4b27      	ldr	r3, [pc, #156]	; (8005928 <HAL_RCC_ClockConfig+0x1c0>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 0307 	and.w	r3, r3, #7
 8005890:	683a      	ldr	r2, [r7, #0]
 8005892:	429a      	cmp	r2, r3
 8005894:	d210      	bcs.n	80058b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005896:	4b24      	ldr	r3, [pc, #144]	; (8005928 <HAL_RCC_ClockConfig+0x1c0>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f023 0207 	bic.w	r2, r3, #7
 800589e:	4922      	ldr	r1, [pc, #136]	; (8005928 <HAL_RCC_ClockConfig+0x1c0>)
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058a6:	4b20      	ldr	r3, [pc, #128]	; (8005928 <HAL_RCC_ClockConfig+0x1c0>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0307 	and.w	r3, r3, #7
 80058ae:	683a      	ldr	r2, [r7, #0]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d001      	beq.n	80058b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e032      	b.n	800591e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f003 0304 	and.w	r3, r3, #4
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d008      	beq.n	80058d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058c4:	4b19      	ldr	r3, [pc, #100]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	4916      	ldr	r1, [pc, #88]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 80058d2:	4313      	orrs	r3, r2
 80058d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0308 	and.w	r3, r3, #8
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d009      	beq.n	80058f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80058e2:	4b12      	ldr	r3, [pc, #72]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	00db      	lsls	r3, r3, #3
 80058f0:	490e      	ldr	r1, [pc, #56]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80058f6:	f000 f821 	bl	800593c <HAL_RCC_GetSysClockFreq>
 80058fa:	4601      	mov	r1, r0
 80058fc:	4b0b      	ldr	r3, [pc, #44]	; (800592c <HAL_RCC_ClockConfig+0x1c4>)
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	091b      	lsrs	r3, r3, #4
 8005902:	f003 030f 	and.w	r3, r3, #15
 8005906:	4a0a      	ldr	r2, [pc, #40]	; (8005930 <HAL_RCC_ClockConfig+0x1c8>)
 8005908:	5cd3      	ldrb	r3, [r2, r3]
 800590a:	fa21 f303 	lsr.w	r3, r1, r3
 800590e:	4a09      	ldr	r2, [pc, #36]	; (8005934 <HAL_RCC_ClockConfig+0x1cc>)
 8005910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005912:	4b09      	ldr	r3, [pc, #36]	; (8005938 <HAL_RCC_ClockConfig+0x1d0>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4618      	mov	r0, r3
 8005918:	f7fd fbdc 	bl	80030d4 <HAL_InitTick>

  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3710      	adds	r7, #16
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	40022000 	.word	0x40022000
 800592c:	40021000 	.word	0x40021000
 8005930:	0800c904 	.word	0x0800c904
 8005934:	2000000c 	.word	0x2000000c
 8005938:	20000010 	.word	0x20000010

0800593c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800593c:	b490      	push	{r4, r7}
 800593e:	b08a      	sub	sp, #40	; 0x28
 8005940:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005942:	4b2a      	ldr	r3, [pc, #168]	; (80059ec <HAL_RCC_GetSysClockFreq+0xb0>)
 8005944:	1d3c      	adds	r4, r7, #4
 8005946:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005948:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800594c:	4b28      	ldr	r3, [pc, #160]	; (80059f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800594e:	881b      	ldrh	r3, [r3, #0]
 8005950:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005952:	2300      	movs	r3, #0
 8005954:	61fb      	str	r3, [r7, #28]
 8005956:	2300      	movs	r3, #0
 8005958:	61bb      	str	r3, [r7, #24]
 800595a:	2300      	movs	r3, #0
 800595c:	627b      	str	r3, [r7, #36]	; 0x24
 800595e:	2300      	movs	r3, #0
 8005960:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005962:	2300      	movs	r3, #0
 8005964:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005966:	4b23      	ldr	r3, [pc, #140]	; (80059f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	f003 030c 	and.w	r3, r3, #12
 8005972:	2b04      	cmp	r3, #4
 8005974:	d002      	beq.n	800597c <HAL_RCC_GetSysClockFreq+0x40>
 8005976:	2b08      	cmp	r3, #8
 8005978:	d003      	beq.n	8005982 <HAL_RCC_GetSysClockFreq+0x46>
 800597a:	e02d      	b.n	80059d8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800597c:	4b1e      	ldr	r3, [pc, #120]	; (80059f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800597e:	623b      	str	r3, [r7, #32]
      break;
 8005980:	e02d      	b.n	80059de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	0c9b      	lsrs	r3, r3, #18
 8005986:	f003 030f 	and.w	r3, r3, #15
 800598a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800598e:	4413      	add	r3, r2
 8005990:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005994:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005996:	69fb      	ldr	r3, [r7, #28]
 8005998:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800599c:	2b00      	cmp	r3, #0
 800599e:	d013      	beq.n	80059c8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80059a0:	4b14      	ldr	r3, [pc, #80]	; (80059f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	0c5b      	lsrs	r3, r3, #17
 80059a6:	f003 0301 	and.w	r3, r3, #1
 80059aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80059ae:	4413      	add	r3, r2
 80059b0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80059b4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	4a0f      	ldr	r2, [pc, #60]	; (80059f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80059ba:	fb02 f203 	mul.w	r2, r2, r3
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80059c4:	627b      	str	r3, [r7, #36]	; 0x24
 80059c6:	e004      	b.n	80059d2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	4a0c      	ldr	r2, [pc, #48]	; (80059fc <HAL_RCC_GetSysClockFreq+0xc0>)
 80059cc:	fb02 f303 	mul.w	r3, r2, r3
 80059d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80059d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d4:	623b      	str	r3, [r7, #32]
      break;
 80059d6:	e002      	b.n	80059de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80059d8:	4b07      	ldr	r3, [pc, #28]	; (80059f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80059da:	623b      	str	r3, [r7, #32]
      break;
 80059dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059de:	6a3b      	ldr	r3, [r7, #32]
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3728      	adds	r7, #40	; 0x28
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bc90      	pop	{r4, r7}
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop
 80059ec:	0800c81c 	.word	0x0800c81c
 80059f0:	0800c82c 	.word	0x0800c82c
 80059f4:	40021000 	.word	0x40021000
 80059f8:	007a1200 	.word	0x007a1200
 80059fc:	003d0900 	.word	0x003d0900

08005a00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a00:	b480      	push	{r7}
 8005a02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a04:	4b02      	ldr	r3, [pc, #8]	; (8005a10 <HAL_RCC_GetHCLKFreq+0x10>)
 8005a06:	681b      	ldr	r3, [r3, #0]
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bc80      	pop	{r7}
 8005a0e:	4770      	bx	lr
 8005a10:	2000000c 	.word	0x2000000c

08005a14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005a18:	f7ff fff2 	bl	8005a00 <HAL_RCC_GetHCLKFreq>
 8005a1c:	4601      	mov	r1, r0
 8005a1e:	4b05      	ldr	r3, [pc, #20]	; (8005a34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	0a1b      	lsrs	r3, r3, #8
 8005a24:	f003 0307 	and.w	r3, r3, #7
 8005a28:	4a03      	ldr	r2, [pc, #12]	; (8005a38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a2a:	5cd3      	ldrb	r3, [r2, r3]
 8005a2c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	40021000 	.word	0x40021000
 8005a38:	0800c914 	.word	0x0800c914

08005a3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005a40:	f7ff ffde 	bl	8005a00 <HAL_RCC_GetHCLKFreq>
 8005a44:	4601      	mov	r1, r0
 8005a46:	4b05      	ldr	r3, [pc, #20]	; (8005a5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	0adb      	lsrs	r3, r3, #11
 8005a4c:	f003 0307 	and.w	r3, r3, #7
 8005a50:	4a03      	ldr	r2, [pc, #12]	; (8005a60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a52:	5cd3      	ldrb	r3, [r2, r3]
 8005a54:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	bd80      	pop	{r7, pc}
 8005a5c:	40021000 	.word	0x40021000
 8005a60:	0800c914 	.word	0x0800c914

08005a64 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	220f      	movs	r2, #15
 8005a72:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005a74:	4b11      	ldr	r3, [pc, #68]	; (8005abc <HAL_RCC_GetClockConfig+0x58>)
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f003 0203 	and.w	r2, r3, #3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005a80:	4b0e      	ldr	r3, [pc, #56]	; (8005abc <HAL_RCC_GetClockConfig+0x58>)
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005a8c:	4b0b      	ldr	r3, [pc, #44]	; (8005abc <HAL_RCC_GetClockConfig+0x58>)
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005a98:	4b08      	ldr	r3, [pc, #32]	; (8005abc <HAL_RCC_GetClockConfig+0x58>)
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	08db      	lsrs	r3, r3, #3
 8005a9e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005aa6:	4b06      	ldr	r3, [pc, #24]	; (8005ac0 <HAL_RCC_GetClockConfig+0x5c>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0207 	and.w	r2, r3, #7
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8005ab2:	bf00      	nop
 8005ab4:	370c      	adds	r7, #12
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bc80      	pop	{r7}
 8005aba:	4770      	bx	lr
 8005abc:	40021000 	.word	0x40021000
 8005ac0:	40022000 	.word	0x40022000

08005ac4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005acc:	4b0a      	ldr	r3, [pc, #40]	; (8005af8 <RCC_Delay+0x34>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a0a      	ldr	r2, [pc, #40]	; (8005afc <RCC_Delay+0x38>)
 8005ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad6:	0a5b      	lsrs	r3, r3, #9
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	fb02 f303 	mul.w	r3, r2, r3
 8005ade:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005ae0:	bf00      	nop
  }
  while (Delay --);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	1e5a      	subs	r2, r3, #1
 8005ae6:	60fa      	str	r2, [r7, #12]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d1f9      	bne.n	8005ae0 <RCC_Delay+0x1c>
}
 8005aec:	bf00      	nop
 8005aee:	3714      	adds	r7, #20
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bc80      	pop	{r7}
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	2000000c 	.word	0x2000000c
 8005afc:	10624dd3 	.word	0x10624dd3

08005b00 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	613b      	str	r3, [r7, #16]
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 0301 	and.w	r3, r3, #1
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d07d      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b20:	4b4f      	ldr	r3, [pc, #316]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b22:	69db      	ldr	r3, [r3, #28]
 8005b24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d10d      	bne.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b2c:	4b4c      	ldr	r3, [pc, #304]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b2e:	69db      	ldr	r3, [r3, #28]
 8005b30:	4a4b      	ldr	r2, [pc, #300]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b36:	61d3      	str	r3, [r2, #28]
 8005b38:	4b49      	ldr	r3, [pc, #292]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b3a:	69db      	ldr	r3, [r3, #28]
 8005b3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b40:	60bb      	str	r3, [r7, #8]
 8005b42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b44:	2301      	movs	r3, #1
 8005b46:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b48:	4b46      	ldr	r3, [pc, #280]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d118      	bne.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b54:	4b43      	ldr	r3, [pc, #268]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a42      	ldr	r2, [pc, #264]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b60:	f7fd fc12 	bl	8003388 <HAL_GetTick>
 8005b64:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b66:	e008      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b68:	f7fd fc0e 	bl	8003388 <HAL_GetTick>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	2b64      	cmp	r3, #100	; 0x64
 8005b74:	d901      	bls.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e06d      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b7a:	4b3a      	ldr	r3, [pc, #232]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d0f0      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005b86:	4b36      	ldr	r3, [pc, #216]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b88:	6a1b      	ldr	r3, [r3, #32]
 8005b8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b8e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d02e      	beq.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b9e:	68fa      	ldr	r2, [r7, #12]
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d027      	beq.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ba4:	4b2e      	ldr	r3, [pc, #184]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ba6:	6a1b      	ldr	r3, [r3, #32]
 8005ba8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005bae:	4b2e      	ldr	r3, [pc, #184]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005bb4:	4b2c      	ldr	r3, [pc, #176]	; (8005c68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005bba:	4a29      	ldr	r2, [pc, #164]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f003 0301 	and.w	r3, r3, #1
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d014      	beq.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bca:	f7fd fbdd 	bl	8003388 <HAL_GetTick>
 8005bce:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bd0:	e00a      	b.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bd2:	f7fd fbd9 	bl	8003388 <HAL_GetTick>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	1ad3      	subs	r3, r2, r3
 8005bdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d901      	bls.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005be4:	2303      	movs	r3, #3
 8005be6:	e036      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005be8:	4b1d      	ldr	r3, [pc, #116]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bea:	6a1b      	ldr	r3, [r3, #32]
 8005bec:	f003 0302 	and.w	r3, r3, #2
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d0ee      	beq.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005bf4:	4b1a      	ldr	r3, [pc, #104]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bf6:	6a1b      	ldr	r3, [r3, #32]
 8005bf8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	4917      	ldr	r1, [pc, #92]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c02:	4313      	orrs	r3, r2
 8005c04:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005c06:	7dfb      	ldrb	r3, [r7, #23]
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d105      	bne.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c0c:	4b14      	ldr	r3, [pc, #80]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c0e:	69db      	ldr	r3, [r3, #28]
 8005c10:	4a13      	ldr	r2, [pc, #76]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c16:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f003 0302 	and.w	r3, r3, #2
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d008      	beq.n	8005c36 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005c24:	4b0e      	ldr	r3, [pc, #56]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	490b      	ldr	r1, [pc, #44]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c32:	4313      	orrs	r3, r2
 8005c34:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0310 	and.w	r3, r3, #16
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d008      	beq.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c42:	4b07      	ldr	r3, [pc, #28]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	4904      	ldr	r1, [pc, #16]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c50:	4313      	orrs	r3, r2
 8005c52:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3718      	adds	r7, #24
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	40021000 	.word	0x40021000
 8005c64:	40007000 	.word	0x40007000
 8005c68:	42420440 	.word	0x42420440

08005c6c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005c6c:	b590      	push	{r4, r7, lr}
 8005c6e:	b08d      	sub	sp, #52	; 0x34
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005c74:	4b55      	ldr	r3, [pc, #340]	; (8005dcc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005c76:	f107 040c 	add.w	r4, r7, #12
 8005c7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005c7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005c80:	4b53      	ldr	r3, [pc, #332]	; (8005dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005c82:	881b      	ldrh	r3, [r3, #0]
 8005c84:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005c86:	2300      	movs	r3, #0
 8005c88:	627b      	str	r3, [r7, #36]	; 0x24
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c8e:	2300      	movs	r3, #0
 8005c90:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005c92:	2300      	movs	r3, #0
 8005c94:	61fb      	str	r3, [r7, #28]
 8005c96:	2300      	movs	r3, #0
 8005c98:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2b02      	cmp	r3, #2
 8005c9e:	d07f      	beq.n	8005da0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8005ca0:	2b10      	cmp	r3, #16
 8005ca2:	d002      	beq.n	8005caa <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d048      	beq.n	8005d3a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005ca8:	e08b      	b.n	8005dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8005caa:	4b4a      	ldr	r3, [pc, #296]	; (8005dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005cb0:	4b48      	ldr	r3, [pc, #288]	; (8005dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d07f      	beq.n	8005dbc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	0c9b      	lsrs	r3, r3, #18
 8005cc0:	f003 030f 	and.w	r3, r3, #15
 8005cc4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005cc8:	4413      	add	r3, r2
 8005cca:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005cce:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005cd0:	69fb      	ldr	r3, [r7, #28]
 8005cd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d018      	beq.n	8005d0c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005cda:	4b3e      	ldr	r3, [pc, #248]	; (8005dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	0c5b      	lsrs	r3, r3, #17
 8005ce0:	f003 0301 	and.w	r3, r3, #1
 8005ce4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005ce8:	4413      	add	r3, r2
 8005cea:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005cee:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005cf0:	69fb      	ldr	r3, [r7, #28]
 8005cf2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d00d      	beq.n	8005d16 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005cfa:	4a37      	ldr	r2, [pc, #220]	; (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfe:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d02:	6a3b      	ldr	r3, [r7, #32]
 8005d04:	fb02 f303 	mul.w	r3, r2, r3
 8005d08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d0a:	e004      	b.n	8005d16 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005d0c:	6a3b      	ldr	r3, [r7, #32]
 8005d0e:	4a33      	ldr	r2, [pc, #204]	; (8005ddc <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005d10:	fb02 f303 	mul.w	r3, r2, r3
 8005d14:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005d16:	4b2f      	ldr	r3, [pc, #188]	; (8005dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d22:	d102      	bne.n	8005d2a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8005d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d26:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005d28:	e048      	b.n	8005dbc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8005d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d2c:	005b      	lsls	r3, r3, #1
 8005d2e:	4a2c      	ldr	r2, [pc, #176]	; (8005de0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005d30:	fba2 2303 	umull	r2, r3, r2, r3
 8005d34:	085b      	lsrs	r3, r3, #1
 8005d36:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005d38:	e040      	b.n	8005dbc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8005d3a:	4b26      	ldr	r3, [pc, #152]	; (8005dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005d3c:	6a1b      	ldr	r3, [r3, #32]
 8005d3e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d4a:	d108      	bne.n	8005d5e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	f003 0302 	and.w	r3, r3, #2
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d003      	beq.n	8005d5e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8005d56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d5a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d5c:	e01f      	b.n	8005d9e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005d5e:	69fb      	ldr	r3, [r7, #28]
 8005d60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d68:	d109      	bne.n	8005d7e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8005d6a:	4b1a      	ldr	r3, [pc, #104]	; (8005dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d6e:	f003 0302 	and.w	r3, r3, #2
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d003      	beq.n	8005d7e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8005d76:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005d7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d7c:	e00f      	b.n	8005d9e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005d7e:	69fb      	ldr	r3, [r7, #28]
 8005d80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d84:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d88:	d11a      	bne.n	8005dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8005d8a:	4b12      	ldr	r3, [pc, #72]	; (8005dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d014      	beq.n	8005dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8005d96:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005d9a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005d9c:	e010      	b.n	8005dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8005d9e:	e00f      	b.n	8005dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005da0:	f7ff fe4c 	bl	8005a3c <HAL_RCC_GetPCLK2Freq>
 8005da4:	4602      	mov	r2, r0
 8005da6:	4b0b      	ldr	r3, [pc, #44]	; (8005dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	0b9b      	lsrs	r3, r3, #14
 8005dac:	f003 0303 	and.w	r3, r3, #3
 8005db0:	3301      	adds	r3, #1
 8005db2:	005b      	lsls	r3, r3, #1
 8005db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005db8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005dba:	e002      	b.n	8005dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8005dbc:	bf00      	nop
 8005dbe:	e000      	b.n	8005dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8005dc0:	bf00      	nop
    }
  }
  return (frequency);
 8005dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3734      	adds	r7, #52	; 0x34
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd90      	pop	{r4, r7, pc}
 8005dcc:	0800c830 	.word	0x0800c830
 8005dd0:	0800c840 	.word	0x0800c840
 8005dd4:	40021000 	.word	0x40021000
 8005dd8:	007a1200 	.word	0x007a1200
 8005ddc:	003d0900 	.word	0x003d0900
 8005de0:	aaaaaaab 	.word	0xaaaaaaab

08005de4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b082      	sub	sp, #8
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d101      	bne.n	8005df6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e041      	b.n	8005e7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d106      	bne.n	8005e10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f7fd f8c2 	bl	8002f94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2202      	movs	r2, #2
 8005e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	3304      	adds	r3, #4
 8005e20:	4619      	mov	r1, r3
 8005e22:	4610      	mov	r0, r2
 8005e24:	f000 fc1c 	bl	8006660 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3708      	adds	r7, #8
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
	...

08005e84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b085      	sub	sp, #20
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d001      	beq.n	8005e9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e03a      	b.n	8005f12 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2202      	movs	r2, #2
 8005ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68da      	ldr	r2, [r3, #12]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f042 0201 	orr.w	r2, r2, #1
 8005eb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a18      	ldr	r2, [pc, #96]	; (8005f1c <HAL_TIM_Base_Start_IT+0x98>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d00e      	beq.n	8005edc <HAL_TIM_Base_Start_IT+0x58>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ec6:	d009      	beq.n	8005edc <HAL_TIM_Base_Start_IT+0x58>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a14      	ldr	r2, [pc, #80]	; (8005f20 <HAL_TIM_Base_Start_IT+0x9c>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d004      	beq.n	8005edc <HAL_TIM_Base_Start_IT+0x58>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a13      	ldr	r2, [pc, #76]	; (8005f24 <HAL_TIM_Base_Start_IT+0xa0>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d111      	bne.n	8005f00 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	f003 0307 	and.w	r3, r3, #7
 8005ee6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2b06      	cmp	r3, #6
 8005eec:	d010      	beq.n	8005f10 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f042 0201 	orr.w	r2, r2, #1
 8005efc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005efe:	e007      	b.n	8005f10 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f042 0201 	orr.w	r2, r2, #1
 8005f0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f10:	2300      	movs	r3, #0
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3714      	adds	r7, #20
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bc80      	pop	{r7}
 8005f1a:	4770      	bx	lr
 8005f1c:	40012c00 	.word	0x40012c00
 8005f20:	40000400 	.word	0x40000400
 8005f24:	40000800 	.word	0x40000800

08005f28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b082      	sub	sp, #8
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d101      	bne.n	8005f3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e041      	b.n	8005fbe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d106      	bne.n	8005f54 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f000 f839 	bl	8005fc6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2202      	movs	r2, #2
 8005f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	3304      	adds	r3, #4
 8005f64:	4619      	mov	r1, r3
 8005f66:	4610      	mov	r0, r2
 8005f68:	f000 fb7a 	bl	8006660 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3708      	adds	r7, #8
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}

08005fc6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005fc6:	b480      	push	{r7}
 8005fc8:	b083      	sub	sp, #12
 8005fca:	af00      	add	r7, sp, #0
 8005fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005fce:	bf00      	nop
 8005fd0:	370c      	adds	r7, #12
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bc80      	pop	{r7}
 8005fd6:	4770      	bx	lr

08005fd8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d109      	bne.n	8005ffc <HAL_TIM_PWM_Start+0x24>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	bf14      	ite	ne
 8005ff4:	2301      	movne	r3, #1
 8005ff6:	2300      	moveq	r3, #0
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	e022      	b.n	8006042 <HAL_TIM_PWM_Start+0x6a>
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	2b04      	cmp	r3, #4
 8006000:	d109      	bne.n	8006016 <HAL_TIM_PWM_Start+0x3e>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b01      	cmp	r3, #1
 800600c:	bf14      	ite	ne
 800600e:	2301      	movne	r3, #1
 8006010:	2300      	moveq	r3, #0
 8006012:	b2db      	uxtb	r3, r3
 8006014:	e015      	b.n	8006042 <HAL_TIM_PWM_Start+0x6a>
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	2b08      	cmp	r3, #8
 800601a:	d109      	bne.n	8006030 <HAL_TIM_PWM_Start+0x58>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006022:	b2db      	uxtb	r3, r3
 8006024:	2b01      	cmp	r3, #1
 8006026:	bf14      	ite	ne
 8006028:	2301      	movne	r3, #1
 800602a:	2300      	moveq	r3, #0
 800602c:	b2db      	uxtb	r3, r3
 800602e:	e008      	b.n	8006042 <HAL_TIM_PWM_Start+0x6a>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006036:	b2db      	uxtb	r3, r3
 8006038:	2b01      	cmp	r3, #1
 800603a:	bf14      	ite	ne
 800603c:	2301      	movne	r3, #1
 800603e:	2300      	moveq	r3, #0
 8006040:	b2db      	uxtb	r3, r3
 8006042:	2b00      	cmp	r3, #0
 8006044:	d001      	beq.n	800604a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e05e      	b.n	8006108 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d104      	bne.n	800605a <HAL_TIM_PWM_Start+0x82>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2202      	movs	r2, #2
 8006054:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006058:	e013      	b.n	8006082 <HAL_TIM_PWM_Start+0xaa>
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	2b04      	cmp	r3, #4
 800605e:	d104      	bne.n	800606a <HAL_TIM_PWM_Start+0x92>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2202      	movs	r2, #2
 8006064:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006068:	e00b      	b.n	8006082 <HAL_TIM_PWM_Start+0xaa>
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	2b08      	cmp	r3, #8
 800606e:	d104      	bne.n	800607a <HAL_TIM_PWM_Start+0xa2>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2202      	movs	r2, #2
 8006074:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006078:	e003      	b.n	8006082 <HAL_TIM_PWM_Start+0xaa>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2202      	movs	r2, #2
 800607e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2201      	movs	r2, #1
 8006088:	6839      	ldr	r1, [r7, #0]
 800608a:	4618      	mov	r0, r3
 800608c:	f000 fd68 	bl	8006b60 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a1e      	ldr	r2, [pc, #120]	; (8006110 <HAL_TIM_PWM_Start+0x138>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d107      	bne.n	80060aa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a18      	ldr	r2, [pc, #96]	; (8006110 <HAL_TIM_PWM_Start+0x138>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d00e      	beq.n	80060d2 <HAL_TIM_PWM_Start+0xfa>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060bc:	d009      	beq.n	80060d2 <HAL_TIM_PWM_Start+0xfa>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a14      	ldr	r2, [pc, #80]	; (8006114 <HAL_TIM_PWM_Start+0x13c>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d004      	beq.n	80060d2 <HAL_TIM_PWM_Start+0xfa>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a12      	ldr	r2, [pc, #72]	; (8006118 <HAL_TIM_PWM_Start+0x140>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d111      	bne.n	80060f6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f003 0307 	and.w	r3, r3, #7
 80060dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2b06      	cmp	r3, #6
 80060e2:	d010      	beq.n	8006106 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f042 0201 	orr.w	r2, r2, #1
 80060f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060f4:	e007      	b.n	8006106 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f042 0201 	orr.w	r2, r2, #1
 8006104:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006106:	2300      	movs	r3, #0
}
 8006108:	4618      	mov	r0, r3
 800610a:	3710      	adds	r7, #16
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	40012c00 	.word	0x40012c00
 8006114:	40000400 	.word	0x40000400
 8006118:	40000800 	.word	0x40000800

0800611c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b082      	sub	sp, #8
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	691b      	ldr	r3, [r3, #16]
 800612a:	f003 0302 	and.w	r3, r3, #2
 800612e:	2b02      	cmp	r3, #2
 8006130:	d122      	bne.n	8006178 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	f003 0302 	and.w	r3, r3, #2
 800613c:	2b02      	cmp	r3, #2
 800613e:	d11b      	bne.n	8006178 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f06f 0202 	mvn.w	r2, #2
 8006148:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2201      	movs	r2, #1
 800614e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	699b      	ldr	r3, [r3, #24]
 8006156:	f003 0303 	and.w	r3, r3, #3
 800615a:	2b00      	cmp	r3, #0
 800615c:	d003      	beq.n	8006166 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f000 fa62 	bl	8006628 <HAL_TIM_IC_CaptureCallback>
 8006164:	e005      	b.n	8006172 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f000 fa55 	bl	8006616 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f000 fa64 	bl	800663a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	691b      	ldr	r3, [r3, #16]
 800617e:	f003 0304 	and.w	r3, r3, #4
 8006182:	2b04      	cmp	r3, #4
 8006184:	d122      	bne.n	80061cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	f003 0304 	and.w	r3, r3, #4
 8006190:	2b04      	cmp	r3, #4
 8006192:	d11b      	bne.n	80061cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f06f 0204 	mvn.w	r2, #4
 800619c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2202      	movs	r2, #2
 80061a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	699b      	ldr	r3, [r3, #24]
 80061aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d003      	beq.n	80061ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 fa38 	bl	8006628 <HAL_TIM_IC_CaptureCallback>
 80061b8:	e005      	b.n	80061c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 fa2b 	bl	8006616 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f000 fa3a 	bl	800663a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	f003 0308 	and.w	r3, r3, #8
 80061d6:	2b08      	cmp	r3, #8
 80061d8:	d122      	bne.n	8006220 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	f003 0308 	and.w	r3, r3, #8
 80061e4:	2b08      	cmp	r3, #8
 80061e6:	d11b      	bne.n	8006220 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f06f 0208 	mvn.w	r2, #8
 80061f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2204      	movs	r2, #4
 80061f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	69db      	ldr	r3, [r3, #28]
 80061fe:	f003 0303 	and.w	r3, r3, #3
 8006202:	2b00      	cmp	r3, #0
 8006204:	d003      	beq.n	800620e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 fa0e 	bl	8006628 <HAL_TIM_IC_CaptureCallback>
 800620c:	e005      	b.n	800621a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 fa01 	bl	8006616 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f000 fa10 	bl	800663a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	f003 0310 	and.w	r3, r3, #16
 800622a:	2b10      	cmp	r3, #16
 800622c:	d122      	bne.n	8006274 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	f003 0310 	and.w	r3, r3, #16
 8006238:	2b10      	cmp	r3, #16
 800623a:	d11b      	bne.n	8006274 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f06f 0210 	mvn.w	r2, #16
 8006244:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2208      	movs	r2, #8
 800624a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	69db      	ldr	r3, [r3, #28]
 8006252:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006256:	2b00      	cmp	r3, #0
 8006258:	d003      	beq.n	8006262 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f9e4 	bl	8006628 <HAL_TIM_IC_CaptureCallback>
 8006260:	e005      	b.n	800626e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f9d7 	bl	8006616 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006268:	6878      	ldr	r0, [r7, #4]
 800626a:	f000 f9e6 	bl	800663a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	691b      	ldr	r3, [r3, #16]
 800627a:	f003 0301 	and.w	r3, r3, #1
 800627e:	2b01      	cmp	r3, #1
 8006280:	d10e      	bne.n	80062a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	f003 0301 	and.w	r3, r3, #1
 800628c:	2b01      	cmp	r3, #1
 800628e:	d107      	bne.n	80062a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f06f 0201 	mvn.w	r2, #1
 8006298:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f7fc fdb2 	bl	8002e04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062aa:	2b80      	cmp	r3, #128	; 0x80
 80062ac:	d10e      	bne.n	80062cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062b8:	2b80      	cmp	r3, #128	; 0x80
 80062ba:	d107      	bne.n	80062cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80062c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 fcd5 	bl	8006c76 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	691b      	ldr	r3, [r3, #16]
 80062d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062d6:	2b40      	cmp	r3, #64	; 0x40
 80062d8:	d10e      	bne.n	80062f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	68db      	ldr	r3, [r3, #12]
 80062e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062e4:	2b40      	cmp	r3, #64	; 0x40
 80062e6:	d107      	bne.n	80062f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80062f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f000 f9aa 	bl	800664c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	691b      	ldr	r3, [r3, #16]
 80062fe:	f003 0320 	and.w	r3, r3, #32
 8006302:	2b20      	cmp	r3, #32
 8006304:	d10e      	bne.n	8006324 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	f003 0320 	and.w	r3, r3, #32
 8006310:	2b20      	cmp	r3, #32
 8006312:	d107      	bne.n	8006324 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f06f 0220 	mvn.w	r2, #32
 800631c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f000 fca0 	bl	8006c64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006324:	bf00      	nop
 8006326:	3708      	adds	r7, #8
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}

0800632c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800633e:	2b01      	cmp	r3, #1
 8006340:	d101      	bne.n	8006346 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006342:	2302      	movs	r3, #2
 8006344:	e0ac      	b.n	80064a0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2201      	movs	r2, #1
 800634a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2b0c      	cmp	r3, #12
 8006352:	f200 809f 	bhi.w	8006494 <HAL_TIM_PWM_ConfigChannel+0x168>
 8006356:	a201      	add	r2, pc, #4	; (adr r2, 800635c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800635c:	08006391 	.word	0x08006391
 8006360:	08006495 	.word	0x08006495
 8006364:	08006495 	.word	0x08006495
 8006368:	08006495 	.word	0x08006495
 800636c:	080063d1 	.word	0x080063d1
 8006370:	08006495 	.word	0x08006495
 8006374:	08006495 	.word	0x08006495
 8006378:	08006495 	.word	0x08006495
 800637c:	08006413 	.word	0x08006413
 8006380:	08006495 	.word	0x08006495
 8006384:	08006495 	.word	0x08006495
 8006388:	08006495 	.word	0x08006495
 800638c:	08006453 	.word	0x08006453
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68b9      	ldr	r1, [r7, #8]
 8006396:	4618      	mov	r0, r3
 8006398:	f000 f9c4 	bl	8006724 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	699a      	ldr	r2, [r3, #24]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f042 0208 	orr.w	r2, r2, #8
 80063aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	699a      	ldr	r2, [r3, #24]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f022 0204 	bic.w	r2, r2, #4
 80063ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	6999      	ldr	r1, [r3, #24]
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	691a      	ldr	r2, [r3, #16]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	430a      	orrs	r2, r1
 80063cc:	619a      	str	r2, [r3, #24]
      break;
 80063ce:	e062      	b.n	8006496 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68b9      	ldr	r1, [r7, #8]
 80063d6:	4618      	mov	r0, r3
 80063d8:	f000 fa0a 	bl	80067f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	699a      	ldr	r2, [r3, #24]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	699a      	ldr	r2, [r3, #24]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6999      	ldr	r1, [r3, #24]
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	691b      	ldr	r3, [r3, #16]
 8006406:	021a      	lsls	r2, r3, #8
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	430a      	orrs	r2, r1
 800640e:	619a      	str	r2, [r3, #24]
      break;
 8006410:	e041      	b.n	8006496 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	68b9      	ldr	r1, [r7, #8]
 8006418:	4618      	mov	r0, r3
 800641a:	f000 fa53 	bl	80068c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	69da      	ldr	r2, [r3, #28]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f042 0208 	orr.w	r2, r2, #8
 800642c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	69da      	ldr	r2, [r3, #28]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f022 0204 	bic.w	r2, r2, #4
 800643c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	69d9      	ldr	r1, [r3, #28]
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	691a      	ldr	r2, [r3, #16]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	430a      	orrs	r2, r1
 800644e:	61da      	str	r2, [r3, #28]
      break;
 8006450:	e021      	b.n	8006496 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	68b9      	ldr	r1, [r7, #8]
 8006458:	4618      	mov	r0, r3
 800645a:	f000 fa9d 	bl	8006998 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	69da      	ldr	r2, [r3, #28]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800646c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	69da      	ldr	r2, [r3, #28]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800647c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	69d9      	ldr	r1, [r3, #28]
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	691b      	ldr	r3, [r3, #16]
 8006488:	021a      	lsls	r2, r3, #8
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	430a      	orrs	r2, r1
 8006490:	61da      	str	r2, [r3, #28]
      break;
 8006492:	e000      	b.n	8006496 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006494:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800649e:	2300      	movs	r3, #0
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3710      	adds	r7, #16
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d101      	bne.n	80064c0 <HAL_TIM_ConfigClockSource+0x18>
 80064bc:	2302      	movs	r3, #2
 80064be:	e0a6      	b.n	800660e <HAL_TIM_ConfigClockSource+0x166>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2202      	movs	r2, #2
 80064cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80064de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80064e6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68fa      	ldr	r2, [r7, #12]
 80064ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	2b40      	cmp	r3, #64	; 0x40
 80064f6:	d067      	beq.n	80065c8 <HAL_TIM_ConfigClockSource+0x120>
 80064f8:	2b40      	cmp	r3, #64	; 0x40
 80064fa:	d80b      	bhi.n	8006514 <HAL_TIM_ConfigClockSource+0x6c>
 80064fc:	2b10      	cmp	r3, #16
 80064fe:	d073      	beq.n	80065e8 <HAL_TIM_ConfigClockSource+0x140>
 8006500:	2b10      	cmp	r3, #16
 8006502:	d802      	bhi.n	800650a <HAL_TIM_ConfigClockSource+0x62>
 8006504:	2b00      	cmp	r3, #0
 8006506:	d06f      	beq.n	80065e8 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006508:	e078      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800650a:	2b20      	cmp	r3, #32
 800650c:	d06c      	beq.n	80065e8 <HAL_TIM_ConfigClockSource+0x140>
 800650e:	2b30      	cmp	r3, #48	; 0x30
 8006510:	d06a      	beq.n	80065e8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006512:	e073      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006514:	2b70      	cmp	r3, #112	; 0x70
 8006516:	d00d      	beq.n	8006534 <HAL_TIM_ConfigClockSource+0x8c>
 8006518:	2b70      	cmp	r3, #112	; 0x70
 800651a:	d804      	bhi.n	8006526 <HAL_TIM_ConfigClockSource+0x7e>
 800651c:	2b50      	cmp	r3, #80	; 0x50
 800651e:	d033      	beq.n	8006588 <HAL_TIM_ConfigClockSource+0xe0>
 8006520:	2b60      	cmp	r3, #96	; 0x60
 8006522:	d041      	beq.n	80065a8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006524:	e06a      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006526:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800652a:	d066      	beq.n	80065fa <HAL_TIM_ConfigClockSource+0x152>
 800652c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006530:	d017      	beq.n	8006562 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006532:	e063      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6818      	ldr	r0, [r3, #0]
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	6899      	ldr	r1, [r3, #8]
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	685a      	ldr	r2, [r3, #4]
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	f000 faed 	bl	8006b22 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006556:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	68fa      	ldr	r2, [r7, #12]
 800655e:	609a      	str	r2, [r3, #8]
      break;
 8006560:	e04c      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6818      	ldr	r0, [r3, #0]
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	6899      	ldr	r1, [r3, #8]
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	685a      	ldr	r2, [r3, #4]
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	f000 fad6 	bl	8006b22 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	689a      	ldr	r2, [r3, #8]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006584:	609a      	str	r2, [r3, #8]
      break;
 8006586:	e039      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6818      	ldr	r0, [r3, #0]
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	6859      	ldr	r1, [r3, #4]
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	461a      	mov	r2, r3
 8006596:	f000 fa4d 	bl	8006a34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2150      	movs	r1, #80	; 0x50
 80065a0:	4618      	mov	r0, r3
 80065a2:	f000 faa4 	bl	8006aee <TIM_ITRx_SetConfig>
      break;
 80065a6:	e029      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6818      	ldr	r0, [r3, #0]
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	6859      	ldr	r1, [r3, #4]
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	461a      	mov	r2, r3
 80065b6:	f000 fa6b 	bl	8006a90 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	2160      	movs	r1, #96	; 0x60
 80065c0:	4618      	mov	r0, r3
 80065c2:	f000 fa94 	bl	8006aee <TIM_ITRx_SetConfig>
      break;
 80065c6:	e019      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6818      	ldr	r0, [r3, #0]
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	6859      	ldr	r1, [r3, #4]
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	461a      	mov	r2, r3
 80065d6:	f000 fa2d 	bl	8006a34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2140      	movs	r1, #64	; 0x40
 80065e0:	4618      	mov	r0, r3
 80065e2:	f000 fa84 	bl	8006aee <TIM_ITRx_SetConfig>
      break;
 80065e6:	e009      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4619      	mov	r1, r3
 80065f2:	4610      	mov	r0, r2
 80065f4:	f000 fa7b 	bl	8006aee <TIM_ITRx_SetConfig>
        break;
 80065f8:	e000      	b.n	80065fc <HAL_TIM_ConfigClockSource+0x154>
      break;
 80065fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}

08006616 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006616:	b480      	push	{r7}
 8006618:	b083      	sub	sp, #12
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800661e:	bf00      	nop
 8006620:	370c      	adds	r7, #12
 8006622:	46bd      	mov	sp, r7
 8006624:	bc80      	pop	{r7}
 8006626:	4770      	bx	lr

08006628 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006628:	b480      	push	{r7}
 800662a:	b083      	sub	sp, #12
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006630:	bf00      	nop
 8006632:	370c      	adds	r7, #12
 8006634:	46bd      	mov	sp, r7
 8006636:	bc80      	pop	{r7}
 8006638:	4770      	bx	lr

0800663a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800663a:	b480      	push	{r7}
 800663c:	b083      	sub	sp, #12
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006642:	bf00      	nop
 8006644:	370c      	adds	r7, #12
 8006646:	46bd      	mov	sp, r7
 8006648:	bc80      	pop	{r7}
 800664a:	4770      	bx	lr

0800664c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800664c:	b480      	push	{r7}
 800664e:	b083      	sub	sp, #12
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006654:	bf00      	nop
 8006656:	370c      	adds	r7, #12
 8006658:	46bd      	mov	sp, r7
 800665a:	bc80      	pop	{r7}
 800665c:	4770      	bx	lr
	...

08006660 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	4a29      	ldr	r2, [pc, #164]	; (8006718 <TIM_Base_SetConfig+0xb8>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d00b      	beq.n	8006690 <TIM_Base_SetConfig+0x30>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800667e:	d007      	beq.n	8006690 <TIM_Base_SetConfig+0x30>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a26      	ldr	r2, [pc, #152]	; (800671c <TIM_Base_SetConfig+0xbc>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d003      	beq.n	8006690 <TIM_Base_SetConfig+0x30>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4a25      	ldr	r2, [pc, #148]	; (8006720 <TIM_Base_SetConfig+0xc0>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d108      	bne.n	80066a2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006696:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	68fa      	ldr	r2, [r7, #12]
 800669e:	4313      	orrs	r3, r2
 80066a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	4a1c      	ldr	r2, [pc, #112]	; (8006718 <TIM_Base_SetConfig+0xb8>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d00b      	beq.n	80066c2 <TIM_Base_SetConfig+0x62>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066b0:	d007      	beq.n	80066c2 <TIM_Base_SetConfig+0x62>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a19      	ldr	r2, [pc, #100]	; (800671c <TIM_Base_SetConfig+0xbc>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d003      	beq.n	80066c2 <TIM_Base_SetConfig+0x62>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a18      	ldr	r2, [pc, #96]	; (8006720 <TIM_Base_SetConfig+0xc0>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d108      	bne.n	80066d4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	68fa      	ldr	r2, [r7, #12]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	695b      	ldr	r3, [r3, #20]
 80066de:	4313      	orrs	r3, r2
 80066e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	68fa      	ldr	r2, [r7, #12]
 80066e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	689a      	ldr	r2, [r3, #8]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a07      	ldr	r2, [pc, #28]	; (8006718 <TIM_Base_SetConfig+0xb8>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d103      	bne.n	8006708 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	691a      	ldr	r2, [r3, #16]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2201      	movs	r2, #1
 800670c:	615a      	str	r2, [r3, #20]
}
 800670e:	bf00      	nop
 8006710:	3714      	adds	r7, #20
 8006712:	46bd      	mov	sp, r7
 8006714:	bc80      	pop	{r7}
 8006716:	4770      	bx	lr
 8006718:	40012c00 	.word	0x40012c00
 800671c:	40000400 	.word	0x40000400
 8006720:	40000800 	.word	0x40000800

08006724 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006724:	b480      	push	{r7}
 8006726:	b087      	sub	sp, #28
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a1b      	ldr	r3, [r3, #32]
 8006732:	f023 0201 	bic.w	r2, r3, #1
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a1b      	ldr	r3, [r3, #32]
 800673e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	699b      	ldr	r3, [r3, #24]
 800674a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006752:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f023 0303 	bic.w	r3, r3, #3
 800675a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68fa      	ldr	r2, [r7, #12]
 8006762:	4313      	orrs	r3, r2
 8006764:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	f023 0302 	bic.w	r3, r3, #2
 800676c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	697a      	ldr	r2, [r7, #20]
 8006774:	4313      	orrs	r3, r2
 8006776:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a1c      	ldr	r2, [pc, #112]	; (80067ec <TIM_OC1_SetConfig+0xc8>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d10c      	bne.n	800679a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	f023 0308 	bic.w	r3, r3, #8
 8006786:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	697a      	ldr	r2, [r7, #20]
 800678e:	4313      	orrs	r3, r2
 8006790:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	f023 0304 	bic.w	r3, r3, #4
 8006798:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a13      	ldr	r2, [pc, #76]	; (80067ec <TIM_OC1_SetConfig+0xc8>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d111      	bne.n	80067c6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80067b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	693a      	ldr	r2, [r7, #16]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	699b      	ldr	r3, [r3, #24]
 80067c0:	693a      	ldr	r2, [r7, #16]
 80067c2:	4313      	orrs	r3, r2
 80067c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	693a      	ldr	r2, [r7, #16]
 80067ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	68fa      	ldr	r2, [r7, #12]
 80067d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	685a      	ldr	r2, [r3, #4]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	697a      	ldr	r2, [r7, #20]
 80067de:	621a      	str	r2, [r3, #32]
}
 80067e0:	bf00      	nop
 80067e2:	371c      	adds	r7, #28
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bc80      	pop	{r7}
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop
 80067ec:	40012c00 	.word	0x40012c00

080067f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b087      	sub	sp, #28
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6a1b      	ldr	r3, [r3, #32]
 80067fe:	f023 0210 	bic.w	r2, r3, #16
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6a1b      	ldr	r3, [r3, #32]
 800680a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	699b      	ldr	r3, [r3, #24]
 8006816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800681e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006826:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	021b      	lsls	r3, r3, #8
 800682e:	68fa      	ldr	r2, [r7, #12]
 8006830:	4313      	orrs	r3, r2
 8006832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	f023 0320 	bic.w	r3, r3, #32
 800683a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	011b      	lsls	r3, r3, #4
 8006842:	697a      	ldr	r2, [r7, #20]
 8006844:	4313      	orrs	r3, r2
 8006846:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a1d      	ldr	r2, [pc, #116]	; (80068c0 <TIM_OC2_SetConfig+0xd0>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d10d      	bne.n	800686c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006856:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	011b      	lsls	r3, r3, #4
 800685e:	697a      	ldr	r2, [r7, #20]
 8006860:	4313      	orrs	r3, r2
 8006862:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800686a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	4a14      	ldr	r2, [pc, #80]	; (80068c0 <TIM_OC2_SetConfig+0xd0>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d113      	bne.n	800689c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800687a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006882:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	695b      	ldr	r3, [r3, #20]
 8006888:	009b      	lsls	r3, r3, #2
 800688a:	693a      	ldr	r2, [r7, #16]
 800688c:	4313      	orrs	r3, r2
 800688e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	699b      	ldr	r3, [r3, #24]
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	4313      	orrs	r3, r2
 800689a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	693a      	ldr	r2, [r7, #16]
 80068a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	68fa      	ldr	r2, [r7, #12]
 80068a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	697a      	ldr	r2, [r7, #20]
 80068b4:	621a      	str	r2, [r3, #32]
}
 80068b6:	bf00      	nop
 80068b8:	371c      	adds	r7, #28
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bc80      	pop	{r7}
 80068be:	4770      	bx	lr
 80068c0:	40012c00 	.word	0x40012c00

080068c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b087      	sub	sp, #28
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a1b      	ldr	r3, [r3, #32]
 80068de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	69db      	ldr	r3, [r3, #28]
 80068ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	f023 0303 	bic.w	r3, r3, #3
 80068fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	68fa      	ldr	r2, [r7, #12]
 8006902:	4313      	orrs	r3, r2
 8006904:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800690c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	021b      	lsls	r3, r3, #8
 8006914:	697a      	ldr	r2, [r7, #20]
 8006916:	4313      	orrs	r3, r2
 8006918:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a1d      	ldr	r2, [pc, #116]	; (8006994 <TIM_OC3_SetConfig+0xd0>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d10d      	bne.n	800693e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006928:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	021b      	lsls	r3, r3, #8
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	4313      	orrs	r3, r2
 8006934:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800693c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a14      	ldr	r2, [pc, #80]	; (8006994 <TIM_OC3_SetConfig+0xd0>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d113      	bne.n	800696e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800694c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006954:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	695b      	ldr	r3, [r3, #20]
 800695a:	011b      	lsls	r3, r3, #4
 800695c:	693a      	ldr	r2, [r7, #16]
 800695e:	4313      	orrs	r3, r2
 8006960:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	699b      	ldr	r3, [r3, #24]
 8006966:	011b      	lsls	r3, r3, #4
 8006968:	693a      	ldr	r2, [r7, #16]
 800696a:	4313      	orrs	r3, r2
 800696c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	693a      	ldr	r2, [r7, #16]
 8006972:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	68fa      	ldr	r2, [r7, #12]
 8006978:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	685a      	ldr	r2, [r3, #4]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	697a      	ldr	r2, [r7, #20]
 8006986:	621a      	str	r2, [r3, #32]
}
 8006988:	bf00      	nop
 800698a:	371c      	adds	r7, #28
 800698c:	46bd      	mov	sp, r7
 800698e:	bc80      	pop	{r7}
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	40012c00 	.word	0x40012c00

08006998 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006998:	b480      	push	{r7}
 800699a:	b087      	sub	sp, #28
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6a1b      	ldr	r3, [r3, #32]
 80069a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	69db      	ldr	r3, [r3, #28]
 80069be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	021b      	lsls	r3, r3, #8
 80069d6:	68fa      	ldr	r2, [r7, #12]
 80069d8:	4313      	orrs	r3, r2
 80069da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80069e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	031b      	lsls	r3, r3, #12
 80069ea:	693a      	ldr	r2, [r7, #16]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	4a0f      	ldr	r2, [pc, #60]	; (8006a30 <TIM_OC4_SetConfig+0x98>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d109      	bne.n	8006a0c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	695b      	ldr	r3, [r3, #20]
 8006a04:	019b      	lsls	r3, r3, #6
 8006a06:	697a      	ldr	r2, [r7, #20]
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	697a      	ldr	r2, [r7, #20]
 8006a10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	685a      	ldr	r2, [r3, #4]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	693a      	ldr	r2, [r7, #16]
 8006a24:	621a      	str	r2, [r3, #32]
}
 8006a26:	bf00      	nop
 8006a28:	371c      	adds	r7, #28
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bc80      	pop	{r7}
 8006a2e:	4770      	bx	lr
 8006a30:	40012c00 	.word	0x40012c00

08006a34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b087      	sub	sp, #28
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	60f8      	str	r0, [r7, #12]
 8006a3c:	60b9      	str	r1, [r7, #8]
 8006a3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6a1b      	ldr	r3, [r3, #32]
 8006a44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6a1b      	ldr	r3, [r3, #32]
 8006a4a:	f023 0201 	bic.w	r2, r3, #1
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	699b      	ldr	r3, [r3, #24]
 8006a56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	011b      	lsls	r3, r3, #4
 8006a64:	693a      	ldr	r2, [r7, #16]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	f023 030a 	bic.w	r3, r3, #10
 8006a70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a72:	697a      	ldr	r2, [r7, #20]
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	4313      	orrs	r3, r2
 8006a78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	693a      	ldr	r2, [r7, #16]
 8006a7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	697a      	ldr	r2, [r7, #20]
 8006a84:	621a      	str	r2, [r3, #32]
}
 8006a86:	bf00      	nop
 8006a88:	371c      	adds	r7, #28
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bc80      	pop	{r7}
 8006a8e:	4770      	bx	lr

08006a90 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b087      	sub	sp, #28
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	6a1b      	ldr	r3, [r3, #32]
 8006aa0:	f023 0210 	bic.w	r2, r3, #16
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	699b      	ldr	r3, [r3, #24]
 8006aac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	6a1b      	ldr	r3, [r3, #32]
 8006ab2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006aba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	031b      	lsls	r3, r3, #12
 8006ac0:	697a      	ldr	r2, [r7, #20]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006acc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	011b      	lsls	r3, r3, #4
 8006ad2:	693a      	ldr	r2, [r7, #16]
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	697a      	ldr	r2, [r7, #20]
 8006adc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	693a      	ldr	r2, [r7, #16]
 8006ae2:	621a      	str	r2, [r3, #32]
}
 8006ae4:	bf00      	nop
 8006ae6:	371c      	adds	r7, #28
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bc80      	pop	{r7}
 8006aec:	4770      	bx	lr

08006aee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006aee:	b480      	push	{r7}
 8006af0:	b085      	sub	sp, #20
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
 8006af6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b06:	683a      	ldr	r2, [r7, #0]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	f043 0307 	orr.w	r3, r3, #7
 8006b10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	68fa      	ldr	r2, [r7, #12]
 8006b16:	609a      	str	r2, [r3, #8]
}
 8006b18:	bf00      	nop
 8006b1a:	3714      	adds	r7, #20
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bc80      	pop	{r7}
 8006b20:	4770      	bx	lr

08006b22 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b22:	b480      	push	{r7}
 8006b24:	b087      	sub	sp, #28
 8006b26:	af00      	add	r7, sp, #0
 8006b28:	60f8      	str	r0, [r7, #12]
 8006b2a:	60b9      	str	r1, [r7, #8]
 8006b2c:	607a      	str	r2, [r7, #4]
 8006b2e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b3c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	021a      	lsls	r2, r3, #8
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	431a      	orrs	r2, r3
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	697a      	ldr	r2, [r7, #20]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	697a      	ldr	r2, [r7, #20]
 8006b54:	609a      	str	r2, [r3, #8]
}
 8006b56:	bf00      	nop
 8006b58:	371c      	adds	r7, #28
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bc80      	pop	{r7}
 8006b5e:	4770      	bx	lr

08006b60 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b087      	sub	sp, #28
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	f003 031f 	and.w	r3, r3, #31
 8006b72:	2201      	movs	r2, #1
 8006b74:	fa02 f303 	lsl.w	r3, r2, r3
 8006b78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6a1a      	ldr	r2, [r3, #32]
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	43db      	mvns	r3, r3
 8006b82:	401a      	ands	r2, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	6a1a      	ldr	r2, [r3, #32]
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	f003 031f 	and.w	r3, r3, #31
 8006b92:	6879      	ldr	r1, [r7, #4]
 8006b94:	fa01 f303 	lsl.w	r3, r1, r3
 8006b98:	431a      	orrs	r2, r3
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	621a      	str	r2, [r3, #32]
}
 8006b9e:	bf00      	nop
 8006ba0:	371c      	adds	r7, #28
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bc80      	pop	{r7}
 8006ba6:	4770      	bx	lr

08006ba8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d101      	bne.n	8006bc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006bbc:	2302      	movs	r3, #2
 8006bbe:	e046      	b.n	8006c4e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2202      	movs	r2, #2
 8006bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006be6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a16      	ldr	r2, [pc, #88]	; (8006c58 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d00e      	beq.n	8006c22 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c0c:	d009      	beq.n	8006c22 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a12      	ldr	r2, [pc, #72]	; (8006c5c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d004      	beq.n	8006c22 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a10      	ldr	r2, [pc, #64]	; (8006c60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d10c      	bne.n	8006c3c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	68ba      	ldr	r2, [r7, #8]
 8006c30:	4313      	orrs	r3, r2
 8006c32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68ba      	ldr	r2, [r7, #8]
 8006c3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3714      	adds	r7, #20
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bc80      	pop	{r7}
 8006c56:	4770      	bx	lr
 8006c58:	40012c00 	.word	0x40012c00
 8006c5c:	40000400 	.word	0x40000400
 8006c60:	40000800 	.word	0x40000800

08006c64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b083      	sub	sp, #12
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c6c:	bf00      	nop
 8006c6e:	370c      	adds	r7, #12
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bc80      	pop	{r7}
 8006c74:	4770      	bx	lr

08006c76 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c76:	b480      	push	{r7}
 8006c78:	b083      	sub	sp, #12
 8006c7a:	af00      	add	r7, sp, #0
 8006c7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c7e:	bf00      	nop
 8006c80:	370c      	adds	r7, #12
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bc80      	pop	{r7}
 8006c86:	4770      	bx	lr

08006c88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b082      	sub	sp, #8
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d101      	bne.n	8006c9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c96:	2301      	movs	r3, #1
 8006c98:	e03f      	b.n	8006d1a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006ca0:	b2db      	uxtb	r3, r3
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d106      	bne.n	8006cb4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f7fc f9bc 	bl	800302c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2224      	movs	r2, #36	; 0x24
 8006cb8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68da      	ldr	r2, [r3, #12]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006cca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f000 fb71 	bl	80073b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	691a      	ldr	r2, [r3, #16]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ce0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	695a      	ldr	r2, [r3, #20]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006cf0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	68da      	ldr	r2, [r3, #12]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2220      	movs	r2, #32
 8006d14:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006d18:	2300      	movs	r3, #0
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3708      	adds	r7, #8
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}

08006d22 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d22:	b480      	push	{r7}
 8006d24:	b085      	sub	sp, #20
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	60f8      	str	r0, [r7, #12]
 8006d2a:	60b9      	str	r1, [r7, #8]
 8006d2c:	4613      	mov	r3, r2
 8006d2e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	2b20      	cmp	r3, #32
 8006d3a:	d130      	bne.n	8006d9e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d002      	beq.n	8006d48 <HAL_UART_Transmit_IT+0x26>
 8006d42:	88fb      	ldrh	r3, [r7, #6]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d101      	bne.n	8006d4c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e029      	b.n	8006da0 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d101      	bne.n	8006d5a <HAL_UART_Transmit_IT+0x38>
 8006d56:	2302      	movs	r3, #2
 8006d58:	e022      	b.n	8006da0 <HAL_UART_Transmit_IT+0x7e>
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	68ba      	ldr	r2, [r7, #8]
 8006d66:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	88fa      	ldrh	r2, [r7, #6]
 8006d6c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	88fa      	ldrh	r2, [r7, #6]
 8006d72:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2200      	movs	r2, #0
 8006d78:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2221      	movs	r2, #33	; 0x21
 8006d7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	2200      	movs	r2, #0
 8006d86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68da      	ldr	r2, [r3, #12]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006d98:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	e000      	b.n	8006da0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006d9e:	2302      	movs	r3, #2
  }
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3714      	adds	r7, #20
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bc80      	pop	{r7}
 8006da8:	4770      	bx	lr

08006daa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006daa:	b480      	push	{r7}
 8006dac:	b085      	sub	sp, #20
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	60f8      	str	r0, [r7, #12]
 8006db2:	60b9      	str	r1, [r7, #8]
 8006db4:	4613      	mov	r3, r2
 8006db6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006dbe:	b2db      	uxtb	r3, r3
 8006dc0:	2b20      	cmp	r3, #32
 8006dc2:	d140      	bne.n	8006e46 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d002      	beq.n	8006dd0 <HAL_UART_Receive_IT+0x26>
 8006dca:	88fb      	ldrh	r3, [r7, #6]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d101      	bne.n	8006dd4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	e039      	b.n	8006e48 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d101      	bne.n	8006de2 <HAL_UART_Receive_IT+0x38>
 8006dde:	2302      	movs	r3, #2
 8006de0:	e032      	b.n	8006e48 <HAL_UART_Receive_IT+0x9e>
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2201      	movs	r2, #1
 8006de6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	68ba      	ldr	r2, [r7, #8]
 8006dee:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	88fa      	ldrh	r2, [r7, #6]
 8006df4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	88fa      	ldrh	r2, [r7, #6]
 8006dfa:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2222      	movs	r2, #34	; 0x22
 8006e06:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68da      	ldr	r2, [r3, #12]
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e20:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	695a      	ldr	r2, [r3, #20]
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f042 0201 	orr.w	r2, r2, #1
 8006e30:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	68da      	ldr	r2, [r3, #12]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f042 0220 	orr.w	r2, r2, #32
 8006e40:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006e42:	2300      	movs	r3, #0
 8006e44:	e000      	b.n	8006e48 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006e46:	2302      	movs	r3, #2
  }
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3714      	adds	r7, #20
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bc80      	pop	{r7}
 8006e50:	4770      	bx	lr
	...

08006e54 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b082      	sub	sp, #8
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68da      	ldr	r2, [r3, #12]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006e6a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	695a      	ldr	r2, [r3, #20]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f022 0201 	bic.w	r2, r2, #1
 8006e7a:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	695b      	ldr	r3, [r3, #20]
 8006e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d02a      	beq.n	8006ee0 <HAL_UART_AbortReceive_IT+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	695a      	ldr	r2, [r3, #20]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e98:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d013      	beq.n	8006eca <HAL_UART_AbortReceive_IT+0x76>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ea6:	4a16      	ldr	r2, [pc, #88]	; (8006f00 <HAL_UART_AbortReceive_IT+0xac>)
 8006ea8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f7fd f84e 	bl	8003f50 <HAL_DMA_Abort_IT>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d01c      	beq.n	8006ef4 <HAL_UART_AbortReceive_IT+0xa0>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	4798      	blx	r3
 8006ec8:	e014      	b.n	8006ef4 <HAL_UART_AbortReceive_IT+0xa0>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2220      	movs	r2, #32
 8006ed4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f000 f935 	bl	8007148 <HAL_UART_AbortReceiveCpltCallback>
 8006ede:	e009      	b.n	8006ef4 <HAL_UART_AbortReceive_IT+0xa0>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2220      	movs	r2, #32
 8006eea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 f92a 	bl	8007148 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8006ef4:	2300      	movs	r3, #0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3708      	adds	r7, #8
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop
 8006f00:	080071bd 	.word	0x080071bd

08006f04 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b088      	sub	sp, #32
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	695b      	ldr	r3, [r3, #20]
 8006f22:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006f24:	2300      	movs	r3, #0
 8006f26:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	f003 030f 	and.w	r3, r3, #15
 8006f32:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d10d      	bne.n	8006f56 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	f003 0320 	and.w	r3, r3, #32
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d008      	beq.n	8006f56 <HAL_UART_IRQHandler+0x52>
 8006f44:	69bb      	ldr	r3, [r7, #24]
 8006f46:	f003 0320 	and.w	r3, r3, #32
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d003      	beq.n	8006f56 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 f9b0 	bl	80072b4 <UART_Receive_IT>
      return;
 8006f54:	e0e0      	b.n	8007118 <HAL_UART_IRQHandler+0x214>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	f000 80b1 	beq.w	80070c0 <HAL_UART_IRQHandler+0x1bc>
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	f003 0301 	and.w	r3, r3, #1
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d105      	bne.n	8006f74 <HAL_UART_IRQHandler+0x70>
 8006f68:	69bb      	ldr	r3, [r7, #24]
 8006f6a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	f000 80a6 	beq.w	80070c0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f74:	69fb      	ldr	r3, [r7, #28]
 8006f76:	f003 0301 	and.w	r3, r3, #1
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d00a      	beq.n	8006f94 <HAL_UART_IRQHandler+0x90>
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d005      	beq.n	8006f94 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f8c:	f043 0201 	orr.w	r2, r3, #1
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	f003 0304 	and.w	r3, r3, #4
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d00a      	beq.n	8006fb4 <HAL_UART_IRQHandler+0xb0>
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	f003 0301 	and.w	r3, r3, #1
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d005      	beq.n	8006fb4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fac:	f043 0202 	orr.w	r2, r3, #2
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	f003 0302 	and.w	r3, r3, #2
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00a      	beq.n	8006fd4 <HAL_UART_IRQHandler+0xd0>
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	f003 0301 	and.w	r3, r3, #1
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d005      	beq.n	8006fd4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fcc:	f043 0204 	orr.w	r2, r3, #4
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006fd4:	69fb      	ldr	r3, [r7, #28]
 8006fd6:	f003 0308 	and.w	r3, r3, #8
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00f      	beq.n	8006ffe <HAL_UART_IRQHandler+0xfa>
 8006fde:	69bb      	ldr	r3, [r7, #24]
 8006fe0:	f003 0320 	and.w	r3, r3, #32
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d104      	bne.n	8006ff2 <HAL_UART_IRQHandler+0xee>
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	f003 0301 	and.w	r3, r3, #1
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d005      	beq.n	8006ffe <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ff6:	f043 0208 	orr.w	r2, r3, #8
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007002:	2b00      	cmp	r3, #0
 8007004:	f000 8087 	beq.w	8007116 <HAL_UART_IRQHandler+0x212>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	f003 0320 	and.w	r3, r3, #32
 800700e:	2b00      	cmp	r3, #0
 8007010:	d007      	beq.n	8007022 <HAL_UART_IRQHandler+0x11e>
 8007012:	69bb      	ldr	r3, [r7, #24]
 8007014:	f003 0320 	and.w	r3, r3, #32
 8007018:	2b00      	cmp	r3, #0
 800701a:	d002      	beq.n	8007022 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 f949 	bl	80072b4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	695b      	ldr	r3, [r3, #20]
 8007028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800702c:	2b00      	cmp	r3, #0
 800702e:	bf14      	ite	ne
 8007030:	2301      	movne	r3, #1
 8007032:	2300      	moveq	r3, #0
 8007034:	b2db      	uxtb	r3, r3
 8007036:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800703c:	f003 0308 	and.w	r3, r3, #8
 8007040:	2b00      	cmp	r3, #0
 8007042:	d102      	bne.n	800704a <HAL_UART_IRQHandler+0x146>
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d031      	beq.n	80070ae <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f885 	bl	800715a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	695b      	ldr	r3, [r3, #20]
 8007056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800705a:	2b00      	cmp	r3, #0
 800705c:	d023      	beq.n	80070a6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	695a      	ldr	r2, [r3, #20]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800706c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007072:	2b00      	cmp	r3, #0
 8007074:	d013      	beq.n	800709e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800707a:	4a29      	ldr	r2, [pc, #164]	; (8007120 <HAL_UART_IRQHandler+0x21c>)
 800707c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007082:	4618      	mov	r0, r3
 8007084:	f7fc ff64 	bl	8003f50 <HAL_DMA_Abort_IT>
 8007088:	4603      	mov	r3, r0
 800708a:	2b00      	cmp	r3, #0
 800708c:	d016      	beq.n	80070bc <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007094:	687a      	ldr	r2, [r7, #4]
 8007096:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007098:	4610      	mov	r0, r2
 800709a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800709c:	e00e      	b.n	80070bc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 f849 	bl	8007136 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070a4:	e00a      	b.n	80070bc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f000 f845 	bl	8007136 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ac:	e006      	b.n	80070bc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f000 f841 	bl	8007136 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80070ba:	e02c      	b.n	8007116 <HAL_UART_IRQHandler+0x212>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070bc:	bf00      	nop
    return;
 80070be:	e02a      	b.n	8007116 <HAL_UART_IRQHandler+0x212>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80070c0:	69fb      	ldr	r3, [r7, #28]
 80070c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d008      	beq.n	80070dc <HAL_UART_IRQHandler+0x1d8>
 80070ca:	69bb      	ldr	r3, [r7, #24]
 80070cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d003      	beq.n	80070dc <HAL_UART_IRQHandler+0x1d8>
  {
    UART_Transmit_IT(huart);
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 f886 	bl	80071e6 <UART_Transmit_IT>
    return;
 80070da:	e01d      	b.n	8007118 <HAL_UART_IRQHandler+0x214>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80070dc:	69fb      	ldr	r3, [r7, #28]
 80070de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d008      	beq.n	80070f8 <HAL_UART_IRQHandler+0x1f4>
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d003      	beq.n	80070f8 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f000 f8c7 	bl	8007284 <UART_EndTransmit_IT>
    return;
 80070f6:	e00f      	b.n	8007118 <HAL_UART_IRQHandler+0x214>
  }
  /* UART IDLE interrupt end --------------------------------------------*/
  if (((isrflags & USART_SR_IDLE) != RESET) && ((cr1its & USART_CR1_IDLEIE) != RESET))
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	f003 0310 	and.w	r3, r3, #16
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00a      	beq.n	8007118 <HAL_UART_IRQHandler+0x214>
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	f003 0310 	and.w	r3, r3, #16
 8007108:	2b00      	cmp	r3, #0
 800710a:	d005      	beq.n	8007118 <HAL_UART_IRQHandler+0x214>
  {
  	HAL_UART_IDLE_Callback(huart);
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f7fb f9ad 	bl	800246c <HAL_UART_IDLE_Callback>
    return;
 8007112:	bf00      	nop
 8007114:	e000      	b.n	8007118 <HAL_UART_IRQHandler+0x214>
    return;
 8007116:	bf00      	nop
  }
}
 8007118:	3720      	adds	r7, #32
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop
 8007120:	08007195 	.word	0x08007195

08007124 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007124:	b480      	push	{r7}
 8007126:	b083      	sub	sp, #12
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800712c:	bf00      	nop
 800712e:	370c      	adds	r7, #12
 8007130:	46bd      	mov	sp, r7
 8007132:	bc80      	pop	{r7}
 8007134:	4770      	bx	lr

08007136 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007136:	b480      	push	{r7}
 8007138:	b083      	sub	sp, #12
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800713e:	bf00      	nop
 8007140:	370c      	adds	r7, #12
 8007142:	46bd      	mov	sp, r7
 8007144:	bc80      	pop	{r7}
 8007146:	4770      	bx	lr

08007148 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007150:	bf00      	nop
 8007152:	370c      	adds	r7, #12
 8007154:	46bd      	mov	sp, r7
 8007156:	bc80      	pop	{r7}
 8007158:	4770      	bx	lr

0800715a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800715a:	b480      	push	{r7}
 800715c:	b083      	sub	sp, #12
 800715e:	af00      	add	r7, sp, #0
 8007160:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	68da      	ldr	r2, [r3, #12]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007170:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	695a      	ldr	r2, [r3, #20]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f022 0201 	bic.w	r2, r2, #1
 8007180:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2220      	movs	r2, #32
 8007186:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800718a:	bf00      	nop
 800718c:	370c      	adds	r7, #12
 800718e:	46bd      	mov	sp, r7
 8007190:	bc80      	pop	{r7}
 8007192:	4770      	bx	lr

08007194 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2200      	movs	r2, #0
 80071a6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2200      	movs	r2, #0
 80071ac:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071ae:	68f8      	ldr	r0, [r7, #12]
 80071b0:	f7ff ffc1 	bl	8007136 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071b4:	bf00      	nop
 80071b6:	3710      	adds	r7, #16
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}

080071bc <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c8:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2200      	movs	r2, #0
 80071ce:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2220      	movs	r2, #32
 80071d4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 80071d8:	68f8      	ldr	r0, [r7, #12]
 80071da:	f7ff ffb5 	bl	8007148 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071de:	bf00      	nop
 80071e0:	3710      	adds	r7, #16
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80071e6:	b480      	push	{r7}
 80071e8:	b085      	sub	sp, #20
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	2b21      	cmp	r3, #33	; 0x21
 80071f8:	d13e      	bne.n	8007278 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007202:	d114      	bne.n	800722e <UART_Transmit_IT+0x48>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	691b      	ldr	r3, [r3, #16]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d110      	bne.n	800722e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6a1b      	ldr	r3, [r3, #32]
 8007210:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	881b      	ldrh	r3, [r3, #0]
 8007216:	461a      	mov	r2, r3
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007220:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a1b      	ldr	r3, [r3, #32]
 8007226:	1c9a      	adds	r2, r3, #2
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	621a      	str	r2, [r3, #32]
 800722c:	e008      	b.n	8007240 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a1b      	ldr	r3, [r3, #32]
 8007232:	1c59      	adds	r1, r3, #1
 8007234:	687a      	ldr	r2, [r7, #4]
 8007236:	6211      	str	r1, [r2, #32]
 8007238:	781a      	ldrb	r2, [r3, #0]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007244:	b29b      	uxth	r3, r3
 8007246:	3b01      	subs	r3, #1
 8007248:	b29b      	uxth	r3, r3
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	4619      	mov	r1, r3
 800724e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007250:	2b00      	cmp	r3, #0
 8007252:	d10f      	bne.n	8007274 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	68da      	ldr	r2, [r3, #12]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007262:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	68da      	ldr	r2, [r3, #12]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007272:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007274:	2300      	movs	r3, #0
 8007276:	e000      	b.n	800727a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007278:	2302      	movs	r3, #2
  }
}
 800727a:	4618      	mov	r0, r3
 800727c:	3714      	adds	r7, #20
 800727e:	46bd      	mov	sp, r7
 8007280:	bc80      	pop	{r7}
 8007282:	4770      	bx	lr

08007284 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b082      	sub	sp, #8
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	68da      	ldr	r2, [r3, #12]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800729a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2220      	movs	r2, #32
 80072a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f7ff ff3d 	bl	8007124 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80072aa:	2300      	movs	r3, #0
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3708      	adds	r7, #8
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80072c2:	b2db      	uxtb	r3, r3
 80072c4:	2b22      	cmp	r3, #34	; 0x22
 80072c6:	d170      	bne.n	80073aa <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072d0:	d117      	bne.n	8007302 <UART_Receive_IT+0x4e>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	691b      	ldr	r3, [r3, #16]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d113      	bne.n	8007302 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 80072da:	2300      	movs	r3, #0
 80072dc:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072e2:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072f0:	b29a      	uxth	r2, r3
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072fa:	1c9a      	adds	r2, r3, #2
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	629a      	str	r2, [r3, #40]	; 0x28
 8007300:	e026      	b.n	8007350 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007306:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8007308:	2300      	movs	r3, #0
 800730a:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007314:	d007      	beq.n	8007326 <UART_Receive_IT+0x72>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d10a      	bne.n	8007334 <UART_Receive_IT+0x80>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	691b      	ldr	r3, [r3, #16]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d106      	bne.n	8007334 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	b2da      	uxtb	r2, r3
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	701a      	strb	r2, [r3, #0]
 8007332:	e008      	b.n	8007346 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	b2db      	uxtb	r3, r3
 800733c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007340:	b2da      	uxtb	r2, r3
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800734a:	1c5a      	adds	r2, r3, #1
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007354:	b29b      	uxth	r3, r3
 8007356:	3b01      	subs	r3, #1
 8007358:	b29b      	uxth	r3, r3
 800735a:	687a      	ldr	r2, [r7, #4]
 800735c:	4619      	mov	r1, r3
 800735e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007360:	2b00      	cmp	r3, #0
 8007362:	d120      	bne.n	80073a6 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	68da      	ldr	r2, [r3, #12]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f022 0220 	bic.w	r2, r2, #32
 8007372:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68da      	ldr	r2, [r3, #12]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007382:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	695a      	ldr	r2, [r3, #20]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f022 0201 	bic.w	r2, r2, #1
 8007392:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2220      	movs	r2, #32
 8007398:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f7fb f8e9 	bl	8002574 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80073a2:	2300      	movs	r3, #0
 80073a4:	e002      	b.n	80073ac <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80073a6:	2300      	movs	r3, #0
 80073a8:	e000      	b.n	80073ac <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80073aa:	2302      	movs	r3, #2
  }
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3710      	adds	r7, #16
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b084      	sub	sp, #16
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	691b      	ldr	r3, [r3, #16]
 80073c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	68da      	ldr	r2, [r3, #12]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	430a      	orrs	r2, r1
 80073d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	689a      	ldr	r2, [r3, #8]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	691b      	ldr	r3, [r3, #16]
 80073da:	431a      	orrs	r2, r3
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	695b      	ldr	r3, [r3, #20]
 80073e0:	4313      	orrs	r3, r2
 80073e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80073ee:	f023 030c 	bic.w	r3, r3, #12
 80073f2:	687a      	ldr	r2, [r7, #4]
 80073f4:	6812      	ldr	r2, [r2, #0]
 80073f6:	68b9      	ldr	r1, [r7, #8]
 80073f8:	430b      	orrs	r3, r1
 80073fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	695b      	ldr	r3, [r3, #20]
 8007402:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	699a      	ldr	r2, [r3, #24]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	430a      	orrs	r2, r1
 8007410:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a2c      	ldr	r2, [pc, #176]	; (80074c8 <UART_SetConfig+0x114>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d103      	bne.n	8007424 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800741c:	f7fe fb0e 	bl	8005a3c <HAL_RCC_GetPCLK2Freq>
 8007420:	60f8      	str	r0, [r7, #12]
 8007422:	e002      	b.n	800742a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007424:	f7fe faf6 	bl	8005a14 <HAL_RCC_GetPCLK1Freq>
 8007428:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800742a:	68fa      	ldr	r2, [r7, #12]
 800742c:	4613      	mov	r3, r2
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	4413      	add	r3, r2
 8007432:	009a      	lsls	r2, r3, #2
 8007434:	441a      	add	r2, r3
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	009b      	lsls	r3, r3, #2
 800743c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007440:	4a22      	ldr	r2, [pc, #136]	; (80074cc <UART_SetConfig+0x118>)
 8007442:	fba2 2303 	umull	r2, r3, r2, r3
 8007446:	095b      	lsrs	r3, r3, #5
 8007448:	0119      	lsls	r1, r3, #4
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	4613      	mov	r3, r2
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	4413      	add	r3, r2
 8007452:	009a      	lsls	r2, r3, #2
 8007454:	441a      	add	r2, r3
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007460:	4b1a      	ldr	r3, [pc, #104]	; (80074cc <UART_SetConfig+0x118>)
 8007462:	fba3 0302 	umull	r0, r3, r3, r2
 8007466:	095b      	lsrs	r3, r3, #5
 8007468:	2064      	movs	r0, #100	; 0x64
 800746a:	fb00 f303 	mul.w	r3, r0, r3
 800746e:	1ad3      	subs	r3, r2, r3
 8007470:	011b      	lsls	r3, r3, #4
 8007472:	3332      	adds	r3, #50	; 0x32
 8007474:	4a15      	ldr	r2, [pc, #84]	; (80074cc <UART_SetConfig+0x118>)
 8007476:	fba2 2303 	umull	r2, r3, r2, r3
 800747a:	095b      	lsrs	r3, r3, #5
 800747c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007480:	4419      	add	r1, r3
 8007482:	68fa      	ldr	r2, [r7, #12]
 8007484:	4613      	mov	r3, r2
 8007486:	009b      	lsls	r3, r3, #2
 8007488:	4413      	add	r3, r2
 800748a:	009a      	lsls	r2, r3, #2
 800748c:	441a      	add	r2, r3
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	009b      	lsls	r3, r3, #2
 8007494:	fbb2 f2f3 	udiv	r2, r2, r3
 8007498:	4b0c      	ldr	r3, [pc, #48]	; (80074cc <UART_SetConfig+0x118>)
 800749a:	fba3 0302 	umull	r0, r3, r3, r2
 800749e:	095b      	lsrs	r3, r3, #5
 80074a0:	2064      	movs	r0, #100	; 0x64
 80074a2:	fb00 f303 	mul.w	r3, r0, r3
 80074a6:	1ad3      	subs	r3, r2, r3
 80074a8:	011b      	lsls	r3, r3, #4
 80074aa:	3332      	adds	r3, #50	; 0x32
 80074ac:	4a07      	ldr	r2, [pc, #28]	; (80074cc <UART_SetConfig+0x118>)
 80074ae:	fba2 2303 	umull	r2, r3, r2, r3
 80074b2:	095b      	lsrs	r3, r3, #5
 80074b4:	f003 020f 	and.w	r2, r3, #15
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	440a      	add	r2, r1
 80074be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80074c0:	bf00      	nop
 80074c2:	3710      	adds	r7, #16
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}
 80074c8:	40013800 	.word	0x40013800
 80074cc:	51eb851f 	.word	0x51eb851f

080074d0 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80074d0:	b480      	push	{r7}
 80074d2:	b085      	sub	sp, #20
 80074d4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074d6:	f3ef 8305 	mrs	r3, IPSR
 80074da:	60bb      	str	r3, [r7, #8]
  return(result);
 80074dc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d10f      	bne.n	8007502 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074e2:	f3ef 8310 	mrs	r3, PRIMASK
 80074e6:	607b      	str	r3, [r7, #4]
  return(result);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d109      	bne.n	8007502 <osKernelInitialize+0x32>
 80074ee:	4b10      	ldr	r3, [pc, #64]	; (8007530 <osKernelInitialize+0x60>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	2b02      	cmp	r3, #2
 80074f4:	d109      	bne.n	800750a <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80074f6:	f3ef 8311 	mrs	r3, BASEPRI
 80074fa:	603b      	str	r3, [r7, #0]
  return(result);
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d003      	beq.n	800750a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8007502:	f06f 0305 	mvn.w	r3, #5
 8007506:	60fb      	str	r3, [r7, #12]
 8007508:	e00c      	b.n	8007524 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800750a:	4b09      	ldr	r3, [pc, #36]	; (8007530 <osKernelInitialize+0x60>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d105      	bne.n	800751e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8007512:	4b07      	ldr	r3, [pc, #28]	; (8007530 <osKernelInitialize+0x60>)
 8007514:	2201      	movs	r2, #1
 8007516:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007518:	2300      	movs	r3, #0
 800751a:	60fb      	str	r3, [r7, #12]
 800751c:	e002      	b.n	8007524 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800751e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007522:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007524:	68fb      	ldr	r3, [r7, #12]
}
 8007526:	4618      	mov	r0, r3
 8007528:	3714      	adds	r7, #20
 800752a:	46bd      	mov	sp, r7
 800752c:	bc80      	pop	{r7}
 800752e:	4770      	bx	lr
 8007530:	2000024c 	.word	0x2000024c

08007534 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800753a:	f3ef 8305 	mrs	r3, IPSR
 800753e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007540:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007542:	2b00      	cmp	r3, #0
 8007544:	d10f      	bne.n	8007566 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007546:	f3ef 8310 	mrs	r3, PRIMASK
 800754a:	607b      	str	r3, [r7, #4]
  return(result);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d109      	bne.n	8007566 <osKernelStart+0x32>
 8007552:	4b11      	ldr	r3, [pc, #68]	; (8007598 <osKernelStart+0x64>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	2b02      	cmp	r3, #2
 8007558:	d109      	bne.n	800756e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800755a:	f3ef 8311 	mrs	r3, BASEPRI
 800755e:	603b      	str	r3, [r7, #0]
  return(result);
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d003      	beq.n	800756e <osKernelStart+0x3a>
    stat = osErrorISR;
 8007566:	f06f 0305 	mvn.w	r3, #5
 800756a:	60fb      	str	r3, [r7, #12]
 800756c:	e00e      	b.n	800758c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800756e:	4b0a      	ldr	r3, [pc, #40]	; (8007598 <osKernelStart+0x64>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	2b01      	cmp	r3, #1
 8007574:	d107      	bne.n	8007586 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8007576:	4b08      	ldr	r3, [pc, #32]	; (8007598 <osKernelStart+0x64>)
 8007578:	2202      	movs	r2, #2
 800757a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800757c:	f001 f926 	bl	80087cc <vTaskStartScheduler>
      stat = osOK;
 8007580:	2300      	movs	r3, #0
 8007582:	60fb      	str	r3, [r7, #12]
 8007584:	e002      	b.n	800758c <osKernelStart+0x58>
    } else {
      stat = osError;
 8007586:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800758a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800758c:	68fb      	ldr	r3, [r7, #12]
}
 800758e:	4618      	mov	r0, r3
 8007590:	3710      	adds	r7, #16
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
 8007596:	bf00      	nop
 8007598:	2000024c 	.word	0x2000024c

0800759c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800759c:	b580      	push	{r7, lr}
 800759e:	b092      	sub	sp, #72	; 0x48
 80075a0:	af04      	add	r7, sp, #16
 80075a2:	60f8      	str	r0, [r7, #12]
 80075a4:	60b9      	str	r1, [r7, #8]
 80075a6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80075a8:	2300      	movs	r3, #0
 80075aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075ac:	f3ef 8305 	mrs	r3, IPSR
 80075b0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80075b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f040 8094 	bne.w	80076e2 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075ba:	f3ef 8310 	mrs	r3, PRIMASK
 80075be:	623b      	str	r3, [r7, #32]
  return(result);
 80075c0:	6a3b      	ldr	r3, [r7, #32]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	f040 808d 	bne.w	80076e2 <osThreadNew+0x146>
 80075c8:	4b48      	ldr	r3, [pc, #288]	; (80076ec <osThreadNew+0x150>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2b02      	cmp	r3, #2
 80075ce:	d106      	bne.n	80075de <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80075d0:	f3ef 8311 	mrs	r3, BASEPRI
 80075d4:	61fb      	str	r3, [r7, #28]
  return(result);
 80075d6:	69fb      	ldr	r3, [r7, #28]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	f040 8082 	bne.w	80076e2 <osThreadNew+0x146>
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d07e      	beq.n	80076e2 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 80075e4:	2380      	movs	r3, #128	; 0x80
 80075e6:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 80075e8:	2318      	movs	r3, #24
 80075ea:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 80075ec:	2300      	movs	r3, #0
 80075ee:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 80075f0:	f107 031b 	add.w	r3, r7, #27
 80075f4:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 80075f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80075fa:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d045      	beq.n	800768e <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d002      	beq.n	8007610 <osThreadNew+0x74>
        name = attr->name;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	699b      	ldr	r3, [r3, #24]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d002      	beq.n	800761e <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	699b      	ldr	r3, [r3, #24]
 800761c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800761e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007620:	2b00      	cmp	r3, #0
 8007622:	d008      	beq.n	8007636 <osThreadNew+0x9a>
 8007624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007626:	2b38      	cmp	r3, #56	; 0x38
 8007628:	d805      	bhi.n	8007636 <osThreadNew+0x9a>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	f003 0301 	and.w	r3, r3, #1
 8007632:	2b00      	cmp	r3, #0
 8007634:	d001      	beq.n	800763a <osThreadNew+0x9e>
        return (NULL);
 8007636:	2300      	movs	r3, #0
 8007638:	e054      	b.n	80076e4 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	695b      	ldr	r3, [r3, #20]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d003      	beq.n	800764a <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	695b      	ldr	r3, [r3, #20]
 8007646:	089b      	lsrs	r3, r3, #2
 8007648:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d00e      	beq.n	8007670 <osThreadNew+0xd4>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	2b5b      	cmp	r3, #91	; 0x5b
 8007658:	d90a      	bls.n	8007670 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800765e:	2b00      	cmp	r3, #0
 8007660:	d006      	beq.n	8007670 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	695b      	ldr	r3, [r3, #20]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d002      	beq.n	8007670 <osThreadNew+0xd4>
        mem = 1;
 800766a:	2301      	movs	r3, #1
 800766c:	62bb      	str	r3, [r7, #40]	; 0x28
 800766e:	e010      	b.n	8007692 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d10c      	bne.n	8007692 <osThreadNew+0xf6>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d108      	bne.n	8007692 <osThreadNew+0xf6>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	691b      	ldr	r3, [r3, #16]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d104      	bne.n	8007692 <osThreadNew+0xf6>
          mem = 0;
 8007688:	2300      	movs	r3, #0
 800768a:	62bb      	str	r3, [r7, #40]	; 0x28
 800768c:	e001      	b.n	8007692 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800768e:	2300      	movs	r3, #0
 8007690:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8007692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007694:	2b01      	cmp	r3, #1
 8007696:	d110      	bne.n	80076ba <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80076a0:	9202      	str	r2, [sp, #8]
 80076a2:	9301      	str	r3, [sp, #4]
 80076a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076a6:	9300      	str	r3, [sp, #0]
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076ac:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80076ae:	68f8      	ldr	r0, [r7, #12]
 80076b0:	f000 fec4 	bl	800843c <xTaskCreateStatic>
 80076b4:	4603      	mov	r3, r0
 80076b6:	617b      	str	r3, [r7, #20]
 80076b8:	e013      	b.n	80076e2 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80076ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d110      	bne.n	80076e2 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80076c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c2:	b29a      	uxth	r2, r3
 80076c4:	f107 0314 	add.w	r3, r7, #20
 80076c8:	9301      	str	r3, [sp, #4]
 80076ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076cc:	9300      	str	r3, [sp, #0]
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80076d2:	68f8      	ldr	r0, [r7, #12]
 80076d4:	f000 ff0b 	bl	80084ee <xTaskCreate>
 80076d8:	4603      	mov	r3, r0
 80076da:	2b01      	cmp	r3, #1
 80076dc:	d001      	beq.n	80076e2 <osThreadNew+0x146>
          hTask = NULL;
 80076de:	2300      	movs	r3, #0
 80076e0:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80076e2:	697b      	ldr	r3, [r7, #20]
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3738      	adds	r7, #56	; 0x38
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}
 80076ec:	2000024c 	.word	0x2000024c

080076f0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b086      	sub	sp, #24
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076f8:	f3ef 8305 	mrs	r3, IPSR
 80076fc:	613b      	str	r3, [r7, #16]
  return(result);
 80076fe:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007700:	2b00      	cmp	r3, #0
 8007702:	d10f      	bne.n	8007724 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007704:	f3ef 8310 	mrs	r3, PRIMASK
 8007708:	60fb      	str	r3, [r7, #12]
  return(result);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d109      	bne.n	8007724 <osDelay+0x34>
 8007710:	4b0d      	ldr	r3, [pc, #52]	; (8007748 <osDelay+0x58>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2b02      	cmp	r3, #2
 8007716:	d109      	bne.n	800772c <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007718:	f3ef 8311 	mrs	r3, BASEPRI
 800771c:	60bb      	str	r3, [r7, #8]
  return(result);
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d003      	beq.n	800772c <osDelay+0x3c>
    stat = osErrorISR;
 8007724:	f06f 0305 	mvn.w	r3, #5
 8007728:	617b      	str	r3, [r7, #20]
 800772a:	e007      	b.n	800773c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800772c:	2300      	movs	r3, #0
 800772e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d002      	beq.n	800773c <osDelay+0x4c>
      vTaskDelay(ticks);
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f001 f814 	bl	8008764 <vTaskDelay>
    }
  }

  return (stat);
 800773c:	697b      	ldr	r3, [r7, #20]
}
 800773e:	4618      	mov	r0, r3
 8007740:	3718      	adds	r7, #24
 8007742:	46bd      	mov	sp, r7
 8007744:	bd80      	pop	{r7, pc}
 8007746:	bf00      	nop
 8007748:	2000024c 	.word	0x2000024c

0800774c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800774c:	b580      	push	{r7, lr}
 800774e:	b08c      	sub	sp, #48	; 0x30
 8007750:	af02      	add	r7, sp, #8
 8007752:	60f8      	str	r0, [r7, #12]
 8007754:	60b9      	str	r1, [r7, #8]
 8007756:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007758:	2300      	movs	r3, #0
 800775a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800775c:	f3ef 8305 	mrs	r3, IPSR
 8007760:	61bb      	str	r3, [r7, #24]
  return(result);
 8007762:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007764:	2b00      	cmp	r3, #0
 8007766:	d170      	bne.n	800784a <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007768:	f3ef 8310 	mrs	r3, PRIMASK
 800776c:	617b      	str	r3, [r7, #20]
  return(result);
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d16a      	bne.n	800784a <osMessageQueueNew+0xfe>
 8007774:	4b37      	ldr	r3, [pc, #220]	; (8007854 <osMessageQueueNew+0x108>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	2b02      	cmp	r3, #2
 800777a:	d105      	bne.n	8007788 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800777c:	f3ef 8311 	mrs	r3, BASEPRI
 8007780:	613b      	str	r3, [r7, #16]
  return(result);
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d160      	bne.n	800784a <osMessageQueueNew+0xfe>
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d05d      	beq.n	800784a <osMessageQueueNew+0xfe>
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d05a      	beq.n	800784a <osMessageQueueNew+0xfe>
    mem = -1;
 8007794:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007798:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d029      	beq.n	80077f4 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d012      	beq.n	80077ce <osMessageQueueNew+0x82>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	2b4f      	cmp	r3, #79	; 0x4f
 80077ae:	d90e      	bls.n	80077ce <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d00a      	beq.n	80077ce <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	695a      	ldr	r2, [r3, #20]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	68b9      	ldr	r1, [r7, #8]
 80077c0:	fb01 f303 	mul.w	r3, r1, r3
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d302      	bcc.n	80077ce <osMessageQueueNew+0x82>
        mem = 1;
 80077c8:	2301      	movs	r3, #1
 80077ca:	623b      	str	r3, [r7, #32]
 80077cc:	e014      	b.n	80077f8 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	689b      	ldr	r3, [r3, #8]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d110      	bne.n	80077f8 <osMessageQueueNew+0xac>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	68db      	ldr	r3, [r3, #12]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d10c      	bne.n	80077f8 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d108      	bne.n	80077f8 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	695b      	ldr	r3, [r3, #20]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d104      	bne.n	80077f8 <osMessageQueueNew+0xac>
          mem = 0;
 80077ee:	2300      	movs	r3, #0
 80077f0:	623b      	str	r3, [r7, #32]
 80077f2:	e001      	b.n	80077f8 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 80077f4:	2300      	movs	r3, #0
 80077f6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80077f8:	6a3b      	ldr	r3, [r7, #32]
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d10c      	bne.n	8007818 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	691a      	ldr	r2, [r3, #16]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6899      	ldr	r1, [r3, #8]
 8007806:	2300      	movs	r3, #0
 8007808:	9300      	str	r3, [sp, #0]
 800780a:	460b      	mov	r3, r1
 800780c:	68b9      	ldr	r1, [r7, #8]
 800780e:	68f8      	ldr	r0, [r7, #12]
 8007810:	f000 f96c 	bl	8007aec <xQueueGenericCreateStatic>
 8007814:	6278      	str	r0, [r7, #36]	; 0x24
 8007816:	e008      	b.n	800782a <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8007818:	6a3b      	ldr	r3, [r7, #32]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d105      	bne.n	800782a <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 800781e:	2200      	movs	r2, #0
 8007820:	68b9      	ldr	r1, [r7, #8]
 8007822:	68f8      	ldr	r0, [r7, #12]
 8007824:	f000 f9d4 	bl	8007bd0 <xQueueGenericCreate>
 8007828:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800782a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800782c:	2b00      	cmp	r3, #0
 800782e:	d00c      	beq.n	800784a <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d003      	beq.n	800783e <osMessageQueueNew+0xf2>
        name = attr->name;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	61fb      	str	r3, [r7, #28]
 800783c:	e001      	b.n	8007842 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800783e:	2300      	movs	r3, #0
 8007840:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8007842:	69f9      	ldr	r1, [r7, #28]
 8007844:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007846:	f000 fd9d 	bl	8008384 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800784a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800784c:	4618      	mov	r0, r3
 800784e:	3728      	adds	r7, #40	; 0x28
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}
 8007854:	2000024c 	.word	0x2000024c

08007858 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007858:	b480      	push	{r7}
 800785a:	b085      	sub	sp, #20
 800785c:	af00      	add	r7, sp, #0
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	60b9      	str	r1, [r7, #8]
 8007862:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	4a06      	ldr	r2, [pc, #24]	; (8007880 <vApplicationGetIdleTaskMemory+0x28>)
 8007868:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	4a05      	ldr	r2, [pc, #20]	; (8007884 <vApplicationGetIdleTaskMemory+0x2c>)
 800786e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2280      	movs	r2, #128	; 0x80
 8007874:	601a      	str	r2, [r3, #0]
}
 8007876:	bf00      	nop
 8007878:	3714      	adds	r7, #20
 800787a:	46bd      	mov	sp, r7
 800787c:	bc80      	pop	{r7}
 800787e:	4770      	bx	lr
 8007880:	20000250 	.word	0x20000250
 8007884:	200002ac 	.word	0x200002ac

08007888 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007888:	b480      	push	{r7}
 800788a:	b085      	sub	sp, #20
 800788c:	af00      	add	r7, sp, #0
 800788e:	60f8      	str	r0, [r7, #12]
 8007890:	60b9      	str	r1, [r7, #8]
 8007892:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	4a07      	ldr	r2, [pc, #28]	; (80078b4 <vApplicationGetTimerTaskMemory+0x2c>)
 8007898:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	4a06      	ldr	r2, [pc, #24]	; (80078b8 <vApplicationGetTimerTaskMemory+0x30>)
 800789e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80078a6:	601a      	str	r2, [r3, #0]
}
 80078a8:	bf00      	nop
 80078aa:	3714      	adds	r7, #20
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bc80      	pop	{r7}
 80078b0:	4770      	bx	lr
 80078b2:	bf00      	nop
 80078b4:	200004ac 	.word	0x200004ac
 80078b8:	20000508 	.word	0x20000508

080078bc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80078bc:	b480      	push	{r7}
 80078be:	b083      	sub	sp, #12
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f103 0208 	add.w	r2, r3, #8
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078d4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f103 0208 	add.w	r2, r3, #8
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f103 0208 	add.w	r2, r3, #8
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2200      	movs	r2, #0
 80078ee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bc80      	pop	{r7}
 80078f8:	4770      	bx	lr

080078fa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80078fa:	b480      	push	{r7}
 80078fc:	b083      	sub	sp, #12
 80078fe:	af00      	add	r7, sp, #0
 8007900:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007908:	bf00      	nop
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	bc80      	pop	{r7}
 8007910:	4770      	bx	lr

08007912 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007912:	b480      	push	{r7}
 8007914:	b085      	sub	sp, #20
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
 800791a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	68fa      	ldr	r2, [r7, #12]
 8007926:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	689a      	ldr	r2, [r3, #8]
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	683a      	ldr	r2, [r7, #0]
 8007936:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	683a      	ldr	r2, [r7, #0]
 800793c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	687a      	ldr	r2, [r7, #4]
 8007942:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	1c5a      	adds	r2, r3, #1
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	601a      	str	r2, [r3, #0]
}
 800794e:	bf00      	nop
 8007950:	3714      	adds	r7, #20
 8007952:	46bd      	mov	sp, r7
 8007954:	bc80      	pop	{r7}
 8007956:	4770      	bx	lr

08007958 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007958:	b480      	push	{r7}
 800795a:	b085      	sub	sp, #20
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
 8007960:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800796e:	d103      	bne.n	8007978 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	691b      	ldr	r3, [r3, #16]
 8007974:	60fb      	str	r3, [r7, #12]
 8007976:	e00c      	b.n	8007992 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	3308      	adds	r3, #8
 800797c:	60fb      	str	r3, [r7, #12]
 800797e:	e002      	b.n	8007986 <vListInsert+0x2e>
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	60fb      	str	r3, [r7, #12]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	68ba      	ldr	r2, [r7, #8]
 800798e:	429a      	cmp	r2, r3
 8007990:	d2f6      	bcs.n	8007980 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	685a      	ldr	r2, [r3, #4]
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	683a      	ldr	r2, [r7, #0]
 80079a0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	68fa      	ldr	r2, [r7, #12]
 80079a6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	683a      	ldr	r2, [r7, #0]
 80079ac:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	687a      	ldr	r2, [r7, #4]
 80079b2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	1c5a      	adds	r2, r3, #1
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	601a      	str	r2, [r3, #0]
}
 80079be:	bf00      	nop
 80079c0:	3714      	adds	r7, #20
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bc80      	pop	{r7}
 80079c6:	4770      	bx	lr

080079c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80079c8:	b480      	push	{r7}
 80079ca:	b085      	sub	sp, #20
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	691b      	ldr	r3, [r3, #16]
 80079d4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	6892      	ldr	r2, [r2, #8]
 80079de:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	687a      	ldr	r2, [r7, #4]
 80079e6:	6852      	ldr	r2, [r2, #4]
 80079e8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d103      	bne.n	80079fc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	689a      	ldr	r2, [r3, #8]
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	1e5a      	subs	r2, r3, #1
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3714      	adds	r7, #20
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bc80      	pop	{r7}
 8007a18:	4770      	bx	lr
	...

08007a1c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d109      	bne.n	8007a44 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a34:	f383 8811 	msr	BASEPRI, r3
 8007a38:	f3bf 8f6f 	isb	sy
 8007a3c:	f3bf 8f4f 	dsb	sy
 8007a40:	60bb      	str	r3, [r7, #8]
 8007a42:	e7fe      	b.n	8007a42 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8007a44:	f001 ffd0 	bl	80099e8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a50:	68f9      	ldr	r1, [r7, #12]
 8007a52:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007a54:	fb01 f303 	mul.w	r3, r1, r3
 8007a58:	441a      	add	r2, r3
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2200      	movs	r2, #0
 8007a62:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a74:	3b01      	subs	r3, #1
 8007a76:	68f9      	ldr	r1, [r7, #12]
 8007a78:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007a7a:	fb01 f303 	mul.w	r3, r1, r3
 8007a7e:	441a      	add	r2, r3
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	22ff      	movs	r2, #255	; 0xff
 8007a88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	22ff      	movs	r2, #255	; 0xff
 8007a90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d114      	bne.n	8007ac4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	691b      	ldr	r3, [r3, #16]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d01a      	beq.n	8007ad8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	3310      	adds	r3, #16
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f001 f914 	bl	8008cd4 <xTaskRemoveFromEventList>
 8007aac:	4603      	mov	r3, r0
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d012      	beq.n	8007ad8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007ab2:	4b0d      	ldr	r3, [pc, #52]	; (8007ae8 <xQueueGenericReset+0xcc>)
 8007ab4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ab8:	601a      	str	r2, [r3, #0]
 8007aba:	f3bf 8f4f 	dsb	sy
 8007abe:	f3bf 8f6f 	isb	sy
 8007ac2:	e009      	b.n	8007ad8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	3310      	adds	r3, #16
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f7ff fef7 	bl	80078bc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	3324      	adds	r3, #36	; 0x24
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f7ff fef2 	bl	80078bc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007ad8:	f001 ffb4 	bl	8009a44 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007adc:	2301      	movs	r3, #1
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	3710      	adds	r7, #16
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}
 8007ae6:	bf00      	nop
 8007ae8:	e000ed04 	.word	0xe000ed04

08007aec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b08e      	sub	sp, #56	; 0x38
 8007af0:	af02      	add	r7, sp, #8
 8007af2:	60f8      	str	r0, [r7, #12]
 8007af4:	60b9      	str	r1, [r7, #8]
 8007af6:	607a      	str	r2, [r7, #4]
 8007af8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d109      	bne.n	8007b14 <xQueueGenericCreateStatic+0x28>
 8007b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b04:	f383 8811 	msr	BASEPRI, r3
 8007b08:	f3bf 8f6f 	isb	sy
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	62bb      	str	r3, [r7, #40]	; 0x28
 8007b12:	e7fe      	b.n	8007b12 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d109      	bne.n	8007b2e <xQueueGenericCreateStatic+0x42>
 8007b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b1e:	f383 8811 	msr	BASEPRI, r3
 8007b22:	f3bf 8f6f 	isb	sy
 8007b26:	f3bf 8f4f 	dsb	sy
 8007b2a:	627b      	str	r3, [r7, #36]	; 0x24
 8007b2c:	e7fe      	b.n	8007b2c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d002      	beq.n	8007b3a <xQueueGenericCreateStatic+0x4e>
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d001      	beq.n	8007b3e <xQueueGenericCreateStatic+0x52>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e000      	b.n	8007b40 <xQueueGenericCreateStatic+0x54>
 8007b3e:	2300      	movs	r3, #0
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d109      	bne.n	8007b58 <xQueueGenericCreateStatic+0x6c>
 8007b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b48:	f383 8811 	msr	BASEPRI, r3
 8007b4c:	f3bf 8f6f 	isb	sy
 8007b50:	f3bf 8f4f 	dsb	sy
 8007b54:	623b      	str	r3, [r7, #32]
 8007b56:	e7fe      	b.n	8007b56 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d102      	bne.n	8007b64 <xQueueGenericCreateStatic+0x78>
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d101      	bne.n	8007b68 <xQueueGenericCreateStatic+0x7c>
 8007b64:	2301      	movs	r3, #1
 8007b66:	e000      	b.n	8007b6a <xQueueGenericCreateStatic+0x7e>
 8007b68:	2300      	movs	r3, #0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d109      	bne.n	8007b82 <xQueueGenericCreateStatic+0x96>
 8007b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b72:	f383 8811 	msr	BASEPRI, r3
 8007b76:	f3bf 8f6f 	isb	sy
 8007b7a:	f3bf 8f4f 	dsb	sy
 8007b7e:	61fb      	str	r3, [r7, #28]
 8007b80:	e7fe      	b.n	8007b80 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007b82:	2350      	movs	r3, #80	; 0x50
 8007b84:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	2b50      	cmp	r3, #80	; 0x50
 8007b8a:	d009      	beq.n	8007ba0 <xQueueGenericCreateStatic+0xb4>
 8007b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b90:	f383 8811 	msr	BASEPRI, r3
 8007b94:	f3bf 8f6f 	isb	sy
 8007b98:	f3bf 8f4f 	dsb	sy
 8007b9c:	61bb      	str	r3, [r7, #24]
 8007b9e:	e7fe      	b.n	8007b9e <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d00d      	beq.n	8007bc6 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bac:	2201      	movs	r2, #1
 8007bae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007bb2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bb8:	9300      	str	r3, [sp, #0]
 8007bba:	4613      	mov	r3, r2
 8007bbc:	687a      	ldr	r2, [r7, #4]
 8007bbe:	68b9      	ldr	r1, [r7, #8]
 8007bc0:	68f8      	ldr	r0, [r7, #12]
 8007bc2:	f000 f842 	bl	8007c4a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8007bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3730      	adds	r7, #48	; 0x30
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b08a      	sub	sp, #40	; 0x28
 8007bd4:	af02      	add	r7, sp, #8
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	60b9      	str	r1, [r7, #8]
 8007bda:	4613      	mov	r3, r2
 8007bdc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d109      	bne.n	8007bf8 <xQueueGenericCreate+0x28>
 8007be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007be8:	f383 8811 	msr	BASEPRI, r3
 8007bec:	f3bf 8f6f 	isb	sy
 8007bf0:	f3bf 8f4f 	dsb	sy
 8007bf4:	613b      	str	r3, [r7, #16]
 8007bf6:	e7fe      	b.n	8007bf6 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d102      	bne.n	8007c04 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	61fb      	str	r3, [r7, #28]
 8007c02:	e004      	b.n	8007c0e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	68ba      	ldr	r2, [r7, #8]
 8007c08:	fb02 f303 	mul.w	r3, r2, r3
 8007c0c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8007c0e:	69fb      	ldr	r3, [r7, #28]
 8007c10:	3350      	adds	r3, #80	; 0x50
 8007c12:	4618      	mov	r0, r3
 8007c14:	f001 ffde 	bl	8009bd4 <pvPortMalloc>
 8007c18:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007c1a:	69bb      	ldr	r3, [r7, #24]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d00f      	beq.n	8007c40 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8007c20:	69bb      	ldr	r3, [r7, #24]
 8007c22:	3350      	adds	r3, #80	; 0x50
 8007c24:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007c26:	69bb      	ldr	r3, [r7, #24]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007c2e:	79fa      	ldrb	r2, [r7, #7]
 8007c30:	69bb      	ldr	r3, [r7, #24]
 8007c32:	9300      	str	r3, [sp, #0]
 8007c34:	4613      	mov	r3, r2
 8007c36:	697a      	ldr	r2, [r7, #20]
 8007c38:	68b9      	ldr	r1, [r7, #8]
 8007c3a:	68f8      	ldr	r0, [r7, #12]
 8007c3c:	f000 f805 	bl	8007c4a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8007c40:	69bb      	ldr	r3, [r7, #24]
	}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3720      	adds	r7, #32
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007c4a:	b580      	push	{r7, lr}
 8007c4c:	b084      	sub	sp, #16
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	60f8      	str	r0, [r7, #12]
 8007c52:	60b9      	str	r1, [r7, #8]
 8007c54:	607a      	str	r2, [r7, #4]
 8007c56:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d103      	bne.n	8007c66 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007c5e:	69bb      	ldr	r3, [r7, #24]
 8007c60:	69ba      	ldr	r2, [r7, #24]
 8007c62:	601a      	str	r2, [r3, #0]
 8007c64:	e002      	b.n	8007c6c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007c6c:	69bb      	ldr	r3, [r7, #24]
 8007c6e:	68fa      	ldr	r2, [r7, #12]
 8007c70:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007c72:	69bb      	ldr	r3, [r7, #24]
 8007c74:	68ba      	ldr	r2, [r7, #8]
 8007c76:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007c78:	2101      	movs	r1, #1
 8007c7a:	69b8      	ldr	r0, [r7, #24]
 8007c7c:	f7ff fece 	bl	8007a1c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007c80:	69bb      	ldr	r3, [r7, #24]
 8007c82:	78fa      	ldrb	r2, [r7, #3]
 8007c84:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007c88:	bf00      	nop
 8007c8a:	3710      	adds	r7, #16
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b08e      	sub	sp, #56	; 0x38
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	607a      	str	r2, [r7, #4]
 8007c9c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d109      	bne.n	8007cc0 <xQueueGenericSend+0x30>
 8007cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb0:	f383 8811 	msr	BASEPRI, r3
 8007cb4:	f3bf 8f6f 	isb	sy
 8007cb8:	f3bf 8f4f 	dsb	sy
 8007cbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cbe:	e7fe      	b.n	8007cbe <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d103      	bne.n	8007cce <xQueueGenericSend+0x3e>
 8007cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d101      	bne.n	8007cd2 <xQueueGenericSend+0x42>
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e000      	b.n	8007cd4 <xQueueGenericSend+0x44>
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d109      	bne.n	8007cec <xQueueGenericSend+0x5c>
 8007cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cdc:	f383 8811 	msr	BASEPRI, r3
 8007ce0:	f3bf 8f6f 	isb	sy
 8007ce4:	f3bf 8f4f 	dsb	sy
 8007ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8007cea:	e7fe      	b.n	8007cea <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	2b02      	cmp	r3, #2
 8007cf0:	d103      	bne.n	8007cfa <xQueueGenericSend+0x6a>
 8007cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cf6:	2b01      	cmp	r3, #1
 8007cf8:	d101      	bne.n	8007cfe <xQueueGenericSend+0x6e>
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e000      	b.n	8007d00 <xQueueGenericSend+0x70>
 8007cfe:	2300      	movs	r3, #0
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d109      	bne.n	8007d18 <xQueueGenericSend+0x88>
 8007d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d08:	f383 8811 	msr	BASEPRI, r3
 8007d0c:	f3bf 8f6f 	isb	sy
 8007d10:	f3bf 8f4f 	dsb	sy
 8007d14:	623b      	str	r3, [r7, #32]
 8007d16:	e7fe      	b.n	8007d16 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d18:	f001 f996 	bl	8009048 <xTaskGetSchedulerState>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d102      	bne.n	8007d28 <xQueueGenericSend+0x98>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d101      	bne.n	8007d2c <xQueueGenericSend+0x9c>
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e000      	b.n	8007d2e <xQueueGenericSend+0x9e>
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d109      	bne.n	8007d46 <xQueueGenericSend+0xb6>
 8007d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d36:	f383 8811 	msr	BASEPRI, r3
 8007d3a:	f3bf 8f6f 	isb	sy
 8007d3e:	f3bf 8f4f 	dsb	sy
 8007d42:	61fb      	str	r3, [r7, #28]
 8007d44:	e7fe      	b.n	8007d44 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d46:	f001 fe4f 	bl	80099e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d302      	bcc.n	8007d5c <xQueueGenericSend+0xcc>
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	2b02      	cmp	r3, #2
 8007d5a:	d129      	bne.n	8007db0 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d5c:	683a      	ldr	r2, [r7, #0]
 8007d5e:	68b9      	ldr	r1, [r7, #8]
 8007d60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d62:	f000 f9ff 	bl	8008164 <prvCopyDataToQueue>
 8007d66:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d010      	beq.n	8007d92 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d72:	3324      	adds	r3, #36	; 0x24
 8007d74:	4618      	mov	r0, r3
 8007d76:	f000 ffad 	bl	8008cd4 <xTaskRemoveFromEventList>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d013      	beq.n	8007da8 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007d80:	4b3f      	ldr	r3, [pc, #252]	; (8007e80 <xQueueGenericSend+0x1f0>)
 8007d82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d86:	601a      	str	r2, [r3, #0]
 8007d88:	f3bf 8f4f 	dsb	sy
 8007d8c:	f3bf 8f6f 	isb	sy
 8007d90:	e00a      	b.n	8007da8 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d007      	beq.n	8007da8 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007d98:	4b39      	ldr	r3, [pc, #228]	; (8007e80 <xQueueGenericSend+0x1f0>)
 8007d9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d9e:	601a      	str	r2, [r3, #0]
 8007da0:	f3bf 8f4f 	dsb	sy
 8007da4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007da8:	f001 fe4c 	bl	8009a44 <vPortExitCritical>
				return pdPASS;
 8007dac:	2301      	movs	r3, #1
 8007dae:	e063      	b.n	8007e78 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d103      	bne.n	8007dbe <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007db6:	f001 fe45 	bl	8009a44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	e05c      	b.n	8007e78 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007dbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d106      	bne.n	8007dd2 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007dc4:	f107 0314 	add.w	r3, r7, #20
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f000 ffe5 	bl	8008d98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007dd2:	f001 fe37 	bl	8009a44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007dd6:	f000 fd5d 	bl	8008894 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007dda:	f001 fe05 	bl	80099e8 <vPortEnterCritical>
 8007dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007de0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007de4:	b25b      	sxtb	r3, r3
 8007de6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007dea:	d103      	bne.n	8007df4 <xQueueGenericSend+0x164>
 8007dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dee:	2200      	movs	r2, #0
 8007df0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007dfa:	b25b      	sxtb	r3, r3
 8007dfc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e00:	d103      	bne.n	8007e0a <xQueueGenericSend+0x17a>
 8007e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e04:	2200      	movs	r2, #0
 8007e06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e0a:	f001 fe1b 	bl	8009a44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e0e:	1d3a      	adds	r2, r7, #4
 8007e10:	f107 0314 	add.w	r3, r7, #20
 8007e14:	4611      	mov	r1, r2
 8007e16:	4618      	mov	r0, r3
 8007e18:	f000 ffd4 	bl	8008dc4 <xTaskCheckForTimeOut>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d124      	bne.n	8007e6c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007e22:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e24:	f000 fa96 	bl	8008354 <prvIsQueueFull>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d018      	beq.n	8007e60 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e30:	3310      	adds	r3, #16
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	4611      	mov	r1, r2
 8007e36:	4618      	mov	r0, r3
 8007e38:	f000 fefe 	bl	8008c38 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007e3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e3e:	f000 fa21 	bl	8008284 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007e42:	f000 fd35 	bl	80088b0 <xTaskResumeAll>
 8007e46:	4603      	mov	r3, r0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	f47f af7c 	bne.w	8007d46 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8007e4e:	4b0c      	ldr	r3, [pc, #48]	; (8007e80 <xQueueGenericSend+0x1f0>)
 8007e50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e54:	601a      	str	r2, [r3, #0]
 8007e56:	f3bf 8f4f 	dsb	sy
 8007e5a:	f3bf 8f6f 	isb	sy
 8007e5e:	e772      	b.n	8007d46 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007e60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e62:	f000 fa0f 	bl	8008284 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e66:	f000 fd23 	bl	80088b0 <xTaskResumeAll>
 8007e6a:	e76c      	b.n	8007d46 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007e6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e6e:	f000 fa09 	bl	8008284 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e72:	f000 fd1d 	bl	80088b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007e76:	2300      	movs	r3, #0
		}
	}
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	3738      	adds	r7, #56	; 0x38
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}
 8007e80:	e000ed04 	.word	0xe000ed04

08007e84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b08e      	sub	sp, #56	; 0x38
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	60b9      	str	r1, [r7, #8]
 8007e8e:	607a      	str	r2, [r7, #4]
 8007e90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d109      	bne.n	8007eb0 <xQueueGenericSendFromISR+0x2c>
 8007e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ea0:	f383 8811 	msr	BASEPRI, r3
 8007ea4:	f3bf 8f6f 	isb	sy
 8007ea8:	f3bf 8f4f 	dsb	sy
 8007eac:	627b      	str	r3, [r7, #36]	; 0x24
 8007eae:	e7fe      	b.n	8007eae <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d103      	bne.n	8007ebe <xQueueGenericSendFromISR+0x3a>
 8007eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d101      	bne.n	8007ec2 <xQueueGenericSendFromISR+0x3e>
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e000      	b.n	8007ec4 <xQueueGenericSendFromISR+0x40>
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d109      	bne.n	8007edc <xQueueGenericSendFromISR+0x58>
 8007ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ecc:	f383 8811 	msr	BASEPRI, r3
 8007ed0:	f3bf 8f6f 	isb	sy
 8007ed4:	f3bf 8f4f 	dsb	sy
 8007ed8:	623b      	str	r3, [r7, #32]
 8007eda:	e7fe      	b.n	8007eda <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	2b02      	cmp	r3, #2
 8007ee0:	d103      	bne.n	8007eea <xQueueGenericSendFromISR+0x66>
 8007ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ee6:	2b01      	cmp	r3, #1
 8007ee8:	d101      	bne.n	8007eee <xQueueGenericSendFromISR+0x6a>
 8007eea:	2301      	movs	r3, #1
 8007eec:	e000      	b.n	8007ef0 <xQueueGenericSendFromISR+0x6c>
 8007eee:	2300      	movs	r3, #0
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d109      	bne.n	8007f08 <xQueueGenericSendFromISR+0x84>
 8007ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef8:	f383 8811 	msr	BASEPRI, r3
 8007efc:	f3bf 8f6f 	isb	sy
 8007f00:	f3bf 8f4f 	dsb	sy
 8007f04:	61fb      	str	r3, [r7, #28]
 8007f06:	e7fe      	b.n	8007f06 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f08:	f001 fe28 	bl	8009b5c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007f0c:	f3ef 8211 	mrs	r2, BASEPRI
 8007f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f14:	f383 8811 	msr	BASEPRI, r3
 8007f18:	f3bf 8f6f 	isb	sy
 8007f1c:	f3bf 8f4f 	dsb	sy
 8007f20:	61ba      	str	r2, [r7, #24]
 8007f22:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007f24:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f26:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d302      	bcc.n	8007f3a <xQueueGenericSendFromISR+0xb6>
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	2b02      	cmp	r3, #2
 8007f38:	d12c      	bne.n	8007f94 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f44:	683a      	ldr	r2, [r7, #0]
 8007f46:	68b9      	ldr	r1, [r7, #8]
 8007f48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f4a:	f000 f90b 	bl	8008164 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f4e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007f52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007f56:	d112      	bne.n	8007f7e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d016      	beq.n	8007f8e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f62:	3324      	adds	r3, #36	; 0x24
 8007f64:	4618      	mov	r0, r3
 8007f66:	f000 feb5 	bl	8008cd4 <xTaskRemoveFromEventList>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d00e      	beq.n	8007f8e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d00b      	beq.n	8007f8e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2201      	movs	r2, #1
 8007f7a:	601a      	str	r2, [r3, #0]
 8007f7c:	e007      	b.n	8007f8e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f7e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007f82:	3301      	adds	r3, #1
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	b25a      	sxtb	r2, r3
 8007f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007f92:	e001      	b.n	8007f98 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f94:	2300      	movs	r3, #0
 8007f96:	637b      	str	r3, [r7, #52]	; 0x34
 8007f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f9a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3738      	adds	r7, #56	; 0x38
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b08c      	sub	sp, #48	; 0x30
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	60b9      	str	r1, [r7, #8]
 8007fb6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d109      	bne.n	8007fda <xQueueReceive+0x2e>
	__asm volatile
 8007fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fca:	f383 8811 	msr	BASEPRI, r3
 8007fce:	f3bf 8f6f 	isb	sy
 8007fd2:	f3bf 8f4f 	dsb	sy
 8007fd6:	623b      	str	r3, [r7, #32]
 8007fd8:	e7fe      	b.n	8007fd8 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d103      	bne.n	8007fe8 <xQueueReceive+0x3c>
 8007fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d101      	bne.n	8007fec <xQueueReceive+0x40>
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e000      	b.n	8007fee <xQueueReceive+0x42>
 8007fec:	2300      	movs	r3, #0
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d109      	bne.n	8008006 <xQueueReceive+0x5a>
 8007ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ff6:	f383 8811 	msr	BASEPRI, r3
 8007ffa:	f3bf 8f6f 	isb	sy
 8007ffe:	f3bf 8f4f 	dsb	sy
 8008002:	61fb      	str	r3, [r7, #28]
 8008004:	e7fe      	b.n	8008004 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008006:	f001 f81f 	bl	8009048 <xTaskGetSchedulerState>
 800800a:	4603      	mov	r3, r0
 800800c:	2b00      	cmp	r3, #0
 800800e:	d102      	bne.n	8008016 <xQueueReceive+0x6a>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d101      	bne.n	800801a <xQueueReceive+0x6e>
 8008016:	2301      	movs	r3, #1
 8008018:	e000      	b.n	800801c <xQueueReceive+0x70>
 800801a:	2300      	movs	r3, #0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d109      	bne.n	8008034 <xQueueReceive+0x88>
 8008020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008024:	f383 8811 	msr	BASEPRI, r3
 8008028:	f3bf 8f6f 	isb	sy
 800802c:	f3bf 8f4f 	dsb	sy
 8008030:	61bb      	str	r3, [r7, #24]
 8008032:	e7fe      	b.n	8008032 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8008034:	f001 fcd8 	bl	80099e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800803a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800803c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800803e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008040:	2b00      	cmp	r3, #0
 8008042:	d01f      	beq.n	8008084 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008044:	68b9      	ldr	r1, [r7, #8]
 8008046:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008048:	f000 f8f6 	bl	8008238 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800804c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800804e:	1e5a      	subs	r2, r3, #1
 8008050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008052:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008056:	691b      	ldr	r3, [r3, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00f      	beq.n	800807c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800805c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800805e:	3310      	adds	r3, #16
 8008060:	4618      	mov	r0, r3
 8008062:	f000 fe37 	bl	8008cd4 <xTaskRemoveFromEventList>
 8008066:	4603      	mov	r3, r0
 8008068:	2b00      	cmp	r3, #0
 800806a:	d007      	beq.n	800807c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800806c:	4b3c      	ldr	r3, [pc, #240]	; (8008160 <xQueueReceive+0x1b4>)
 800806e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008072:	601a      	str	r2, [r3, #0]
 8008074:	f3bf 8f4f 	dsb	sy
 8008078:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800807c:	f001 fce2 	bl	8009a44 <vPortExitCritical>
				return pdPASS;
 8008080:	2301      	movs	r3, #1
 8008082:	e069      	b.n	8008158 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d103      	bne.n	8008092 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800808a:	f001 fcdb 	bl	8009a44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800808e:	2300      	movs	r3, #0
 8008090:	e062      	b.n	8008158 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008094:	2b00      	cmp	r3, #0
 8008096:	d106      	bne.n	80080a6 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008098:	f107 0310 	add.w	r3, r7, #16
 800809c:	4618      	mov	r0, r3
 800809e:	f000 fe7b 	bl	8008d98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80080a2:	2301      	movs	r3, #1
 80080a4:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80080a6:	f001 fccd 	bl	8009a44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080aa:	f000 fbf3 	bl	8008894 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080ae:	f001 fc9b 	bl	80099e8 <vPortEnterCritical>
 80080b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80080b8:	b25b      	sxtb	r3, r3
 80080ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080be:	d103      	bne.n	80080c8 <xQueueReceive+0x11c>
 80080c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080c2:	2200      	movs	r2, #0
 80080c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80080ce:	b25b      	sxtb	r3, r3
 80080d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080d4:	d103      	bne.n	80080de <xQueueReceive+0x132>
 80080d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080d8:	2200      	movs	r2, #0
 80080da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080de:	f001 fcb1 	bl	8009a44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080e2:	1d3a      	adds	r2, r7, #4
 80080e4:	f107 0310 	add.w	r3, r7, #16
 80080e8:	4611      	mov	r1, r2
 80080ea:	4618      	mov	r0, r3
 80080ec:	f000 fe6a 	bl	8008dc4 <xTaskCheckForTimeOut>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d123      	bne.n	800813e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080f8:	f000 f916 	bl	8008328 <prvIsQueueEmpty>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d017      	beq.n	8008132 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008104:	3324      	adds	r3, #36	; 0x24
 8008106:	687a      	ldr	r2, [r7, #4]
 8008108:	4611      	mov	r1, r2
 800810a:	4618      	mov	r0, r3
 800810c:	f000 fd94 	bl	8008c38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008110:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008112:	f000 f8b7 	bl	8008284 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008116:	f000 fbcb 	bl	80088b0 <xTaskResumeAll>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d189      	bne.n	8008034 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8008120:	4b0f      	ldr	r3, [pc, #60]	; (8008160 <xQueueReceive+0x1b4>)
 8008122:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008126:	601a      	str	r2, [r3, #0]
 8008128:	f3bf 8f4f 	dsb	sy
 800812c:	f3bf 8f6f 	isb	sy
 8008130:	e780      	b.n	8008034 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008132:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008134:	f000 f8a6 	bl	8008284 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008138:	f000 fbba 	bl	80088b0 <xTaskResumeAll>
 800813c:	e77a      	b.n	8008034 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800813e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008140:	f000 f8a0 	bl	8008284 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008144:	f000 fbb4 	bl	80088b0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008148:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800814a:	f000 f8ed 	bl	8008328 <prvIsQueueEmpty>
 800814e:	4603      	mov	r3, r0
 8008150:	2b00      	cmp	r3, #0
 8008152:	f43f af6f 	beq.w	8008034 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008156:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8008158:	4618      	mov	r0, r3
 800815a:	3730      	adds	r7, #48	; 0x30
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}
 8008160:	e000ed04 	.word	0xe000ed04

08008164 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b086      	sub	sp, #24
 8008168:	af00      	add	r7, sp, #0
 800816a:	60f8      	str	r0, [r7, #12]
 800816c:	60b9      	str	r1, [r7, #8]
 800816e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008170:	2300      	movs	r3, #0
 8008172:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008178:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800817e:	2b00      	cmp	r3, #0
 8008180:	d10d      	bne.n	800819e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d14d      	bne.n	8008226 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	4618      	mov	r0, r3
 8008190:	f000 ff78 	bl	8009084 <xTaskPriorityDisinherit>
 8008194:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2200      	movs	r2, #0
 800819a:	605a      	str	r2, [r3, #4]
 800819c:	e043      	b.n	8008226 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d119      	bne.n	80081d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	6898      	ldr	r0, [r3, #8]
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ac:	461a      	mov	r2, r3
 80081ae:	68b9      	ldr	r1, [r7, #8]
 80081b0:	f001 ff1e 	bl	8009ff0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	689a      	ldr	r2, [r3, #8]
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081bc:	441a      	add	r2, r3
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	689a      	ldr	r2, [r3, #8]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	429a      	cmp	r2, r3
 80081cc:	d32b      	bcc.n	8008226 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681a      	ldr	r2, [r3, #0]
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	609a      	str	r2, [r3, #8]
 80081d6:	e026      	b.n	8008226 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	68d8      	ldr	r0, [r3, #12]
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081e0:	461a      	mov	r2, r3
 80081e2:	68b9      	ldr	r1, [r7, #8]
 80081e4:	f001 ff04 	bl	8009ff0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	68da      	ldr	r2, [r3, #12]
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081f0:	425b      	negs	r3, r3
 80081f2:	441a      	add	r2, r3
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	68da      	ldr	r2, [r3, #12]
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	429a      	cmp	r2, r3
 8008202:	d207      	bcs.n	8008214 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	685a      	ldr	r2, [r3, #4]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800820c:	425b      	negs	r3, r3
 800820e:	441a      	add	r2, r3
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2b02      	cmp	r3, #2
 8008218:	d105      	bne.n	8008226 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d002      	beq.n	8008226 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	3b01      	subs	r3, #1
 8008224:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	1c5a      	adds	r2, r3, #1
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800822e:	697b      	ldr	r3, [r7, #20]
}
 8008230:	4618      	mov	r0, r3
 8008232:	3718      	adds	r7, #24
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b082      	sub	sp, #8
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008246:	2b00      	cmp	r3, #0
 8008248:	d018      	beq.n	800827c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	68da      	ldr	r2, [r3, #12]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008252:	441a      	add	r2, r3
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	68da      	ldr	r2, [r3, #12]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	429a      	cmp	r2, r3
 8008262:	d303      	bcc.n	800826c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	68d9      	ldr	r1, [r3, #12]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008274:	461a      	mov	r2, r3
 8008276:	6838      	ldr	r0, [r7, #0]
 8008278:	f001 feba 	bl	8009ff0 <memcpy>
	}
}
 800827c:	bf00      	nop
 800827e:	3708      	adds	r7, #8
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800828c:	f001 fbac 	bl	80099e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008296:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008298:	e011      	b.n	80082be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d012      	beq.n	80082c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	3324      	adds	r3, #36	; 0x24
 80082a6:	4618      	mov	r0, r3
 80082a8:	f000 fd14 	bl	8008cd4 <xTaskRemoveFromEventList>
 80082ac:	4603      	mov	r3, r0
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d001      	beq.n	80082b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80082b2:	f000 fde7 	bl	8008e84 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80082b6:	7bfb      	ldrb	r3, [r7, #15]
 80082b8:	3b01      	subs	r3, #1
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80082be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	dce9      	bgt.n	800829a <prvUnlockQueue+0x16>
 80082c6:	e000      	b.n	80082ca <prvUnlockQueue+0x46>
					break;
 80082c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	22ff      	movs	r2, #255	; 0xff
 80082ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80082d2:	f001 fbb7 	bl	8009a44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80082d6:	f001 fb87 	bl	80099e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80082e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80082e2:	e011      	b.n	8008308 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	691b      	ldr	r3, [r3, #16]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d012      	beq.n	8008312 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	3310      	adds	r3, #16
 80082f0:	4618      	mov	r0, r3
 80082f2:	f000 fcef 	bl	8008cd4 <xTaskRemoveFromEventList>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d001      	beq.n	8008300 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80082fc:	f000 fdc2 	bl	8008e84 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008300:	7bbb      	ldrb	r3, [r7, #14]
 8008302:	3b01      	subs	r3, #1
 8008304:	b2db      	uxtb	r3, r3
 8008306:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008308:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800830c:	2b00      	cmp	r3, #0
 800830e:	dce9      	bgt.n	80082e4 <prvUnlockQueue+0x60>
 8008310:	e000      	b.n	8008314 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008312:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	22ff      	movs	r2, #255	; 0xff
 8008318:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800831c:	f001 fb92 	bl	8009a44 <vPortExitCritical>
}
 8008320:	bf00      	nop
 8008322:	3710      	adds	r7, #16
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}

08008328 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b084      	sub	sp, #16
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008330:	f001 fb5a 	bl	80099e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008338:	2b00      	cmp	r3, #0
 800833a:	d102      	bne.n	8008342 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800833c:	2301      	movs	r3, #1
 800833e:	60fb      	str	r3, [r7, #12]
 8008340:	e001      	b.n	8008346 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008342:	2300      	movs	r3, #0
 8008344:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008346:	f001 fb7d 	bl	8009a44 <vPortExitCritical>

	return xReturn;
 800834a:	68fb      	ldr	r3, [r7, #12]
}
 800834c:	4618      	mov	r0, r3
 800834e:	3710      	adds	r7, #16
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}

08008354 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b084      	sub	sp, #16
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800835c:	f001 fb44 	bl	80099e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008368:	429a      	cmp	r2, r3
 800836a:	d102      	bne.n	8008372 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800836c:	2301      	movs	r3, #1
 800836e:	60fb      	str	r3, [r7, #12]
 8008370:	e001      	b.n	8008376 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008372:	2300      	movs	r3, #0
 8008374:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008376:	f001 fb65 	bl	8009a44 <vPortExitCritical>

	return xReturn;
 800837a:	68fb      	ldr	r3, [r7, #12]
}
 800837c:	4618      	mov	r0, r3
 800837e:	3710      	adds	r7, #16
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}

08008384 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008384:	b480      	push	{r7}
 8008386:	b085      	sub	sp, #20
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800838e:	2300      	movs	r3, #0
 8008390:	60fb      	str	r3, [r7, #12]
 8008392:	e014      	b.n	80083be <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008394:	4a0e      	ldr	r2, [pc, #56]	; (80083d0 <vQueueAddToRegistry+0x4c>)
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d10b      	bne.n	80083b8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80083a0:	490b      	ldr	r1, [pc, #44]	; (80083d0 <vQueueAddToRegistry+0x4c>)
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	683a      	ldr	r2, [r7, #0]
 80083a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80083aa:	4a09      	ldr	r2, [pc, #36]	; (80083d0 <vQueueAddToRegistry+0x4c>)
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	00db      	lsls	r3, r3, #3
 80083b0:	4413      	add	r3, r2
 80083b2:	687a      	ldr	r2, [r7, #4]
 80083b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80083b6:	e005      	b.n	80083c4 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	3301      	adds	r3, #1
 80083bc:	60fb      	str	r3, [r7, #12]
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	2b07      	cmp	r3, #7
 80083c2:	d9e7      	bls.n	8008394 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80083c4:	bf00      	nop
 80083c6:	3714      	adds	r7, #20
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bc80      	pop	{r7}
 80083cc:	4770      	bx	lr
 80083ce:	bf00      	nop
 80083d0:	20001d54 	.word	0x20001d54

080083d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b086      	sub	sp, #24
 80083d8:	af00      	add	r7, sp, #0
 80083da:	60f8      	str	r0, [r7, #12]
 80083dc:	60b9      	str	r1, [r7, #8]
 80083de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80083e4:	f001 fb00 	bl	80099e8 <vPortEnterCritical>
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80083ee:	b25b      	sxtb	r3, r3
 80083f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083f4:	d103      	bne.n	80083fe <vQueueWaitForMessageRestricted+0x2a>
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	2200      	movs	r2, #0
 80083fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008404:	b25b      	sxtb	r3, r3
 8008406:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800840a:	d103      	bne.n	8008414 <vQueueWaitForMessageRestricted+0x40>
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	2200      	movs	r2, #0
 8008410:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008414:	f001 fb16 	bl	8009a44 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800841c:	2b00      	cmp	r3, #0
 800841e:	d106      	bne.n	800842e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	3324      	adds	r3, #36	; 0x24
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	68b9      	ldr	r1, [r7, #8]
 8008428:	4618      	mov	r0, r3
 800842a:	f000 fc29 	bl	8008c80 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800842e:	6978      	ldr	r0, [r7, #20]
 8008430:	f7ff ff28 	bl	8008284 <prvUnlockQueue>
	}
 8008434:	bf00      	nop
 8008436:	3718      	adds	r7, #24
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800843c:	b580      	push	{r7, lr}
 800843e:	b08e      	sub	sp, #56	; 0x38
 8008440:	af04      	add	r7, sp, #16
 8008442:	60f8      	str	r0, [r7, #12]
 8008444:	60b9      	str	r1, [r7, #8]
 8008446:	607a      	str	r2, [r7, #4]
 8008448:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800844a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800844c:	2b00      	cmp	r3, #0
 800844e:	d109      	bne.n	8008464 <xTaskCreateStatic+0x28>
 8008450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008454:	f383 8811 	msr	BASEPRI, r3
 8008458:	f3bf 8f6f 	isb	sy
 800845c:	f3bf 8f4f 	dsb	sy
 8008460:	623b      	str	r3, [r7, #32]
 8008462:	e7fe      	b.n	8008462 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8008464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008466:	2b00      	cmp	r3, #0
 8008468:	d109      	bne.n	800847e <xTaskCreateStatic+0x42>
 800846a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800846e:	f383 8811 	msr	BASEPRI, r3
 8008472:	f3bf 8f6f 	isb	sy
 8008476:	f3bf 8f4f 	dsb	sy
 800847a:	61fb      	str	r3, [r7, #28]
 800847c:	e7fe      	b.n	800847c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800847e:	235c      	movs	r3, #92	; 0x5c
 8008480:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	2b5c      	cmp	r3, #92	; 0x5c
 8008486:	d009      	beq.n	800849c <xTaskCreateStatic+0x60>
 8008488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800848c:	f383 8811 	msr	BASEPRI, r3
 8008490:	f3bf 8f6f 	isb	sy
 8008494:	f3bf 8f4f 	dsb	sy
 8008498:	61bb      	str	r3, [r7, #24]
 800849a:	e7fe      	b.n	800849a <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800849c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d01e      	beq.n	80084e0 <xTaskCreateStatic+0xa4>
 80084a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d01b      	beq.n	80084e0 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80084a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084aa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80084ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80084b0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80084b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b4:	2202      	movs	r2, #2
 80084b6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80084ba:	2300      	movs	r3, #0
 80084bc:	9303      	str	r3, [sp, #12]
 80084be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c0:	9302      	str	r3, [sp, #8]
 80084c2:	f107 0314 	add.w	r3, r7, #20
 80084c6:	9301      	str	r3, [sp, #4]
 80084c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ca:	9300      	str	r3, [sp, #0]
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	687a      	ldr	r2, [r7, #4]
 80084d0:	68b9      	ldr	r1, [r7, #8]
 80084d2:	68f8      	ldr	r0, [r7, #12]
 80084d4:	f000 f850 	bl	8008578 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80084d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80084da:	f000 f8d3 	bl	8008684 <prvAddNewTaskToReadyList>
 80084de:	e001      	b.n	80084e4 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80084e0:	2300      	movs	r3, #0
 80084e2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80084e4:	697b      	ldr	r3, [r7, #20]
	}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3728      	adds	r7, #40	; 0x28
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}

080084ee <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80084ee:	b580      	push	{r7, lr}
 80084f0:	b08c      	sub	sp, #48	; 0x30
 80084f2:	af04      	add	r7, sp, #16
 80084f4:	60f8      	str	r0, [r7, #12]
 80084f6:	60b9      	str	r1, [r7, #8]
 80084f8:	603b      	str	r3, [r7, #0]
 80084fa:	4613      	mov	r3, r2
 80084fc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084fe:	88fb      	ldrh	r3, [r7, #6]
 8008500:	009b      	lsls	r3, r3, #2
 8008502:	4618      	mov	r0, r3
 8008504:	f001 fb66 	bl	8009bd4 <pvPortMalloc>
 8008508:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d00e      	beq.n	800852e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8008510:	205c      	movs	r0, #92	; 0x5c
 8008512:	f001 fb5f 	bl	8009bd4 <pvPortMalloc>
 8008516:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008518:	69fb      	ldr	r3, [r7, #28]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d003      	beq.n	8008526 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800851e:	69fb      	ldr	r3, [r7, #28]
 8008520:	697a      	ldr	r2, [r7, #20]
 8008522:	631a      	str	r2, [r3, #48]	; 0x30
 8008524:	e005      	b.n	8008532 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008526:	6978      	ldr	r0, [r7, #20]
 8008528:	f001 fc16 	bl	8009d58 <vPortFree>
 800852c:	e001      	b.n	8008532 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800852e:	2300      	movs	r3, #0
 8008530:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008532:	69fb      	ldr	r3, [r7, #28]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d017      	beq.n	8008568 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008538:	69fb      	ldr	r3, [r7, #28]
 800853a:	2200      	movs	r2, #0
 800853c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008540:	88fa      	ldrh	r2, [r7, #6]
 8008542:	2300      	movs	r3, #0
 8008544:	9303      	str	r3, [sp, #12]
 8008546:	69fb      	ldr	r3, [r7, #28]
 8008548:	9302      	str	r3, [sp, #8]
 800854a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800854c:	9301      	str	r3, [sp, #4]
 800854e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008550:	9300      	str	r3, [sp, #0]
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	68b9      	ldr	r1, [r7, #8]
 8008556:	68f8      	ldr	r0, [r7, #12]
 8008558:	f000 f80e 	bl	8008578 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800855c:	69f8      	ldr	r0, [r7, #28]
 800855e:	f000 f891 	bl	8008684 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008562:	2301      	movs	r3, #1
 8008564:	61bb      	str	r3, [r7, #24]
 8008566:	e002      	b.n	800856e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008568:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800856c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800856e:	69bb      	ldr	r3, [r7, #24]
	}
 8008570:	4618      	mov	r0, r3
 8008572:	3720      	adds	r7, #32
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b088      	sub	sp, #32
 800857c:	af00      	add	r7, sp, #0
 800857e:	60f8      	str	r0, [r7, #12]
 8008580:	60b9      	str	r1, [r7, #8]
 8008582:	607a      	str	r2, [r7, #4]
 8008584:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008588:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	009b      	lsls	r3, r3, #2
 800858e:	461a      	mov	r2, r3
 8008590:	21a5      	movs	r1, #165	; 0xa5
 8008592:	f001 fd38 	bl	800a006 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008598:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80085a0:	3b01      	subs	r3, #1
 80085a2:	009b      	lsls	r3, r3, #2
 80085a4:	4413      	add	r3, r2
 80085a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80085a8:	69bb      	ldr	r3, [r7, #24]
 80085aa:	f023 0307 	bic.w	r3, r3, #7
 80085ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80085b0:	69bb      	ldr	r3, [r7, #24]
 80085b2:	f003 0307 	and.w	r3, r3, #7
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d009      	beq.n	80085ce <prvInitialiseNewTask+0x56>
 80085ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085be:	f383 8811 	msr	BASEPRI, r3
 80085c2:	f3bf 8f6f 	isb	sy
 80085c6:	f3bf 8f4f 	dsb	sy
 80085ca:	617b      	str	r3, [r7, #20]
 80085cc:	e7fe      	b.n	80085cc <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80085ce:	2300      	movs	r3, #0
 80085d0:	61fb      	str	r3, [r7, #28]
 80085d2:	e012      	b.n	80085fa <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80085d4:	68ba      	ldr	r2, [r7, #8]
 80085d6:	69fb      	ldr	r3, [r7, #28]
 80085d8:	4413      	add	r3, r2
 80085da:	7819      	ldrb	r1, [r3, #0]
 80085dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085de:	69fb      	ldr	r3, [r7, #28]
 80085e0:	4413      	add	r3, r2
 80085e2:	3334      	adds	r3, #52	; 0x34
 80085e4:	460a      	mov	r2, r1
 80085e6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80085e8:	68ba      	ldr	r2, [r7, #8]
 80085ea:	69fb      	ldr	r3, [r7, #28]
 80085ec:	4413      	add	r3, r2
 80085ee:	781b      	ldrb	r3, [r3, #0]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d006      	beq.n	8008602 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80085f4:	69fb      	ldr	r3, [r7, #28]
 80085f6:	3301      	adds	r3, #1
 80085f8:	61fb      	str	r3, [r7, #28]
 80085fa:	69fb      	ldr	r3, [r7, #28]
 80085fc:	2b0f      	cmp	r3, #15
 80085fe:	d9e9      	bls.n	80085d4 <prvInitialiseNewTask+0x5c>
 8008600:	e000      	b.n	8008604 <prvInitialiseNewTask+0x8c>
		{
			break;
 8008602:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008606:	2200      	movs	r2, #0
 8008608:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800860c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800860e:	2b37      	cmp	r3, #55	; 0x37
 8008610:	d901      	bls.n	8008616 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008612:	2337      	movs	r3, #55	; 0x37
 8008614:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008618:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800861a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800861c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800861e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008620:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008624:	2200      	movs	r2, #0
 8008626:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800862a:	3304      	adds	r3, #4
 800862c:	4618      	mov	r0, r3
 800862e:	f7ff f964 	bl	80078fa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008634:	3318      	adds	r3, #24
 8008636:	4618      	mov	r0, r3
 8008638:	f7ff f95f 	bl	80078fa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800863c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800863e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008640:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008644:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800864a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800864c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800864e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008650:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008654:	2200      	movs	r2, #0
 8008656:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800865a:	2200      	movs	r2, #0
 800865c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008660:	683a      	ldr	r2, [r7, #0]
 8008662:	68f9      	ldr	r1, [r7, #12]
 8008664:	69b8      	ldr	r0, [r7, #24]
 8008666:	f001 f8d7 	bl	8009818 <pxPortInitialiseStack>
 800866a:	4602      	mov	r2, r0
 800866c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800866e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8008670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008672:	2b00      	cmp	r3, #0
 8008674:	d002      	beq.n	800867c <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008678:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800867a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800867c:	bf00      	nop
 800867e:	3720      	adds	r7, #32
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b082      	sub	sp, #8
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800868c:	f001 f9ac 	bl	80099e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008690:	4b2d      	ldr	r3, [pc, #180]	; (8008748 <prvAddNewTaskToReadyList+0xc4>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	3301      	adds	r3, #1
 8008696:	4a2c      	ldr	r2, [pc, #176]	; (8008748 <prvAddNewTaskToReadyList+0xc4>)
 8008698:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800869a:	4b2c      	ldr	r3, [pc, #176]	; (800874c <prvAddNewTaskToReadyList+0xc8>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d109      	bne.n	80086b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80086a2:	4a2a      	ldr	r2, [pc, #168]	; (800874c <prvAddNewTaskToReadyList+0xc8>)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80086a8:	4b27      	ldr	r3, [pc, #156]	; (8008748 <prvAddNewTaskToReadyList+0xc4>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d110      	bne.n	80086d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80086b0:	f000 fc0c 	bl	8008ecc <prvInitialiseTaskLists>
 80086b4:	e00d      	b.n	80086d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80086b6:	4b26      	ldr	r3, [pc, #152]	; (8008750 <prvAddNewTaskToReadyList+0xcc>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d109      	bne.n	80086d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80086be:	4b23      	ldr	r3, [pc, #140]	; (800874c <prvAddNewTaskToReadyList+0xc8>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d802      	bhi.n	80086d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80086cc:	4a1f      	ldr	r2, [pc, #124]	; (800874c <prvAddNewTaskToReadyList+0xc8>)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80086d2:	4b20      	ldr	r3, [pc, #128]	; (8008754 <prvAddNewTaskToReadyList+0xd0>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	3301      	adds	r3, #1
 80086d8:	4a1e      	ldr	r2, [pc, #120]	; (8008754 <prvAddNewTaskToReadyList+0xd0>)
 80086da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80086dc:	4b1d      	ldr	r3, [pc, #116]	; (8008754 <prvAddNewTaskToReadyList+0xd0>)
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086e8:	4b1b      	ldr	r3, [pc, #108]	; (8008758 <prvAddNewTaskToReadyList+0xd4>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	429a      	cmp	r2, r3
 80086ee:	d903      	bls.n	80086f8 <prvAddNewTaskToReadyList+0x74>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086f4:	4a18      	ldr	r2, [pc, #96]	; (8008758 <prvAddNewTaskToReadyList+0xd4>)
 80086f6:	6013      	str	r3, [r2, #0]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086fc:	4613      	mov	r3, r2
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	4413      	add	r3, r2
 8008702:	009b      	lsls	r3, r3, #2
 8008704:	4a15      	ldr	r2, [pc, #84]	; (800875c <prvAddNewTaskToReadyList+0xd8>)
 8008706:	441a      	add	r2, r3
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	3304      	adds	r3, #4
 800870c:	4619      	mov	r1, r3
 800870e:	4610      	mov	r0, r2
 8008710:	f7ff f8ff 	bl	8007912 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008714:	f001 f996 	bl	8009a44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008718:	4b0d      	ldr	r3, [pc, #52]	; (8008750 <prvAddNewTaskToReadyList+0xcc>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00e      	beq.n	800873e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008720:	4b0a      	ldr	r3, [pc, #40]	; (800874c <prvAddNewTaskToReadyList+0xc8>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800872a:	429a      	cmp	r2, r3
 800872c:	d207      	bcs.n	800873e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800872e:	4b0c      	ldr	r3, [pc, #48]	; (8008760 <prvAddNewTaskToReadyList+0xdc>)
 8008730:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008734:	601a      	str	r2, [r3, #0]
 8008736:	f3bf 8f4f 	dsb	sy
 800873a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800873e:	bf00      	nop
 8008740:	3708      	adds	r7, #8
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	20000ddc 	.word	0x20000ddc
 800874c:	20000908 	.word	0x20000908
 8008750:	20000de8 	.word	0x20000de8
 8008754:	20000df8 	.word	0x20000df8
 8008758:	20000de4 	.word	0x20000de4
 800875c:	2000090c 	.word	0x2000090c
 8008760:	e000ed04 	.word	0xe000ed04

08008764 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008764:	b580      	push	{r7, lr}
 8008766:	b084      	sub	sp, #16
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800876c:	2300      	movs	r3, #0
 800876e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d016      	beq.n	80087a4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008776:	4b13      	ldr	r3, [pc, #76]	; (80087c4 <vTaskDelay+0x60>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d009      	beq.n	8008792 <vTaskDelay+0x2e>
 800877e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008782:	f383 8811 	msr	BASEPRI, r3
 8008786:	f3bf 8f6f 	isb	sy
 800878a:	f3bf 8f4f 	dsb	sy
 800878e:	60bb      	str	r3, [r7, #8]
 8008790:	e7fe      	b.n	8008790 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8008792:	f000 f87f 	bl	8008894 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008796:	2100      	movs	r1, #0
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	f000 fcdf 	bl	800915c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800879e:	f000 f887 	bl	80088b0 <xTaskResumeAll>
 80087a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d107      	bne.n	80087ba <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80087aa:	4b07      	ldr	r3, [pc, #28]	; (80087c8 <vTaskDelay+0x64>)
 80087ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087b0:	601a      	str	r2, [r3, #0]
 80087b2:	f3bf 8f4f 	dsb	sy
 80087b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80087ba:	bf00      	nop
 80087bc:	3710      	adds	r7, #16
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}
 80087c2:	bf00      	nop
 80087c4:	20000e04 	.word	0x20000e04
 80087c8:	e000ed04 	.word	0xe000ed04

080087cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b08a      	sub	sp, #40	; 0x28
 80087d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80087d2:	2300      	movs	r3, #0
 80087d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80087d6:	2300      	movs	r3, #0
 80087d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80087da:	463a      	mov	r2, r7
 80087dc:	1d39      	adds	r1, r7, #4
 80087de:	f107 0308 	add.w	r3, r7, #8
 80087e2:	4618      	mov	r0, r3
 80087e4:	f7ff f838 	bl	8007858 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80087e8:	6839      	ldr	r1, [r7, #0]
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	68ba      	ldr	r2, [r7, #8]
 80087ee:	9202      	str	r2, [sp, #8]
 80087f0:	9301      	str	r3, [sp, #4]
 80087f2:	2300      	movs	r3, #0
 80087f4:	9300      	str	r3, [sp, #0]
 80087f6:	2300      	movs	r3, #0
 80087f8:	460a      	mov	r2, r1
 80087fa:	4920      	ldr	r1, [pc, #128]	; (800887c <vTaskStartScheduler+0xb0>)
 80087fc:	4820      	ldr	r0, [pc, #128]	; (8008880 <vTaskStartScheduler+0xb4>)
 80087fe:	f7ff fe1d 	bl	800843c <xTaskCreateStatic>
 8008802:	4602      	mov	r2, r0
 8008804:	4b1f      	ldr	r3, [pc, #124]	; (8008884 <vTaskStartScheduler+0xb8>)
 8008806:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008808:	4b1e      	ldr	r3, [pc, #120]	; (8008884 <vTaskStartScheduler+0xb8>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d002      	beq.n	8008816 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008810:	2301      	movs	r3, #1
 8008812:	617b      	str	r3, [r7, #20]
 8008814:	e001      	b.n	800881a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008816:	2300      	movs	r3, #0
 8008818:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800881a:	697b      	ldr	r3, [r7, #20]
 800881c:	2b01      	cmp	r3, #1
 800881e:	d102      	bne.n	8008826 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008820:	f000 fcf0 	bl	8009204 <xTimerCreateTimerTask>
 8008824:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	2b01      	cmp	r3, #1
 800882a:	d115      	bne.n	8008858 <vTaskStartScheduler+0x8c>
 800882c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008830:	f383 8811 	msr	BASEPRI, r3
 8008834:	f3bf 8f6f 	isb	sy
 8008838:	f3bf 8f4f 	dsb	sy
 800883c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800883e:	4b12      	ldr	r3, [pc, #72]	; (8008888 <vTaskStartScheduler+0xbc>)
 8008840:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008844:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008846:	4b11      	ldr	r3, [pc, #68]	; (800888c <vTaskStartScheduler+0xc0>)
 8008848:	2201      	movs	r2, #1
 800884a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800884c:	4b10      	ldr	r3, [pc, #64]	; (8008890 <vTaskStartScheduler+0xc4>)
 800884e:	2200      	movs	r2, #0
 8008850:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008852:	f001 f859 	bl	8009908 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008856:	e00d      	b.n	8008874 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800885e:	d109      	bne.n	8008874 <vTaskStartScheduler+0xa8>
 8008860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008864:	f383 8811 	msr	BASEPRI, r3
 8008868:	f3bf 8f6f 	isb	sy
 800886c:	f3bf 8f4f 	dsb	sy
 8008870:	60fb      	str	r3, [r7, #12]
 8008872:	e7fe      	b.n	8008872 <vTaskStartScheduler+0xa6>
}
 8008874:	bf00      	nop
 8008876:	3718      	adds	r7, #24
 8008878:	46bd      	mov	sp, r7
 800887a:	bd80      	pop	{r7, pc}
 800887c:	0800c844 	.word	0x0800c844
 8008880:	08008e9d 	.word	0x08008e9d
 8008884:	20000e00 	.word	0x20000e00
 8008888:	20000dfc 	.word	0x20000dfc
 800888c:	20000de8 	.word	0x20000de8
 8008890:	20000de0 	.word	0x20000de0

08008894 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008894:	b480      	push	{r7}
 8008896:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008898:	4b04      	ldr	r3, [pc, #16]	; (80088ac <vTaskSuspendAll+0x18>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	3301      	adds	r3, #1
 800889e:	4a03      	ldr	r2, [pc, #12]	; (80088ac <vTaskSuspendAll+0x18>)
 80088a0:	6013      	str	r3, [r2, #0]
}
 80088a2:	bf00      	nop
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bc80      	pop	{r7}
 80088a8:	4770      	bx	lr
 80088aa:	bf00      	nop
 80088ac:	20000e04 	.word	0x20000e04

080088b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b084      	sub	sp, #16
 80088b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80088b6:	2300      	movs	r3, #0
 80088b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80088ba:	2300      	movs	r3, #0
 80088bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80088be:	4b41      	ldr	r3, [pc, #260]	; (80089c4 <xTaskResumeAll+0x114>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d109      	bne.n	80088da <xTaskResumeAll+0x2a>
 80088c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ca:	f383 8811 	msr	BASEPRI, r3
 80088ce:	f3bf 8f6f 	isb	sy
 80088d2:	f3bf 8f4f 	dsb	sy
 80088d6:	603b      	str	r3, [r7, #0]
 80088d8:	e7fe      	b.n	80088d8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80088da:	f001 f885 	bl	80099e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80088de:	4b39      	ldr	r3, [pc, #228]	; (80089c4 <xTaskResumeAll+0x114>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	3b01      	subs	r3, #1
 80088e4:	4a37      	ldr	r2, [pc, #220]	; (80089c4 <xTaskResumeAll+0x114>)
 80088e6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088e8:	4b36      	ldr	r3, [pc, #216]	; (80089c4 <xTaskResumeAll+0x114>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d162      	bne.n	80089b6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80088f0:	4b35      	ldr	r3, [pc, #212]	; (80089c8 <xTaskResumeAll+0x118>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d05e      	beq.n	80089b6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80088f8:	e02f      	b.n	800895a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80088fa:	4b34      	ldr	r3, [pc, #208]	; (80089cc <xTaskResumeAll+0x11c>)
 80088fc:	68db      	ldr	r3, [r3, #12]
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	3318      	adds	r3, #24
 8008906:	4618      	mov	r0, r3
 8008908:	f7ff f85e 	bl	80079c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	3304      	adds	r3, #4
 8008910:	4618      	mov	r0, r3
 8008912:	f7ff f859 	bl	80079c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800891a:	4b2d      	ldr	r3, [pc, #180]	; (80089d0 <xTaskResumeAll+0x120>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	429a      	cmp	r2, r3
 8008920:	d903      	bls.n	800892a <xTaskResumeAll+0x7a>
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008926:	4a2a      	ldr	r2, [pc, #168]	; (80089d0 <xTaskResumeAll+0x120>)
 8008928:	6013      	str	r3, [r2, #0]
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800892e:	4613      	mov	r3, r2
 8008930:	009b      	lsls	r3, r3, #2
 8008932:	4413      	add	r3, r2
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	4a27      	ldr	r2, [pc, #156]	; (80089d4 <xTaskResumeAll+0x124>)
 8008938:	441a      	add	r2, r3
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	3304      	adds	r3, #4
 800893e:	4619      	mov	r1, r3
 8008940:	4610      	mov	r0, r2
 8008942:	f7fe ffe6 	bl	8007912 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800894a:	4b23      	ldr	r3, [pc, #140]	; (80089d8 <xTaskResumeAll+0x128>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008950:	429a      	cmp	r2, r3
 8008952:	d302      	bcc.n	800895a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8008954:	4b21      	ldr	r3, [pc, #132]	; (80089dc <xTaskResumeAll+0x12c>)
 8008956:	2201      	movs	r2, #1
 8008958:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800895a:	4b1c      	ldr	r3, [pc, #112]	; (80089cc <xTaskResumeAll+0x11c>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1cb      	bne.n	80088fa <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d001      	beq.n	800896c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008968:	f000 fb4a 	bl	8009000 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800896c:	4b1c      	ldr	r3, [pc, #112]	; (80089e0 <xTaskResumeAll+0x130>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d010      	beq.n	800899a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008978:	f000 f844 	bl	8008a04 <xTaskIncrementTick>
 800897c:	4603      	mov	r3, r0
 800897e:	2b00      	cmp	r3, #0
 8008980:	d002      	beq.n	8008988 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8008982:	4b16      	ldr	r3, [pc, #88]	; (80089dc <xTaskResumeAll+0x12c>)
 8008984:	2201      	movs	r2, #1
 8008986:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	3b01      	subs	r3, #1
 800898c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d1f1      	bne.n	8008978 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8008994:	4b12      	ldr	r3, [pc, #72]	; (80089e0 <xTaskResumeAll+0x130>)
 8008996:	2200      	movs	r2, #0
 8008998:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800899a:	4b10      	ldr	r3, [pc, #64]	; (80089dc <xTaskResumeAll+0x12c>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d009      	beq.n	80089b6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80089a2:	2301      	movs	r3, #1
 80089a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80089a6:	4b0f      	ldr	r3, [pc, #60]	; (80089e4 <xTaskResumeAll+0x134>)
 80089a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089ac:	601a      	str	r2, [r3, #0]
 80089ae:	f3bf 8f4f 	dsb	sy
 80089b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80089b6:	f001 f845 	bl	8009a44 <vPortExitCritical>

	return xAlreadyYielded;
 80089ba:	68bb      	ldr	r3, [r7, #8]
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3710      	adds	r7, #16
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}
 80089c4:	20000e04 	.word	0x20000e04
 80089c8:	20000ddc 	.word	0x20000ddc
 80089cc:	20000d9c 	.word	0x20000d9c
 80089d0:	20000de4 	.word	0x20000de4
 80089d4:	2000090c 	.word	0x2000090c
 80089d8:	20000908 	.word	0x20000908
 80089dc:	20000df0 	.word	0x20000df0
 80089e0:	20000dec 	.word	0x20000dec
 80089e4:	e000ed04 	.word	0xe000ed04

080089e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80089e8:	b480      	push	{r7}
 80089ea:	b083      	sub	sp, #12
 80089ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80089ee:	4b04      	ldr	r3, [pc, #16]	; (8008a00 <xTaskGetTickCount+0x18>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80089f4:	687b      	ldr	r3, [r7, #4]
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	370c      	adds	r7, #12
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bc80      	pop	{r7}
 80089fe:	4770      	bx	lr
 8008a00:	20000de0 	.word	0x20000de0

08008a04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b086      	sub	sp, #24
 8008a08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a0e:	4b51      	ldr	r3, [pc, #324]	; (8008b54 <xTaskIncrementTick+0x150>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	f040 808d 	bne.w	8008b32 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008a18:	4b4f      	ldr	r3, [pc, #316]	; (8008b58 <xTaskIncrementTick+0x154>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	3301      	adds	r3, #1
 8008a1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008a20:	4a4d      	ldr	r2, [pc, #308]	; (8008b58 <xTaskIncrementTick+0x154>)
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d11f      	bne.n	8008a6c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008a2c:	4b4b      	ldr	r3, [pc, #300]	; (8008b5c <xTaskIncrementTick+0x158>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d009      	beq.n	8008a4a <xTaskIncrementTick+0x46>
 8008a36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a3a:	f383 8811 	msr	BASEPRI, r3
 8008a3e:	f3bf 8f6f 	isb	sy
 8008a42:	f3bf 8f4f 	dsb	sy
 8008a46:	603b      	str	r3, [r7, #0]
 8008a48:	e7fe      	b.n	8008a48 <xTaskIncrementTick+0x44>
 8008a4a:	4b44      	ldr	r3, [pc, #272]	; (8008b5c <xTaskIncrementTick+0x158>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	60fb      	str	r3, [r7, #12]
 8008a50:	4b43      	ldr	r3, [pc, #268]	; (8008b60 <xTaskIncrementTick+0x15c>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a41      	ldr	r2, [pc, #260]	; (8008b5c <xTaskIncrementTick+0x158>)
 8008a56:	6013      	str	r3, [r2, #0]
 8008a58:	4a41      	ldr	r2, [pc, #260]	; (8008b60 <xTaskIncrementTick+0x15c>)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	6013      	str	r3, [r2, #0]
 8008a5e:	4b41      	ldr	r3, [pc, #260]	; (8008b64 <xTaskIncrementTick+0x160>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	3301      	adds	r3, #1
 8008a64:	4a3f      	ldr	r2, [pc, #252]	; (8008b64 <xTaskIncrementTick+0x160>)
 8008a66:	6013      	str	r3, [r2, #0]
 8008a68:	f000 faca 	bl	8009000 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008a6c:	4b3e      	ldr	r3, [pc, #248]	; (8008b68 <xTaskIncrementTick+0x164>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	693a      	ldr	r2, [r7, #16]
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d34e      	bcc.n	8008b14 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a76:	4b39      	ldr	r3, [pc, #228]	; (8008b5c <xTaskIncrementTick+0x158>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d101      	bne.n	8008a84 <xTaskIncrementTick+0x80>
 8008a80:	2301      	movs	r3, #1
 8008a82:	e000      	b.n	8008a86 <xTaskIncrementTick+0x82>
 8008a84:	2300      	movs	r3, #0
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d004      	beq.n	8008a94 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a8a:	4b37      	ldr	r3, [pc, #220]	; (8008b68 <xTaskIncrementTick+0x164>)
 8008a8c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008a90:	601a      	str	r2, [r3, #0]
					break;
 8008a92:	e03f      	b.n	8008b14 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008a94:	4b31      	ldr	r3, [pc, #196]	; (8008b5c <xTaskIncrementTick+0x158>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	68db      	ldr	r3, [r3, #12]
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	685b      	ldr	r3, [r3, #4]
 8008aa2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008aa4:	693a      	ldr	r2, [r7, #16]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	429a      	cmp	r2, r3
 8008aaa:	d203      	bcs.n	8008ab4 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008aac:	4a2e      	ldr	r2, [pc, #184]	; (8008b68 <xTaskIncrementTick+0x164>)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6013      	str	r3, [r2, #0]
						break;
 8008ab2:	e02f      	b.n	8008b14 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	3304      	adds	r3, #4
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f7fe ff85 	bl	80079c8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d004      	beq.n	8008ad0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	3318      	adds	r3, #24
 8008aca:	4618      	mov	r0, r3
 8008acc:	f7fe ff7c 	bl	80079c8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ad4:	4b25      	ldr	r3, [pc, #148]	; (8008b6c <xTaskIncrementTick+0x168>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	429a      	cmp	r2, r3
 8008ada:	d903      	bls.n	8008ae4 <xTaskIncrementTick+0xe0>
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae0:	4a22      	ldr	r2, [pc, #136]	; (8008b6c <xTaskIncrementTick+0x168>)
 8008ae2:	6013      	str	r3, [r2, #0]
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ae8:	4613      	mov	r3, r2
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	4413      	add	r3, r2
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	4a1f      	ldr	r2, [pc, #124]	; (8008b70 <xTaskIncrementTick+0x16c>)
 8008af2:	441a      	add	r2, r3
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	3304      	adds	r3, #4
 8008af8:	4619      	mov	r1, r3
 8008afa:	4610      	mov	r0, r2
 8008afc:	f7fe ff09 	bl	8007912 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b04:	4b1b      	ldr	r3, [pc, #108]	; (8008b74 <xTaskIncrementTick+0x170>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	d3b3      	bcc.n	8008a76 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8008b0e:	2301      	movs	r3, #1
 8008b10:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b12:	e7b0      	b.n	8008a76 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008b14:	4b17      	ldr	r3, [pc, #92]	; (8008b74 <xTaskIncrementTick+0x170>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b1a:	4915      	ldr	r1, [pc, #84]	; (8008b70 <xTaskIncrementTick+0x16c>)
 8008b1c:	4613      	mov	r3, r2
 8008b1e:	009b      	lsls	r3, r3, #2
 8008b20:	4413      	add	r3, r2
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	440b      	add	r3, r1
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	d907      	bls.n	8008b3c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	617b      	str	r3, [r7, #20]
 8008b30:	e004      	b.n	8008b3c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008b32:	4b11      	ldr	r3, [pc, #68]	; (8008b78 <xTaskIncrementTick+0x174>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	3301      	adds	r3, #1
 8008b38:	4a0f      	ldr	r2, [pc, #60]	; (8008b78 <xTaskIncrementTick+0x174>)
 8008b3a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008b3c:	4b0f      	ldr	r3, [pc, #60]	; (8008b7c <xTaskIncrementTick+0x178>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d001      	beq.n	8008b48 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8008b44:	2301      	movs	r3, #1
 8008b46:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008b48:	697b      	ldr	r3, [r7, #20]
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3718      	adds	r7, #24
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}
 8008b52:	bf00      	nop
 8008b54:	20000e04 	.word	0x20000e04
 8008b58:	20000de0 	.word	0x20000de0
 8008b5c:	20000d94 	.word	0x20000d94
 8008b60:	20000d98 	.word	0x20000d98
 8008b64:	20000df4 	.word	0x20000df4
 8008b68:	20000dfc 	.word	0x20000dfc
 8008b6c:	20000de4 	.word	0x20000de4
 8008b70:	2000090c 	.word	0x2000090c
 8008b74:	20000908 	.word	0x20000908
 8008b78:	20000dec 	.word	0x20000dec
 8008b7c:	20000df0 	.word	0x20000df0

08008b80 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008b80:	b480      	push	{r7}
 8008b82:	b085      	sub	sp, #20
 8008b84:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008b86:	4b27      	ldr	r3, [pc, #156]	; (8008c24 <vTaskSwitchContext+0xa4>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d003      	beq.n	8008b96 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008b8e:	4b26      	ldr	r3, [pc, #152]	; (8008c28 <vTaskSwitchContext+0xa8>)
 8008b90:	2201      	movs	r2, #1
 8008b92:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008b94:	e040      	b.n	8008c18 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8008b96:	4b24      	ldr	r3, [pc, #144]	; (8008c28 <vTaskSwitchContext+0xa8>)
 8008b98:	2200      	movs	r2, #0
 8008b9a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008b9c:	4b23      	ldr	r3, [pc, #140]	; (8008c2c <vTaskSwitchContext+0xac>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	60fb      	str	r3, [r7, #12]
 8008ba2:	e00f      	b.n	8008bc4 <vTaskSwitchContext+0x44>
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d109      	bne.n	8008bbe <vTaskSwitchContext+0x3e>
 8008baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bae:	f383 8811 	msr	BASEPRI, r3
 8008bb2:	f3bf 8f6f 	isb	sy
 8008bb6:	f3bf 8f4f 	dsb	sy
 8008bba:	607b      	str	r3, [r7, #4]
 8008bbc:	e7fe      	b.n	8008bbc <vTaskSwitchContext+0x3c>
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	3b01      	subs	r3, #1
 8008bc2:	60fb      	str	r3, [r7, #12]
 8008bc4:	491a      	ldr	r1, [pc, #104]	; (8008c30 <vTaskSwitchContext+0xb0>)
 8008bc6:	68fa      	ldr	r2, [r7, #12]
 8008bc8:	4613      	mov	r3, r2
 8008bca:	009b      	lsls	r3, r3, #2
 8008bcc:	4413      	add	r3, r2
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	440b      	add	r3, r1
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d0e5      	beq.n	8008ba4 <vTaskSwitchContext+0x24>
 8008bd8:	68fa      	ldr	r2, [r7, #12]
 8008bda:	4613      	mov	r3, r2
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	4413      	add	r3, r2
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	4a13      	ldr	r2, [pc, #76]	; (8008c30 <vTaskSwitchContext+0xb0>)
 8008be4:	4413      	add	r3, r2
 8008be6:	60bb      	str	r3, [r7, #8]
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	685b      	ldr	r3, [r3, #4]
 8008bec:	685a      	ldr	r2, [r3, #4]
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	605a      	str	r2, [r3, #4]
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	685a      	ldr	r2, [r3, #4]
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	3308      	adds	r3, #8
 8008bfa:	429a      	cmp	r2, r3
 8008bfc:	d104      	bne.n	8008c08 <vTaskSwitchContext+0x88>
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	685a      	ldr	r2, [r3, #4]
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	605a      	str	r2, [r3, #4]
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	68db      	ldr	r3, [r3, #12]
 8008c0e:	4a09      	ldr	r2, [pc, #36]	; (8008c34 <vTaskSwitchContext+0xb4>)
 8008c10:	6013      	str	r3, [r2, #0]
 8008c12:	4a06      	ldr	r2, [pc, #24]	; (8008c2c <vTaskSwitchContext+0xac>)
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	6013      	str	r3, [r2, #0]
}
 8008c18:	bf00      	nop
 8008c1a:	3714      	adds	r7, #20
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bc80      	pop	{r7}
 8008c20:	4770      	bx	lr
 8008c22:	bf00      	nop
 8008c24:	20000e04 	.word	0x20000e04
 8008c28:	20000df0 	.word	0x20000df0
 8008c2c:	20000de4 	.word	0x20000de4
 8008c30:	2000090c 	.word	0x2000090c
 8008c34:	20000908 	.word	0x20000908

08008c38 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b084      	sub	sp, #16
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
 8008c40:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d109      	bne.n	8008c5c <vTaskPlaceOnEventList+0x24>
 8008c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c4c:	f383 8811 	msr	BASEPRI, r3
 8008c50:	f3bf 8f6f 	isb	sy
 8008c54:	f3bf 8f4f 	dsb	sy
 8008c58:	60fb      	str	r3, [r7, #12]
 8008c5a:	e7fe      	b.n	8008c5a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c5c:	4b07      	ldr	r3, [pc, #28]	; (8008c7c <vTaskPlaceOnEventList+0x44>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	3318      	adds	r3, #24
 8008c62:	4619      	mov	r1, r3
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f7fe fe77 	bl	8007958 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008c6a:	2101      	movs	r1, #1
 8008c6c:	6838      	ldr	r0, [r7, #0]
 8008c6e:	f000 fa75 	bl	800915c <prvAddCurrentTaskToDelayedList>
}
 8008c72:	bf00      	nop
 8008c74:	3710      	adds	r7, #16
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop
 8008c7c:	20000908 	.word	0x20000908

08008c80 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b086      	sub	sp, #24
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d109      	bne.n	8008ca6 <vTaskPlaceOnEventListRestricted+0x26>
 8008c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c96:	f383 8811 	msr	BASEPRI, r3
 8008c9a:	f3bf 8f6f 	isb	sy
 8008c9e:	f3bf 8f4f 	dsb	sy
 8008ca2:	617b      	str	r3, [r7, #20]
 8008ca4:	e7fe      	b.n	8008ca4 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008ca6:	4b0a      	ldr	r3, [pc, #40]	; (8008cd0 <vTaskPlaceOnEventListRestricted+0x50>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	3318      	adds	r3, #24
 8008cac:	4619      	mov	r1, r3
 8008cae:	68f8      	ldr	r0, [r7, #12]
 8008cb0:	f7fe fe2f 	bl	8007912 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d002      	beq.n	8008cc0 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8008cba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008cbe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008cc0:	6879      	ldr	r1, [r7, #4]
 8008cc2:	68b8      	ldr	r0, [r7, #8]
 8008cc4:	f000 fa4a 	bl	800915c <prvAddCurrentTaskToDelayedList>
	}
 8008cc8:	bf00      	nop
 8008cca:	3718      	adds	r7, #24
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}
 8008cd0:	20000908 	.word	0x20000908

08008cd4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b086      	sub	sp, #24
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	68db      	ldr	r3, [r3, #12]
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d109      	bne.n	8008cfe <xTaskRemoveFromEventList+0x2a>
 8008cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cee:	f383 8811 	msr	BASEPRI, r3
 8008cf2:	f3bf 8f6f 	isb	sy
 8008cf6:	f3bf 8f4f 	dsb	sy
 8008cfa:	60fb      	str	r3, [r7, #12]
 8008cfc:	e7fe      	b.n	8008cfc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	3318      	adds	r3, #24
 8008d02:	4618      	mov	r0, r3
 8008d04:	f7fe fe60 	bl	80079c8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d08:	4b1d      	ldr	r3, [pc, #116]	; (8008d80 <xTaskRemoveFromEventList+0xac>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d11d      	bne.n	8008d4c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	3304      	adds	r3, #4
 8008d14:	4618      	mov	r0, r3
 8008d16:	f7fe fe57 	bl	80079c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d1e:	4b19      	ldr	r3, [pc, #100]	; (8008d84 <xTaskRemoveFromEventList+0xb0>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	429a      	cmp	r2, r3
 8008d24:	d903      	bls.n	8008d2e <xTaskRemoveFromEventList+0x5a>
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d2a:	4a16      	ldr	r2, [pc, #88]	; (8008d84 <xTaskRemoveFromEventList+0xb0>)
 8008d2c:	6013      	str	r3, [r2, #0]
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d32:	4613      	mov	r3, r2
 8008d34:	009b      	lsls	r3, r3, #2
 8008d36:	4413      	add	r3, r2
 8008d38:	009b      	lsls	r3, r3, #2
 8008d3a:	4a13      	ldr	r2, [pc, #76]	; (8008d88 <xTaskRemoveFromEventList+0xb4>)
 8008d3c:	441a      	add	r2, r3
 8008d3e:	693b      	ldr	r3, [r7, #16]
 8008d40:	3304      	adds	r3, #4
 8008d42:	4619      	mov	r1, r3
 8008d44:	4610      	mov	r0, r2
 8008d46:	f7fe fde4 	bl	8007912 <vListInsertEnd>
 8008d4a:	e005      	b.n	8008d58 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	3318      	adds	r3, #24
 8008d50:	4619      	mov	r1, r3
 8008d52:	480e      	ldr	r0, [pc, #56]	; (8008d8c <xTaskRemoveFromEventList+0xb8>)
 8008d54:	f7fe fddd 	bl	8007912 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d5c:	4b0c      	ldr	r3, [pc, #48]	; (8008d90 <xTaskRemoveFromEventList+0xbc>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d905      	bls.n	8008d72 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008d66:	2301      	movs	r3, #1
 8008d68:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008d6a:	4b0a      	ldr	r3, [pc, #40]	; (8008d94 <xTaskRemoveFromEventList+0xc0>)
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	601a      	str	r2, [r3, #0]
 8008d70:	e001      	b.n	8008d76 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8008d72:	2300      	movs	r3, #0
 8008d74:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8008d76:	697b      	ldr	r3, [r7, #20]
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	3718      	adds	r7, #24
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}
 8008d80:	20000e04 	.word	0x20000e04
 8008d84:	20000de4 	.word	0x20000de4
 8008d88:	2000090c 	.word	0x2000090c
 8008d8c:	20000d9c 	.word	0x20000d9c
 8008d90:	20000908 	.word	0x20000908
 8008d94:	20000df0 	.word	0x20000df0

08008d98 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b083      	sub	sp, #12
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008da0:	4b06      	ldr	r3, [pc, #24]	; (8008dbc <vTaskInternalSetTimeOutState+0x24>)
 8008da2:	681a      	ldr	r2, [r3, #0]
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008da8:	4b05      	ldr	r3, [pc, #20]	; (8008dc0 <vTaskInternalSetTimeOutState+0x28>)
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	605a      	str	r2, [r3, #4]
}
 8008db0:	bf00      	nop
 8008db2:	370c      	adds	r7, #12
 8008db4:	46bd      	mov	sp, r7
 8008db6:	bc80      	pop	{r7}
 8008db8:	4770      	bx	lr
 8008dba:	bf00      	nop
 8008dbc:	20000df4 	.word	0x20000df4
 8008dc0:	20000de0 	.word	0x20000de0

08008dc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b088      	sub	sp, #32
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d109      	bne.n	8008de8 <xTaskCheckForTimeOut+0x24>
 8008dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd8:	f383 8811 	msr	BASEPRI, r3
 8008ddc:	f3bf 8f6f 	isb	sy
 8008de0:	f3bf 8f4f 	dsb	sy
 8008de4:	613b      	str	r3, [r7, #16]
 8008de6:	e7fe      	b.n	8008de6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d109      	bne.n	8008e02 <xTaskCheckForTimeOut+0x3e>
 8008dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008df2:	f383 8811 	msr	BASEPRI, r3
 8008df6:	f3bf 8f6f 	isb	sy
 8008dfa:	f3bf 8f4f 	dsb	sy
 8008dfe:	60fb      	str	r3, [r7, #12]
 8008e00:	e7fe      	b.n	8008e00 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8008e02:	f000 fdf1 	bl	80099e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008e06:	4b1d      	ldr	r3, [pc, #116]	; (8008e7c <xTaskCheckForTimeOut+0xb8>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	69ba      	ldr	r2, [r7, #24]
 8008e12:	1ad3      	subs	r3, r2, r3
 8008e14:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008e1e:	d102      	bne.n	8008e26 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008e20:	2300      	movs	r3, #0
 8008e22:	61fb      	str	r3, [r7, #28]
 8008e24:	e023      	b.n	8008e6e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681a      	ldr	r2, [r3, #0]
 8008e2a:	4b15      	ldr	r3, [pc, #84]	; (8008e80 <xTaskCheckForTimeOut+0xbc>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d007      	beq.n	8008e42 <xTaskCheckForTimeOut+0x7e>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	685b      	ldr	r3, [r3, #4]
 8008e36:	69ba      	ldr	r2, [r7, #24]
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	d302      	bcc.n	8008e42 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	61fb      	str	r3, [r7, #28]
 8008e40:	e015      	b.n	8008e6e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	697a      	ldr	r2, [r7, #20]
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	d20b      	bcs.n	8008e64 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	1ad2      	subs	r2, r2, r3
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f7ff ff9d 	bl	8008d98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	61fb      	str	r3, [r7, #28]
 8008e62:	e004      	b.n	8008e6e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	2200      	movs	r2, #0
 8008e68:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008e6e:	f000 fde9 	bl	8009a44 <vPortExitCritical>

	return xReturn;
 8008e72:	69fb      	ldr	r3, [r7, #28]
}
 8008e74:	4618      	mov	r0, r3
 8008e76:	3720      	adds	r7, #32
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	bd80      	pop	{r7, pc}
 8008e7c:	20000de0 	.word	0x20000de0
 8008e80:	20000df4 	.word	0x20000df4

08008e84 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008e84:	b480      	push	{r7}
 8008e86:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008e88:	4b03      	ldr	r3, [pc, #12]	; (8008e98 <vTaskMissedYield+0x14>)
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	601a      	str	r2, [r3, #0]
}
 8008e8e:	bf00      	nop
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bc80      	pop	{r7}
 8008e94:	4770      	bx	lr
 8008e96:	bf00      	nop
 8008e98:	20000df0 	.word	0x20000df0

08008e9c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b082      	sub	sp, #8
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008ea4:	f000 f852 	bl	8008f4c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008ea8:	4b06      	ldr	r3, [pc, #24]	; (8008ec4 <prvIdleTask+0x28>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	d9f9      	bls.n	8008ea4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008eb0:	4b05      	ldr	r3, [pc, #20]	; (8008ec8 <prvIdleTask+0x2c>)
 8008eb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008eb6:	601a      	str	r2, [r3, #0]
 8008eb8:	f3bf 8f4f 	dsb	sy
 8008ebc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008ec0:	e7f0      	b.n	8008ea4 <prvIdleTask+0x8>
 8008ec2:	bf00      	nop
 8008ec4:	2000090c 	.word	0x2000090c
 8008ec8:	e000ed04 	.word	0xe000ed04

08008ecc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b082      	sub	sp, #8
 8008ed0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	607b      	str	r3, [r7, #4]
 8008ed6:	e00c      	b.n	8008ef2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008ed8:	687a      	ldr	r2, [r7, #4]
 8008eda:	4613      	mov	r3, r2
 8008edc:	009b      	lsls	r3, r3, #2
 8008ede:	4413      	add	r3, r2
 8008ee0:	009b      	lsls	r3, r3, #2
 8008ee2:	4a12      	ldr	r2, [pc, #72]	; (8008f2c <prvInitialiseTaskLists+0x60>)
 8008ee4:	4413      	add	r3, r2
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f7fe fce8 	bl	80078bc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	3301      	adds	r3, #1
 8008ef0:	607b      	str	r3, [r7, #4]
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2b37      	cmp	r3, #55	; 0x37
 8008ef6:	d9ef      	bls.n	8008ed8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008ef8:	480d      	ldr	r0, [pc, #52]	; (8008f30 <prvInitialiseTaskLists+0x64>)
 8008efa:	f7fe fcdf 	bl	80078bc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008efe:	480d      	ldr	r0, [pc, #52]	; (8008f34 <prvInitialiseTaskLists+0x68>)
 8008f00:	f7fe fcdc 	bl	80078bc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008f04:	480c      	ldr	r0, [pc, #48]	; (8008f38 <prvInitialiseTaskLists+0x6c>)
 8008f06:	f7fe fcd9 	bl	80078bc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008f0a:	480c      	ldr	r0, [pc, #48]	; (8008f3c <prvInitialiseTaskLists+0x70>)
 8008f0c:	f7fe fcd6 	bl	80078bc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008f10:	480b      	ldr	r0, [pc, #44]	; (8008f40 <prvInitialiseTaskLists+0x74>)
 8008f12:	f7fe fcd3 	bl	80078bc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008f16:	4b0b      	ldr	r3, [pc, #44]	; (8008f44 <prvInitialiseTaskLists+0x78>)
 8008f18:	4a05      	ldr	r2, [pc, #20]	; (8008f30 <prvInitialiseTaskLists+0x64>)
 8008f1a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008f1c:	4b0a      	ldr	r3, [pc, #40]	; (8008f48 <prvInitialiseTaskLists+0x7c>)
 8008f1e:	4a05      	ldr	r2, [pc, #20]	; (8008f34 <prvInitialiseTaskLists+0x68>)
 8008f20:	601a      	str	r2, [r3, #0]
}
 8008f22:	bf00      	nop
 8008f24:	3708      	adds	r7, #8
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
 8008f2a:	bf00      	nop
 8008f2c:	2000090c 	.word	0x2000090c
 8008f30:	20000d6c 	.word	0x20000d6c
 8008f34:	20000d80 	.word	0x20000d80
 8008f38:	20000d9c 	.word	0x20000d9c
 8008f3c:	20000db0 	.word	0x20000db0
 8008f40:	20000dc8 	.word	0x20000dc8
 8008f44:	20000d94 	.word	0x20000d94
 8008f48:	20000d98 	.word	0x20000d98

08008f4c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b082      	sub	sp, #8
 8008f50:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f52:	e019      	b.n	8008f88 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008f54:	f000 fd48 	bl	80099e8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008f58:	4b0f      	ldr	r3, [pc, #60]	; (8008f98 <prvCheckTasksWaitingTermination+0x4c>)
 8008f5a:	68db      	ldr	r3, [r3, #12]
 8008f5c:	68db      	ldr	r3, [r3, #12]
 8008f5e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	3304      	adds	r3, #4
 8008f64:	4618      	mov	r0, r3
 8008f66:	f7fe fd2f 	bl	80079c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008f6a:	4b0c      	ldr	r3, [pc, #48]	; (8008f9c <prvCheckTasksWaitingTermination+0x50>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	3b01      	subs	r3, #1
 8008f70:	4a0a      	ldr	r2, [pc, #40]	; (8008f9c <prvCheckTasksWaitingTermination+0x50>)
 8008f72:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008f74:	4b0a      	ldr	r3, [pc, #40]	; (8008fa0 <prvCheckTasksWaitingTermination+0x54>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	3b01      	subs	r3, #1
 8008f7a:	4a09      	ldr	r2, [pc, #36]	; (8008fa0 <prvCheckTasksWaitingTermination+0x54>)
 8008f7c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008f7e:	f000 fd61 	bl	8009a44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 f80e 	bl	8008fa4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f88:	4b05      	ldr	r3, [pc, #20]	; (8008fa0 <prvCheckTasksWaitingTermination+0x54>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d1e1      	bne.n	8008f54 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008f90:	bf00      	nop
 8008f92:	3708      	adds	r7, #8
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	20000db0 	.word	0x20000db0
 8008f9c:	20000ddc 	.word	0x20000ddc
 8008fa0:	20000dc4 	.word	0x20000dc4

08008fa4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b084      	sub	sp, #16
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d108      	bne.n	8008fc8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f000 fecc 	bl	8009d58 <vPortFree>
				vPortFree( pxTCB );
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 fec9 	bl	8009d58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008fc6:	e017      	b.n	8008ff8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008fce:	2b01      	cmp	r3, #1
 8008fd0:	d103      	bne.n	8008fda <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 fec0 	bl	8009d58 <vPortFree>
	}
 8008fd8:	e00e      	b.n	8008ff8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008fe0:	2b02      	cmp	r3, #2
 8008fe2:	d009      	beq.n	8008ff8 <prvDeleteTCB+0x54>
 8008fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fe8:	f383 8811 	msr	BASEPRI, r3
 8008fec:	f3bf 8f6f 	isb	sy
 8008ff0:	f3bf 8f4f 	dsb	sy
 8008ff4:	60fb      	str	r3, [r7, #12]
 8008ff6:	e7fe      	b.n	8008ff6 <prvDeleteTCB+0x52>
	}
 8008ff8:	bf00      	nop
 8008ffa:	3710      	adds	r7, #16
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009000:	b480      	push	{r7}
 8009002:	b083      	sub	sp, #12
 8009004:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009006:	4b0e      	ldr	r3, [pc, #56]	; (8009040 <prvResetNextTaskUnblockTime+0x40>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d101      	bne.n	8009014 <prvResetNextTaskUnblockTime+0x14>
 8009010:	2301      	movs	r3, #1
 8009012:	e000      	b.n	8009016 <prvResetNextTaskUnblockTime+0x16>
 8009014:	2300      	movs	r3, #0
 8009016:	2b00      	cmp	r3, #0
 8009018:	d004      	beq.n	8009024 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800901a:	4b0a      	ldr	r3, [pc, #40]	; (8009044 <prvResetNextTaskUnblockTime+0x44>)
 800901c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009020:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009022:	e008      	b.n	8009036 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009024:	4b06      	ldr	r3, [pc, #24]	; (8009040 <prvResetNextTaskUnblockTime+0x40>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	68db      	ldr	r3, [r3, #12]
 800902c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	685b      	ldr	r3, [r3, #4]
 8009032:	4a04      	ldr	r2, [pc, #16]	; (8009044 <prvResetNextTaskUnblockTime+0x44>)
 8009034:	6013      	str	r3, [r2, #0]
}
 8009036:	bf00      	nop
 8009038:	370c      	adds	r7, #12
 800903a:	46bd      	mov	sp, r7
 800903c:	bc80      	pop	{r7}
 800903e:	4770      	bx	lr
 8009040:	20000d94 	.word	0x20000d94
 8009044:	20000dfc 	.word	0x20000dfc

08009048 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009048:	b480      	push	{r7}
 800904a:	b083      	sub	sp, #12
 800904c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800904e:	4b0b      	ldr	r3, [pc, #44]	; (800907c <xTaskGetSchedulerState+0x34>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d102      	bne.n	800905c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009056:	2301      	movs	r3, #1
 8009058:	607b      	str	r3, [r7, #4]
 800905a:	e008      	b.n	800906e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800905c:	4b08      	ldr	r3, [pc, #32]	; (8009080 <xTaskGetSchedulerState+0x38>)
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d102      	bne.n	800906a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009064:	2302      	movs	r3, #2
 8009066:	607b      	str	r3, [r7, #4]
 8009068:	e001      	b.n	800906e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800906a:	2300      	movs	r3, #0
 800906c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800906e:	687b      	ldr	r3, [r7, #4]
	}
 8009070:	4618      	mov	r0, r3
 8009072:	370c      	adds	r7, #12
 8009074:	46bd      	mov	sp, r7
 8009076:	bc80      	pop	{r7}
 8009078:	4770      	bx	lr
 800907a:	bf00      	nop
 800907c:	20000de8 	.word	0x20000de8
 8009080:	20000e04 	.word	0x20000e04

08009084 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009084:	b580      	push	{r7, lr}
 8009086:	b086      	sub	sp, #24
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009090:	2300      	movs	r3, #0
 8009092:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d054      	beq.n	8009144 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800909a:	4b2d      	ldr	r3, [pc, #180]	; (8009150 <xTaskPriorityDisinherit+0xcc>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	693a      	ldr	r2, [r7, #16]
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d009      	beq.n	80090b8 <xTaskPriorityDisinherit+0x34>
 80090a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a8:	f383 8811 	msr	BASEPRI, r3
 80090ac:	f3bf 8f6f 	isb	sy
 80090b0:	f3bf 8f4f 	dsb	sy
 80090b4:	60fb      	str	r3, [r7, #12]
 80090b6:	e7fe      	b.n	80090b6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d109      	bne.n	80090d4 <xTaskPriorityDisinherit+0x50>
 80090c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090c4:	f383 8811 	msr	BASEPRI, r3
 80090c8:	f3bf 8f6f 	isb	sy
 80090cc:	f3bf 8f4f 	dsb	sy
 80090d0:	60bb      	str	r3, [r7, #8]
 80090d2:	e7fe      	b.n	80090d2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090d8:	1e5a      	subs	r2, r3, #1
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80090de:	693b      	ldr	r3, [r7, #16]
 80090e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090e6:	429a      	cmp	r2, r3
 80090e8:	d02c      	beq.n	8009144 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80090ea:	693b      	ldr	r3, [r7, #16]
 80090ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d128      	bne.n	8009144 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	3304      	adds	r3, #4
 80090f6:	4618      	mov	r0, r3
 80090f8:	f7fe fc66 	bl	80079c8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009108:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009110:	693b      	ldr	r3, [r7, #16]
 8009112:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009114:	4b0f      	ldr	r3, [pc, #60]	; (8009154 <xTaskPriorityDisinherit+0xd0>)
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	429a      	cmp	r2, r3
 800911a:	d903      	bls.n	8009124 <xTaskPriorityDisinherit+0xa0>
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009120:	4a0c      	ldr	r2, [pc, #48]	; (8009154 <xTaskPriorityDisinherit+0xd0>)
 8009122:	6013      	str	r3, [r2, #0]
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009128:	4613      	mov	r3, r2
 800912a:	009b      	lsls	r3, r3, #2
 800912c:	4413      	add	r3, r2
 800912e:	009b      	lsls	r3, r3, #2
 8009130:	4a09      	ldr	r2, [pc, #36]	; (8009158 <xTaskPriorityDisinherit+0xd4>)
 8009132:	441a      	add	r2, r3
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	3304      	adds	r3, #4
 8009138:	4619      	mov	r1, r3
 800913a:	4610      	mov	r0, r2
 800913c:	f7fe fbe9 	bl	8007912 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009140:	2301      	movs	r3, #1
 8009142:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009144:	697b      	ldr	r3, [r7, #20]
	}
 8009146:	4618      	mov	r0, r3
 8009148:	3718      	adds	r7, #24
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}
 800914e:	bf00      	nop
 8009150:	20000908 	.word	0x20000908
 8009154:	20000de4 	.word	0x20000de4
 8009158:	2000090c 	.word	0x2000090c

0800915c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b084      	sub	sp, #16
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
 8009164:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009166:	4b21      	ldr	r3, [pc, #132]	; (80091ec <prvAddCurrentTaskToDelayedList+0x90>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800916c:	4b20      	ldr	r3, [pc, #128]	; (80091f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	3304      	adds	r3, #4
 8009172:	4618      	mov	r0, r3
 8009174:	f7fe fc28 	bl	80079c8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800917e:	d10a      	bne.n	8009196 <prvAddCurrentTaskToDelayedList+0x3a>
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d007      	beq.n	8009196 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009186:	4b1a      	ldr	r3, [pc, #104]	; (80091f0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	3304      	adds	r3, #4
 800918c:	4619      	mov	r1, r3
 800918e:	4819      	ldr	r0, [pc, #100]	; (80091f4 <prvAddCurrentTaskToDelayedList+0x98>)
 8009190:	f7fe fbbf 	bl	8007912 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009194:	e026      	b.n	80091e4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009196:	68fa      	ldr	r2, [r7, #12]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	4413      	add	r3, r2
 800919c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800919e:	4b14      	ldr	r3, [pc, #80]	; (80091f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	68ba      	ldr	r2, [r7, #8]
 80091a4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80091a6:	68ba      	ldr	r2, [r7, #8]
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	429a      	cmp	r2, r3
 80091ac:	d209      	bcs.n	80091c2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80091ae:	4b12      	ldr	r3, [pc, #72]	; (80091f8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80091b0:	681a      	ldr	r2, [r3, #0]
 80091b2:	4b0f      	ldr	r3, [pc, #60]	; (80091f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	3304      	adds	r3, #4
 80091b8:	4619      	mov	r1, r3
 80091ba:	4610      	mov	r0, r2
 80091bc:	f7fe fbcc 	bl	8007958 <vListInsert>
}
 80091c0:	e010      	b.n	80091e4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80091c2:	4b0e      	ldr	r3, [pc, #56]	; (80091fc <prvAddCurrentTaskToDelayedList+0xa0>)
 80091c4:	681a      	ldr	r2, [r3, #0]
 80091c6:	4b0a      	ldr	r3, [pc, #40]	; (80091f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	3304      	adds	r3, #4
 80091cc:	4619      	mov	r1, r3
 80091ce:	4610      	mov	r0, r2
 80091d0:	f7fe fbc2 	bl	8007958 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80091d4:	4b0a      	ldr	r3, [pc, #40]	; (8009200 <prvAddCurrentTaskToDelayedList+0xa4>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	68ba      	ldr	r2, [r7, #8]
 80091da:	429a      	cmp	r2, r3
 80091dc:	d202      	bcs.n	80091e4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80091de:	4a08      	ldr	r2, [pc, #32]	; (8009200 <prvAddCurrentTaskToDelayedList+0xa4>)
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	6013      	str	r3, [r2, #0]
}
 80091e4:	bf00      	nop
 80091e6:	3710      	adds	r7, #16
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}
 80091ec:	20000de0 	.word	0x20000de0
 80091f0:	20000908 	.word	0x20000908
 80091f4:	20000dc8 	.word	0x20000dc8
 80091f8:	20000d98 	.word	0x20000d98
 80091fc:	20000d94 	.word	0x20000d94
 8009200:	20000dfc 	.word	0x20000dfc

08009204 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b08a      	sub	sp, #40	; 0x28
 8009208:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800920a:	2300      	movs	r3, #0
 800920c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800920e:	f000 fac3 	bl	8009798 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009212:	4b1c      	ldr	r3, [pc, #112]	; (8009284 <xTimerCreateTimerTask+0x80>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d021      	beq.n	800925e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800921a:	2300      	movs	r3, #0
 800921c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800921e:	2300      	movs	r3, #0
 8009220:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009222:	1d3a      	adds	r2, r7, #4
 8009224:	f107 0108 	add.w	r1, r7, #8
 8009228:	f107 030c 	add.w	r3, r7, #12
 800922c:	4618      	mov	r0, r3
 800922e:	f7fe fb2b 	bl	8007888 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009232:	6879      	ldr	r1, [r7, #4]
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	68fa      	ldr	r2, [r7, #12]
 8009238:	9202      	str	r2, [sp, #8]
 800923a:	9301      	str	r3, [sp, #4]
 800923c:	2302      	movs	r3, #2
 800923e:	9300      	str	r3, [sp, #0]
 8009240:	2300      	movs	r3, #0
 8009242:	460a      	mov	r2, r1
 8009244:	4910      	ldr	r1, [pc, #64]	; (8009288 <xTimerCreateTimerTask+0x84>)
 8009246:	4811      	ldr	r0, [pc, #68]	; (800928c <xTimerCreateTimerTask+0x88>)
 8009248:	f7ff f8f8 	bl	800843c <xTaskCreateStatic>
 800924c:	4602      	mov	r2, r0
 800924e:	4b10      	ldr	r3, [pc, #64]	; (8009290 <xTimerCreateTimerTask+0x8c>)
 8009250:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009252:	4b0f      	ldr	r3, [pc, #60]	; (8009290 <xTimerCreateTimerTask+0x8c>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d001      	beq.n	800925e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800925a:	2301      	movs	r3, #1
 800925c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d109      	bne.n	8009278 <xTimerCreateTimerTask+0x74>
 8009264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009268:	f383 8811 	msr	BASEPRI, r3
 800926c:	f3bf 8f6f 	isb	sy
 8009270:	f3bf 8f4f 	dsb	sy
 8009274:	613b      	str	r3, [r7, #16]
 8009276:	e7fe      	b.n	8009276 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8009278:	697b      	ldr	r3, [r7, #20]
}
 800927a:	4618      	mov	r0, r3
 800927c:	3718      	adds	r7, #24
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
 8009282:	bf00      	nop
 8009284:	20000e38 	.word	0x20000e38
 8009288:	0800c84c 	.word	0x0800c84c
 800928c:	080093ad 	.word	0x080093ad
 8009290:	20000e3c 	.word	0x20000e3c

08009294 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b08a      	sub	sp, #40	; 0x28
 8009298:	af00      	add	r7, sp, #0
 800929a:	60f8      	str	r0, [r7, #12]
 800929c:	60b9      	str	r1, [r7, #8]
 800929e:	607a      	str	r2, [r7, #4]
 80092a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80092a2:	2300      	movs	r3, #0
 80092a4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d109      	bne.n	80092c0 <xTimerGenericCommand+0x2c>
 80092ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b0:	f383 8811 	msr	BASEPRI, r3
 80092b4:	f3bf 8f6f 	isb	sy
 80092b8:	f3bf 8f4f 	dsb	sy
 80092bc:	623b      	str	r3, [r7, #32]
 80092be:	e7fe      	b.n	80092be <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80092c0:	4b19      	ldr	r3, [pc, #100]	; (8009328 <xTimerGenericCommand+0x94>)
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d02a      	beq.n	800931e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	2b05      	cmp	r3, #5
 80092d8:	dc18      	bgt.n	800930c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80092da:	f7ff feb5 	bl	8009048 <xTaskGetSchedulerState>
 80092de:	4603      	mov	r3, r0
 80092e0:	2b02      	cmp	r3, #2
 80092e2:	d109      	bne.n	80092f8 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80092e4:	4b10      	ldr	r3, [pc, #64]	; (8009328 <xTimerGenericCommand+0x94>)
 80092e6:	6818      	ldr	r0, [r3, #0]
 80092e8:	f107 0110 	add.w	r1, r7, #16
 80092ec:	2300      	movs	r3, #0
 80092ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092f0:	f7fe fcce 	bl	8007c90 <xQueueGenericSend>
 80092f4:	6278      	str	r0, [r7, #36]	; 0x24
 80092f6:	e012      	b.n	800931e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80092f8:	4b0b      	ldr	r3, [pc, #44]	; (8009328 <xTimerGenericCommand+0x94>)
 80092fa:	6818      	ldr	r0, [r3, #0]
 80092fc:	f107 0110 	add.w	r1, r7, #16
 8009300:	2300      	movs	r3, #0
 8009302:	2200      	movs	r2, #0
 8009304:	f7fe fcc4 	bl	8007c90 <xQueueGenericSend>
 8009308:	6278      	str	r0, [r7, #36]	; 0x24
 800930a:	e008      	b.n	800931e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800930c:	4b06      	ldr	r3, [pc, #24]	; (8009328 <xTimerGenericCommand+0x94>)
 800930e:	6818      	ldr	r0, [r3, #0]
 8009310:	f107 0110 	add.w	r1, r7, #16
 8009314:	2300      	movs	r3, #0
 8009316:	683a      	ldr	r2, [r7, #0]
 8009318:	f7fe fdb4 	bl	8007e84 <xQueueGenericSendFromISR>
 800931c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800931e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009320:	4618      	mov	r0, r3
 8009322:	3728      	adds	r7, #40	; 0x28
 8009324:	46bd      	mov	sp, r7
 8009326:	bd80      	pop	{r7, pc}
 8009328:	20000e38 	.word	0x20000e38

0800932c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b088      	sub	sp, #32
 8009330:	af02      	add	r7, sp, #8
 8009332:	6078      	str	r0, [r7, #4]
 8009334:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009336:	4b1c      	ldr	r3, [pc, #112]	; (80093a8 <prvProcessExpiredTimer+0x7c>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	68db      	ldr	r3, [r3, #12]
 800933c:	68db      	ldr	r3, [r3, #12]
 800933e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	3304      	adds	r3, #4
 8009344:	4618      	mov	r0, r3
 8009346:	f7fe fb3f 	bl	80079c8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	69db      	ldr	r3, [r3, #28]
 800934e:	2b01      	cmp	r3, #1
 8009350:	d121      	bne.n	8009396 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009352:	697b      	ldr	r3, [r7, #20]
 8009354:	699a      	ldr	r2, [r3, #24]
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	18d1      	adds	r1, r2, r3
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	683a      	ldr	r2, [r7, #0]
 800935e:	6978      	ldr	r0, [r7, #20]
 8009360:	f000 f8c8 	bl	80094f4 <prvInsertTimerInActiveList>
 8009364:	4603      	mov	r3, r0
 8009366:	2b00      	cmp	r3, #0
 8009368:	d015      	beq.n	8009396 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800936a:	2300      	movs	r3, #0
 800936c:	9300      	str	r3, [sp, #0]
 800936e:	2300      	movs	r3, #0
 8009370:	687a      	ldr	r2, [r7, #4]
 8009372:	2100      	movs	r1, #0
 8009374:	6978      	ldr	r0, [r7, #20]
 8009376:	f7ff ff8d 	bl	8009294 <xTimerGenericCommand>
 800937a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800937c:	693b      	ldr	r3, [r7, #16]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d109      	bne.n	8009396 <prvProcessExpiredTimer+0x6a>
 8009382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009386:	f383 8811 	msr	BASEPRI, r3
 800938a:	f3bf 8f6f 	isb	sy
 800938e:	f3bf 8f4f 	dsb	sy
 8009392:	60fb      	str	r3, [r7, #12]
 8009394:	e7fe      	b.n	8009394 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800939a:	6978      	ldr	r0, [r7, #20]
 800939c:	4798      	blx	r3
}
 800939e:	bf00      	nop
 80093a0:	3718      	adds	r7, #24
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bd80      	pop	{r7, pc}
 80093a6:	bf00      	nop
 80093a8:	20000e30 	.word	0x20000e30

080093ac <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b084      	sub	sp, #16
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80093b4:	f107 0308 	add.w	r3, r7, #8
 80093b8:	4618      	mov	r0, r3
 80093ba:	f000 f857 	bl	800946c <prvGetNextExpireTime>
 80093be:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	4619      	mov	r1, r3
 80093c4:	68f8      	ldr	r0, [r7, #12]
 80093c6:	f000 f803 	bl	80093d0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80093ca:	f000 f8d5 	bl	8009578 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80093ce:	e7f1      	b.n	80093b4 <prvTimerTask+0x8>

080093d0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b084      	sub	sp, #16
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
 80093d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80093da:	f7ff fa5b 	bl	8008894 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80093de:	f107 0308 	add.w	r3, r7, #8
 80093e2:	4618      	mov	r0, r3
 80093e4:	f000 f866 	bl	80094b4 <prvSampleTimeNow>
 80093e8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d130      	bne.n	8009452 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d10a      	bne.n	800940c <prvProcessTimerOrBlockTask+0x3c>
 80093f6:	687a      	ldr	r2, [r7, #4]
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d806      	bhi.n	800940c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80093fe:	f7ff fa57 	bl	80088b0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009402:	68f9      	ldr	r1, [r7, #12]
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f7ff ff91 	bl	800932c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800940a:	e024      	b.n	8009456 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d008      	beq.n	8009424 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009412:	4b13      	ldr	r3, [pc, #76]	; (8009460 <prvProcessTimerOrBlockTask+0x90>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	2b00      	cmp	r3, #0
 800941a:	bf0c      	ite	eq
 800941c:	2301      	moveq	r3, #1
 800941e:	2300      	movne	r3, #0
 8009420:	b2db      	uxtb	r3, r3
 8009422:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009424:	4b0f      	ldr	r3, [pc, #60]	; (8009464 <prvProcessTimerOrBlockTask+0x94>)
 8009426:	6818      	ldr	r0, [r3, #0]
 8009428:	687a      	ldr	r2, [r7, #4]
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	1ad3      	subs	r3, r2, r3
 800942e:	683a      	ldr	r2, [r7, #0]
 8009430:	4619      	mov	r1, r3
 8009432:	f7fe ffcf 	bl	80083d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009436:	f7ff fa3b 	bl	80088b0 <xTaskResumeAll>
 800943a:	4603      	mov	r3, r0
 800943c:	2b00      	cmp	r3, #0
 800943e:	d10a      	bne.n	8009456 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009440:	4b09      	ldr	r3, [pc, #36]	; (8009468 <prvProcessTimerOrBlockTask+0x98>)
 8009442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009446:	601a      	str	r2, [r3, #0]
 8009448:	f3bf 8f4f 	dsb	sy
 800944c:	f3bf 8f6f 	isb	sy
}
 8009450:	e001      	b.n	8009456 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009452:	f7ff fa2d 	bl	80088b0 <xTaskResumeAll>
}
 8009456:	bf00      	nop
 8009458:	3710      	adds	r7, #16
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
 800945e:	bf00      	nop
 8009460:	20000e34 	.word	0x20000e34
 8009464:	20000e38 	.word	0x20000e38
 8009468:	e000ed04 	.word	0xe000ed04

0800946c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800946c:	b480      	push	{r7}
 800946e:	b085      	sub	sp, #20
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009474:	4b0e      	ldr	r3, [pc, #56]	; (80094b0 <prvGetNextExpireTime+0x44>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	2b00      	cmp	r3, #0
 800947c:	bf0c      	ite	eq
 800947e:	2301      	moveq	r3, #1
 8009480:	2300      	movne	r3, #0
 8009482:	b2db      	uxtb	r3, r3
 8009484:	461a      	mov	r2, r3
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d105      	bne.n	800949e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009492:	4b07      	ldr	r3, [pc, #28]	; (80094b0 <prvGetNextExpireTime+0x44>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	68db      	ldr	r3, [r3, #12]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	60fb      	str	r3, [r7, #12]
 800949c:	e001      	b.n	80094a2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800949e:	2300      	movs	r3, #0
 80094a0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80094a2:	68fb      	ldr	r3, [r7, #12]
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3714      	adds	r7, #20
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bc80      	pop	{r7}
 80094ac:	4770      	bx	lr
 80094ae:	bf00      	nop
 80094b0:	20000e30 	.word	0x20000e30

080094b4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b084      	sub	sp, #16
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80094bc:	f7ff fa94 	bl	80089e8 <xTaskGetTickCount>
 80094c0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80094c2:	4b0b      	ldr	r3, [pc, #44]	; (80094f0 <prvSampleTimeNow+0x3c>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	68fa      	ldr	r2, [r7, #12]
 80094c8:	429a      	cmp	r2, r3
 80094ca:	d205      	bcs.n	80094d8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80094cc:	f000 f904 	bl	80096d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2201      	movs	r2, #1
 80094d4:	601a      	str	r2, [r3, #0]
 80094d6:	e002      	b.n	80094de <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80094de:	4a04      	ldr	r2, [pc, #16]	; (80094f0 <prvSampleTimeNow+0x3c>)
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80094e4:	68fb      	ldr	r3, [r7, #12]
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	3710      	adds	r7, #16
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
 80094ee:	bf00      	nop
 80094f0:	20000e40 	.word	0x20000e40

080094f4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b086      	sub	sp, #24
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	60f8      	str	r0, [r7, #12]
 80094fc:	60b9      	str	r1, [r7, #8]
 80094fe:	607a      	str	r2, [r7, #4]
 8009500:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009502:	2300      	movs	r3, #0
 8009504:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	68ba      	ldr	r2, [r7, #8]
 800950a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	68fa      	ldr	r2, [r7, #12]
 8009510:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009512:	68ba      	ldr	r2, [r7, #8]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	429a      	cmp	r2, r3
 8009518:	d812      	bhi.n	8009540 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800951a:	687a      	ldr	r2, [r7, #4]
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	1ad2      	subs	r2, r2, r3
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	699b      	ldr	r3, [r3, #24]
 8009524:	429a      	cmp	r2, r3
 8009526:	d302      	bcc.n	800952e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009528:	2301      	movs	r3, #1
 800952a:	617b      	str	r3, [r7, #20]
 800952c:	e01b      	b.n	8009566 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800952e:	4b10      	ldr	r3, [pc, #64]	; (8009570 <prvInsertTimerInActiveList+0x7c>)
 8009530:	681a      	ldr	r2, [r3, #0]
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	3304      	adds	r3, #4
 8009536:	4619      	mov	r1, r3
 8009538:	4610      	mov	r0, r2
 800953a:	f7fe fa0d 	bl	8007958 <vListInsert>
 800953e:	e012      	b.n	8009566 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009540:	687a      	ldr	r2, [r7, #4]
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	429a      	cmp	r2, r3
 8009546:	d206      	bcs.n	8009556 <prvInsertTimerInActiveList+0x62>
 8009548:	68ba      	ldr	r2, [r7, #8]
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	429a      	cmp	r2, r3
 800954e:	d302      	bcc.n	8009556 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009550:	2301      	movs	r3, #1
 8009552:	617b      	str	r3, [r7, #20]
 8009554:	e007      	b.n	8009566 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009556:	4b07      	ldr	r3, [pc, #28]	; (8009574 <prvInsertTimerInActiveList+0x80>)
 8009558:	681a      	ldr	r2, [r3, #0]
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	3304      	adds	r3, #4
 800955e:	4619      	mov	r1, r3
 8009560:	4610      	mov	r0, r2
 8009562:	f7fe f9f9 	bl	8007958 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009566:	697b      	ldr	r3, [r7, #20]
}
 8009568:	4618      	mov	r0, r3
 800956a:	3718      	adds	r7, #24
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}
 8009570:	20000e34 	.word	0x20000e34
 8009574:	20000e30 	.word	0x20000e30

08009578 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b08e      	sub	sp, #56	; 0x38
 800957c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800957e:	e099      	b.n	80096b4 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2b00      	cmp	r3, #0
 8009584:	da17      	bge.n	80095b6 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009586:	1d3b      	adds	r3, r7, #4
 8009588:	3304      	adds	r3, #4
 800958a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800958c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800958e:	2b00      	cmp	r3, #0
 8009590:	d109      	bne.n	80095a6 <prvProcessReceivedCommands+0x2e>
 8009592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009596:	f383 8811 	msr	BASEPRI, r3
 800959a:	f3bf 8f6f 	isb	sy
 800959e:	f3bf 8f4f 	dsb	sy
 80095a2:	61fb      	str	r3, [r7, #28]
 80095a4:	e7fe      	b.n	80095a4 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80095a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80095ac:	6850      	ldr	r0, [r2, #4]
 80095ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80095b0:	6892      	ldr	r2, [r2, #8]
 80095b2:	4611      	mov	r1, r2
 80095b4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	db7a      	blt.n	80096b2 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80095c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095c2:	695b      	ldr	r3, [r3, #20]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d004      	beq.n	80095d2 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80095c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ca:	3304      	adds	r3, #4
 80095cc:	4618      	mov	r0, r3
 80095ce:	f7fe f9fb 	bl	80079c8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80095d2:	463b      	mov	r3, r7
 80095d4:	4618      	mov	r0, r3
 80095d6:	f7ff ff6d 	bl	80094b4 <prvSampleTimeNow>
 80095da:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2b09      	cmp	r3, #9
 80095e0:	d868      	bhi.n	80096b4 <prvProcessReceivedCommands+0x13c>
 80095e2:	a201      	add	r2, pc, #4	; (adr r2, 80095e8 <prvProcessReceivedCommands+0x70>)
 80095e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095e8:	08009611 	.word	0x08009611
 80095ec:	08009611 	.word	0x08009611
 80095f0:	08009611 	.word	0x08009611
 80095f4:	080096b5 	.word	0x080096b5
 80095f8:	0800966b 	.word	0x0800966b
 80095fc:	080096a1 	.word	0x080096a1
 8009600:	08009611 	.word	0x08009611
 8009604:	08009611 	.word	0x08009611
 8009608:	080096b5 	.word	0x080096b5
 800960c:	0800966b 	.word	0x0800966b
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009610:	68ba      	ldr	r2, [r7, #8]
 8009612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009614:	699b      	ldr	r3, [r3, #24]
 8009616:	18d1      	adds	r1, r2, r3
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800961c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800961e:	f7ff ff69 	bl	80094f4 <prvInsertTimerInActiveList>
 8009622:	4603      	mov	r3, r0
 8009624:	2b00      	cmp	r3, #0
 8009626:	d045      	beq.n	80096b4 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800962a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800962c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800962e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009632:	69db      	ldr	r3, [r3, #28]
 8009634:	2b01      	cmp	r3, #1
 8009636:	d13d      	bne.n	80096b4 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009638:	68ba      	ldr	r2, [r7, #8]
 800963a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800963c:	699b      	ldr	r3, [r3, #24]
 800963e:	441a      	add	r2, r3
 8009640:	2300      	movs	r3, #0
 8009642:	9300      	str	r3, [sp, #0]
 8009644:	2300      	movs	r3, #0
 8009646:	2100      	movs	r1, #0
 8009648:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800964a:	f7ff fe23 	bl	8009294 <xTimerGenericCommand>
 800964e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009650:	6a3b      	ldr	r3, [r7, #32]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d12e      	bne.n	80096b4 <prvProcessReceivedCommands+0x13c>
 8009656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800965a:	f383 8811 	msr	BASEPRI, r3
 800965e:	f3bf 8f6f 	isb	sy
 8009662:	f3bf 8f4f 	dsb	sy
 8009666:	61bb      	str	r3, [r7, #24]
 8009668:	e7fe      	b.n	8009668 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800966a:	68ba      	ldr	r2, [r7, #8]
 800966c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800966e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009672:	699b      	ldr	r3, [r3, #24]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d109      	bne.n	800968c <prvProcessReceivedCommands+0x114>
 8009678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800967c:	f383 8811 	msr	BASEPRI, r3
 8009680:	f3bf 8f6f 	isb	sy
 8009684:	f3bf 8f4f 	dsb	sy
 8009688:	617b      	str	r3, [r7, #20]
 800968a:	e7fe      	b.n	800968a <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800968c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800968e:	699a      	ldr	r2, [r3, #24]
 8009690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009692:	18d1      	adds	r1, r2, r3
 8009694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009696:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009698:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800969a:	f7ff ff2b 	bl	80094f4 <prvInsertTimerInActiveList>
					break;
 800969e:	e009      	b.n	80096b4 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80096a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d104      	bne.n	80096b4 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 80096aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80096ac:	f000 fb54 	bl	8009d58 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80096b0:	e000      	b.n	80096b4 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80096b2:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80096b4:	4b07      	ldr	r3, [pc, #28]	; (80096d4 <prvProcessReceivedCommands+0x15c>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	1d39      	adds	r1, r7, #4
 80096ba:	2200      	movs	r2, #0
 80096bc:	4618      	mov	r0, r3
 80096be:	f7fe fc75 	bl	8007fac <xQueueReceive>
 80096c2:	4603      	mov	r3, r0
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	f47f af5b 	bne.w	8009580 <prvProcessReceivedCommands+0x8>
	}
}
 80096ca:	bf00      	nop
 80096cc:	3730      	adds	r7, #48	; 0x30
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	20000e38 	.word	0x20000e38

080096d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b088      	sub	sp, #32
 80096dc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80096de:	e044      	b.n	800976a <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80096e0:	4b2b      	ldr	r3, [pc, #172]	; (8009790 <prvSwitchTimerLists+0xb8>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	68db      	ldr	r3, [r3, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80096ea:	4b29      	ldr	r3, [pc, #164]	; (8009790 <prvSwitchTimerLists+0xb8>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	68db      	ldr	r3, [r3, #12]
 80096f0:	68db      	ldr	r3, [r3, #12]
 80096f2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	3304      	adds	r3, #4
 80096f8:	4618      	mov	r0, r3
 80096fa:	f7fe f965 	bl	80079c8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009702:	68f8      	ldr	r0, [r7, #12]
 8009704:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	69db      	ldr	r3, [r3, #28]
 800970a:	2b01      	cmp	r3, #1
 800970c:	d12d      	bne.n	800976a <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	699b      	ldr	r3, [r3, #24]
 8009712:	693a      	ldr	r2, [r7, #16]
 8009714:	4413      	add	r3, r2
 8009716:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009718:	68ba      	ldr	r2, [r7, #8]
 800971a:	693b      	ldr	r3, [r7, #16]
 800971c:	429a      	cmp	r2, r3
 800971e:	d90e      	bls.n	800973e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	68ba      	ldr	r2, [r7, #8]
 8009724:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	68fa      	ldr	r2, [r7, #12]
 800972a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800972c:	4b18      	ldr	r3, [pc, #96]	; (8009790 <prvSwitchTimerLists+0xb8>)
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	3304      	adds	r3, #4
 8009734:	4619      	mov	r1, r3
 8009736:	4610      	mov	r0, r2
 8009738:	f7fe f90e 	bl	8007958 <vListInsert>
 800973c:	e015      	b.n	800976a <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800973e:	2300      	movs	r3, #0
 8009740:	9300      	str	r3, [sp, #0]
 8009742:	2300      	movs	r3, #0
 8009744:	693a      	ldr	r2, [r7, #16]
 8009746:	2100      	movs	r1, #0
 8009748:	68f8      	ldr	r0, [r7, #12]
 800974a:	f7ff fda3 	bl	8009294 <xTimerGenericCommand>
 800974e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d109      	bne.n	800976a <prvSwitchTimerLists+0x92>
 8009756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800975a:	f383 8811 	msr	BASEPRI, r3
 800975e:	f3bf 8f6f 	isb	sy
 8009762:	f3bf 8f4f 	dsb	sy
 8009766:	603b      	str	r3, [r7, #0]
 8009768:	e7fe      	b.n	8009768 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800976a:	4b09      	ldr	r3, [pc, #36]	; (8009790 <prvSwitchTimerLists+0xb8>)
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d1b5      	bne.n	80096e0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009774:	4b06      	ldr	r3, [pc, #24]	; (8009790 <prvSwitchTimerLists+0xb8>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800977a:	4b06      	ldr	r3, [pc, #24]	; (8009794 <prvSwitchTimerLists+0xbc>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4a04      	ldr	r2, [pc, #16]	; (8009790 <prvSwitchTimerLists+0xb8>)
 8009780:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009782:	4a04      	ldr	r2, [pc, #16]	; (8009794 <prvSwitchTimerLists+0xbc>)
 8009784:	697b      	ldr	r3, [r7, #20]
 8009786:	6013      	str	r3, [r2, #0]
}
 8009788:	bf00      	nop
 800978a:	3718      	adds	r7, #24
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}
 8009790:	20000e30 	.word	0x20000e30
 8009794:	20000e34 	.word	0x20000e34

08009798 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b082      	sub	sp, #8
 800979c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800979e:	f000 f923 	bl	80099e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80097a2:	4b15      	ldr	r3, [pc, #84]	; (80097f8 <prvCheckForValidListAndQueue+0x60>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d120      	bne.n	80097ec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80097aa:	4814      	ldr	r0, [pc, #80]	; (80097fc <prvCheckForValidListAndQueue+0x64>)
 80097ac:	f7fe f886 	bl	80078bc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80097b0:	4813      	ldr	r0, [pc, #76]	; (8009800 <prvCheckForValidListAndQueue+0x68>)
 80097b2:	f7fe f883 	bl	80078bc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80097b6:	4b13      	ldr	r3, [pc, #76]	; (8009804 <prvCheckForValidListAndQueue+0x6c>)
 80097b8:	4a10      	ldr	r2, [pc, #64]	; (80097fc <prvCheckForValidListAndQueue+0x64>)
 80097ba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80097bc:	4b12      	ldr	r3, [pc, #72]	; (8009808 <prvCheckForValidListAndQueue+0x70>)
 80097be:	4a10      	ldr	r2, [pc, #64]	; (8009800 <prvCheckForValidListAndQueue+0x68>)
 80097c0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80097c2:	2300      	movs	r3, #0
 80097c4:	9300      	str	r3, [sp, #0]
 80097c6:	4b11      	ldr	r3, [pc, #68]	; (800980c <prvCheckForValidListAndQueue+0x74>)
 80097c8:	4a11      	ldr	r2, [pc, #68]	; (8009810 <prvCheckForValidListAndQueue+0x78>)
 80097ca:	2110      	movs	r1, #16
 80097cc:	200a      	movs	r0, #10
 80097ce:	f7fe f98d 	bl	8007aec <xQueueGenericCreateStatic>
 80097d2:	4602      	mov	r2, r0
 80097d4:	4b08      	ldr	r3, [pc, #32]	; (80097f8 <prvCheckForValidListAndQueue+0x60>)
 80097d6:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80097d8:	4b07      	ldr	r3, [pc, #28]	; (80097f8 <prvCheckForValidListAndQueue+0x60>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d005      	beq.n	80097ec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80097e0:	4b05      	ldr	r3, [pc, #20]	; (80097f8 <prvCheckForValidListAndQueue+0x60>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	490b      	ldr	r1, [pc, #44]	; (8009814 <prvCheckForValidListAndQueue+0x7c>)
 80097e6:	4618      	mov	r0, r3
 80097e8:	f7fe fdcc 	bl	8008384 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80097ec:	f000 f92a 	bl	8009a44 <vPortExitCritical>
}
 80097f0:	bf00      	nop
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd80      	pop	{r7, pc}
 80097f6:	bf00      	nop
 80097f8:	20000e38 	.word	0x20000e38
 80097fc:	20000e08 	.word	0x20000e08
 8009800:	20000e1c 	.word	0x20000e1c
 8009804:	20000e30 	.word	0x20000e30
 8009808:	20000e34 	.word	0x20000e34
 800980c:	20000ee4 	.word	0x20000ee4
 8009810:	20000e44 	.word	0x20000e44
 8009814:	0800c854 	.word	0x0800c854

08009818 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009818:	b480      	push	{r7}
 800981a:	b085      	sub	sp, #20
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	3b04      	subs	r3, #4
 8009828:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009830:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	3b04      	subs	r3, #4
 8009836:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009838:	68bb      	ldr	r3, [r7, #8]
 800983a:	f023 0201 	bic.w	r2, r3, #1
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	3b04      	subs	r3, #4
 8009846:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009848:	4a08      	ldr	r2, [pc, #32]	; (800986c <pxPortInitialiseStack+0x54>)
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	3b14      	subs	r3, #20
 8009852:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009854:	687a      	ldr	r2, [r7, #4]
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	3b20      	subs	r3, #32
 800985e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009860:	68fb      	ldr	r3, [r7, #12]
}
 8009862:	4618      	mov	r0, r3
 8009864:	3714      	adds	r7, #20
 8009866:	46bd      	mov	sp, r7
 8009868:	bc80      	pop	{r7}
 800986a:	4770      	bx	lr
 800986c:	08009871 	.word	0x08009871

08009870 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009870:	b480      	push	{r7}
 8009872:	b085      	sub	sp, #20
 8009874:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009876:	2300      	movs	r3, #0
 8009878:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800987a:	4b10      	ldr	r3, [pc, #64]	; (80098bc <prvTaskExitError+0x4c>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009882:	d009      	beq.n	8009898 <prvTaskExitError+0x28>
 8009884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009888:	f383 8811 	msr	BASEPRI, r3
 800988c:	f3bf 8f6f 	isb	sy
 8009890:	f3bf 8f4f 	dsb	sy
 8009894:	60fb      	str	r3, [r7, #12]
 8009896:	e7fe      	b.n	8009896 <prvTaskExitError+0x26>
 8009898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800989c:	f383 8811 	msr	BASEPRI, r3
 80098a0:	f3bf 8f6f 	isb	sy
 80098a4:	f3bf 8f4f 	dsb	sy
 80098a8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80098aa:	bf00      	nop
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d0fc      	beq.n	80098ac <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80098b2:	bf00      	nop
 80098b4:	3714      	adds	r7, #20
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bc80      	pop	{r7}
 80098ba:	4770      	bx	lr
 80098bc:	20000018 	.word	0x20000018

080098c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80098c0:	4b07      	ldr	r3, [pc, #28]	; (80098e0 <pxCurrentTCBConst2>)
 80098c2:	6819      	ldr	r1, [r3, #0]
 80098c4:	6808      	ldr	r0, [r1, #0]
 80098c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80098ca:	f380 8809 	msr	PSP, r0
 80098ce:	f3bf 8f6f 	isb	sy
 80098d2:	f04f 0000 	mov.w	r0, #0
 80098d6:	f380 8811 	msr	BASEPRI, r0
 80098da:	f04e 0e0d 	orr.w	lr, lr, #13
 80098de:	4770      	bx	lr

080098e0 <pxCurrentTCBConst2>:
 80098e0:	20000908 	.word	0x20000908
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80098e4:	bf00      	nop
 80098e6:	bf00      	nop

080098e8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80098e8:	4806      	ldr	r0, [pc, #24]	; (8009904 <prvPortStartFirstTask+0x1c>)
 80098ea:	6800      	ldr	r0, [r0, #0]
 80098ec:	6800      	ldr	r0, [r0, #0]
 80098ee:	f380 8808 	msr	MSP, r0
 80098f2:	b662      	cpsie	i
 80098f4:	b661      	cpsie	f
 80098f6:	f3bf 8f4f 	dsb	sy
 80098fa:	f3bf 8f6f 	isb	sy
 80098fe:	df00      	svc	0
 8009900:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009902:	bf00      	nop
 8009904:	e000ed08 	.word	0xe000ed08

08009908 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b084      	sub	sp, #16
 800990c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800990e:	4b31      	ldr	r3, [pc, #196]	; (80099d4 <xPortStartScheduler+0xcc>)
 8009910:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	781b      	ldrb	r3, [r3, #0]
 8009916:	b2db      	uxtb	r3, r3
 8009918:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	22ff      	movs	r2, #255	; 0xff
 800991e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	781b      	ldrb	r3, [r3, #0]
 8009924:	b2db      	uxtb	r3, r3
 8009926:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009928:	78fb      	ldrb	r3, [r7, #3]
 800992a:	b2db      	uxtb	r3, r3
 800992c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009930:	b2da      	uxtb	r2, r3
 8009932:	4b29      	ldr	r3, [pc, #164]	; (80099d8 <xPortStartScheduler+0xd0>)
 8009934:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009936:	4b29      	ldr	r3, [pc, #164]	; (80099dc <xPortStartScheduler+0xd4>)
 8009938:	2207      	movs	r2, #7
 800993a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800993c:	e009      	b.n	8009952 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800993e:	4b27      	ldr	r3, [pc, #156]	; (80099dc <xPortStartScheduler+0xd4>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	3b01      	subs	r3, #1
 8009944:	4a25      	ldr	r2, [pc, #148]	; (80099dc <xPortStartScheduler+0xd4>)
 8009946:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009948:	78fb      	ldrb	r3, [r7, #3]
 800994a:	b2db      	uxtb	r3, r3
 800994c:	005b      	lsls	r3, r3, #1
 800994e:	b2db      	uxtb	r3, r3
 8009950:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009952:	78fb      	ldrb	r3, [r7, #3]
 8009954:	b2db      	uxtb	r3, r3
 8009956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800995a:	2b80      	cmp	r3, #128	; 0x80
 800995c:	d0ef      	beq.n	800993e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800995e:	4b1f      	ldr	r3, [pc, #124]	; (80099dc <xPortStartScheduler+0xd4>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f1c3 0307 	rsb	r3, r3, #7
 8009966:	2b04      	cmp	r3, #4
 8009968:	d009      	beq.n	800997e <xPortStartScheduler+0x76>
 800996a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800996e:	f383 8811 	msr	BASEPRI, r3
 8009972:	f3bf 8f6f 	isb	sy
 8009976:	f3bf 8f4f 	dsb	sy
 800997a:	60bb      	str	r3, [r7, #8]
 800997c:	e7fe      	b.n	800997c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800997e:	4b17      	ldr	r3, [pc, #92]	; (80099dc <xPortStartScheduler+0xd4>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	021b      	lsls	r3, r3, #8
 8009984:	4a15      	ldr	r2, [pc, #84]	; (80099dc <xPortStartScheduler+0xd4>)
 8009986:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009988:	4b14      	ldr	r3, [pc, #80]	; (80099dc <xPortStartScheduler+0xd4>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009990:	4a12      	ldr	r2, [pc, #72]	; (80099dc <xPortStartScheduler+0xd4>)
 8009992:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	b2da      	uxtb	r2, r3
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800999c:	4b10      	ldr	r3, [pc, #64]	; (80099e0 <xPortStartScheduler+0xd8>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	4a0f      	ldr	r2, [pc, #60]	; (80099e0 <xPortStartScheduler+0xd8>)
 80099a2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80099a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80099a8:	4b0d      	ldr	r3, [pc, #52]	; (80099e0 <xPortStartScheduler+0xd8>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4a0c      	ldr	r2, [pc, #48]	; (80099e0 <xPortStartScheduler+0xd8>)
 80099ae:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80099b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80099b4:	f000 f8b0 	bl	8009b18 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80099b8:	4b0a      	ldr	r3, [pc, #40]	; (80099e4 <xPortStartScheduler+0xdc>)
 80099ba:	2200      	movs	r2, #0
 80099bc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80099be:	f7ff ff93 	bl	80098e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80099c2:	f7ff f8dd 	bl	8008b80 <vTaskSwitchContext>
	prvTaskExitError();
 80099c6:	f7ff ff53 	bl	8009870 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80099ca:	2300      	movs	r3, #0
}
 80099cc:	4618      	mov	r0, r3
 80099ce:	3710      	adds	r7, #16
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}
 80099d4:	e000e400 	.word	0xe000e400
 80099d8:	20000f34 	.word	0x20000f34
 80099dc:	20000f38 	.word	0x20000f38
 80099e0:	e000ed20 	.word	0xe000ed20
 80099e4:	20000018 	.word	0x20000018

080099e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80099e8:	b480      	push	{r7}
 80099ea:	b083      	sub	sp, #12
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099f2:	f383 8811 	msr	BASEPRI, r3
 80099f6:	f3bf 8f6f 	isb	sy
 80099fa:	f3bf 8f4f 	dsb	sy
 80099fe:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009a00:	4b0e      	ldr	r3, [pc, #56]	; (8009a3c <vPortEnterCritical+0x54>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	3301      	adds	r3, #1
 8009a06:	4a0d      	ldr	r2, [pc, #52]	; (8009a3c <vPortEnterCritical+0x54>)
 8009a08:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009a0a:	4b0c      	ldr	r3, [pc, #48]	; (8009a3c <vPortEnterCritical+0x54>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	2b01      	cmp	r3, #1
 8009a10:	d10e      	bne.n	8009a30 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009a12:	4b0b      	ldr	r3, [pc, #44]	; (8009a40 <vPortEnterCritical+0x58>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	b2db      	uxtb	r3, r3
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d009      	beq.n	8009a30 <vPortEnterCritical+0x48>
 8009a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a20:	f383 8811 	msr	BASEPRI, r3
 8009a24:	f3bf 8f6f 	isb	sy
 8009a28:	f3bf 8f4f 	dsb	sy
 8009a2c:	603b      	str	r3, [r7, #0]
 8009a2e:	e7fe      	b.n	8009a2e <vPortEnterCritical+0x46>
	}
}
 8009a30:	bf00      	nop
 8009a32:	370c      	adds	r7, #12
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bc80      	pop	{r7}
 8009a38:	4770      	bx	lr
 8009a3a:	bf00      	nop
 8009a3c:	20000018 	.word	0x20000018
 8009a40:	e000ed04 	.word	0xe000ed04

08009a44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009a44:	b480      	push	{r7}
 8009a46:	b083      	sub	sp, #12
 8009a48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009a4a:	4b10      	ldr	r3, [pc, #64]	; (8009a8c <vPortExitCritical+0x48>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d109      	bne.n	8009a66 <vPortExitCritical+0x22>
 8009a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a56:	f383 8811 	msr	BASEPRI, r3
 8009a5a:	f3bf 8f6f 	isb	sy
 8009a5e:	f3bf 8f4f 	dsb	sy
 8009a62:	607b      	str	r3, [r7, #4]
 8009a64:	e7fe      	b.n	8009a64 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8009a66:	4b09      	ldr	r3, [pc, #36]	; (8009a8c <vPortExitCritical+0x48>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	3b01      	subs	r3, #1
 8009a6c:	4a07      	ldr	r2, [pc, #28]	; (8009a8c <vPortExitCritical+0x48>)
 8009a6e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009a70:	4b06      	ldr	r3, [pc, #24]	; (8009a8c <vPortExitCritical+0x48>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d104      	bne.n	8009a82 <vPortExitCritical+0x3e>
 8009a78:	2300      	movs	r3, #0
 8009a7a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8009a82:	bf00      	nop
 8009a84:	370c      	adds	r7, #12
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bc80      	pop	{r7}
 8009a8a:	4770      	bx	lr
 8009a8c:	20000018 	.word	0x20000018

08009a90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009a90:	f3ef 8009 	mrs	r0, PSP
 8009a94:	f3bf 8f6f 	isb	sy
 8009a98:	4b0d      	ldr	r3, [pc, #52]	; (8009ad0 <pxCurrentTCBConst>)
 8009a9a:	681a      	ldr	r2, [r3, #0]
 8009a9c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009aa0:	6010      	str	r0, [r2, #0]
 8009aa2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009aa6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009aaa:	f380 8811 	msr	BASEPRI, r0
 8009aae:	f7ff f867 	bl	8008b80 <vTaskSwitchContext>
 8009ab2:	f04f 0000 	mov.w	r0, #0
 8009ab6:	f380 8811 	msr	BASEPRI, r0
 8009aba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009abe:	6819      	ldr	r1, [r3, #0]
 8009ac0:	6808      	ldr	r0, [r1, #0]
 8009ac2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009ac6:	f380 8809 	msr	PSP, r0
 8009aca:	f3bf 8f6f 	isb	sy
 8009ace:	4770      	bx	lr

08009ad0 <pxCurrentTCBConst>:
 8009ad0:	20000908 	.word	0x20000908
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009ad4:	bf00      	nop
 8009ad6:	bf00      	nop

08009ad8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b082      	sub	sp, #8
 8009adc:	af00      	add	r7, sp, #0
	__asm volatile
 8009ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ae2:	f383 8811 	msr	BASEPRI, r3
 8009ae6:	f3bf 8f6f 	isb	sy
 8009aea:	f3bf 8f4f 	dsb	sy
 8009aee:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009af0:	f7fe ff88 	bl	8008a04 <xTaskIncrementTick>
 8009af4:	4603      	mov	r3, r0
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d003      	beq.n	8009b02 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009afa:	4b06      	ldr	r3, [pc, #24]	; (8009b14 <SysTick_Handler+0x3c>)
 8009afc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b00:	601a      	str	r2, [r3, #0]
 8009b02:	2300      	movs	r3, #0
 8009b04:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8009b0c:	bf00      	nop
 8009b0e:	3708      	adds	r7, #8
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}
 8009b14:	e000ed04 	.word	0xe000ed04

08009b18 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009b18:	b480      	push	{r7}
 8009b1a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009b1c:	4b0a      	ldr	r3, [pc, #40]	; (8009b48 <vPortSetupTimerInterrupt+0x30>)
 8009b1e:	2200      	movs	r2, #0
 8009b20:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009b22:	4b0a      	ldr	r3, [pc, #40]	; (8009b4c <vPortSetupTimerInterrupt+0x34>)
 8009b24:	2200      	movs	r2, #0
 8009b26:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009b28:	4b09      	ldr	r3, [pc, #36]	; (8009b50 <vPortSetupTimerInterrupt+0x38>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	4a09      	ldr	r2, [pc, #36]	; (8009b54 <vPortSetupTimerInterrupt+0x3c>)
 8009b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8009b32:	099b      	lsrs	r3, r3, #6
 8009b34:	4a08      	ldr	r2, [pc, #32]	; (8009b58 <vPortSetupTimerInterrupt+0x40>)
 8009b36:	3b01      	subs	r3, #1
 8009b38:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009b3a:	4b03      	ldr	r3, [pc, #12]	; (8009b48 <vPortSetupTimerInterrupt+0x30>)
 8009b3c:	2207      	movs	r2, #7
 8009b3e:	601a      	str	r2, [r3, #0]
}
 8009b40:	bf00      	nop
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bc80      	pop	{r7}
 8009b46:	4770      	bx	lr
 8009b48:	e000e010 	.word	0xe000e010
 8009b4c:	e000e018 	.word	0xe000e018
 8009b50:	2000000c 	.word	0x2000000c
 8009b54:	10624dd3 	.word	0x10624dd3
 8009b58:	e000e014 	.word	0xe000e014

08009b5c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b085      	sub	sp, #20
 8009b60:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009b62:	f3ef 8305 	mrs	r3, IPSR
 8009b66:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2b0f      	cmp	r3, #15
 8009b6c:	d913      	bls.n	8009b96 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009b6e:	4a15      	ldr	r2, [pc, #84]	; (8009bc4 <vPortValidateInterruptPriority+0x68>)
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	4413      	add	r3, r2
 8009b74:	781b      	ldrb	r3, [r3, #0]
 8009b76:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009b78:	4b13      	ldr	r3, [pc, #76]	; (8009bc8 <vPortValidateInterruptPriority+0x6c>)
 8009b7a:	781b      	ldrb	r3, [r3, #0]
 8009b7c:	7afa      	ldrb	r2, [r7, #11]
 8009b7e:	429a      	cmp	r2, r3
 8009b80:	d209      	bcs.n	8009b96 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8009b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b86:	f383 8811 	msr	BASEPRI, r3
 8009b8a:	f3bf 8f6f 	isb	sy
 8009b8e:	f3bf 8f4f 	dsb	sy
 8009b92:	607b      	str	r3, [r7, #4]
 8009b94:	e7fe      	b.n	8009b94 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009b96:	4b0d      	ldr	r3, [pc, #52]	; (8009bcc <vPortValidateInterruptPriority+0x70>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009b9e:	4b0c      	ldr	r3, [pc, #48]	; (8009bd0 <vPortValidateInterruptPriority+0x74>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	429a      	cmp	r2, r3
 8009ba4:	d909      	bls.n	8009bba <vPortValidateInterruptPriority+0x5e>
 8009ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009baa:	f383 8811 	msr	BASEPRI, r3
 8009bae:	f3bf 8f6f 	isb	sy
 8009bb2:	f3bf 8f4f 	dsb	sy
 8009bb6:	603b      	str	r3, [r7, #0]
 8009bb8:	e7fe      	b.n	8009bb8 <vPortValidateInterruptPriority+0x5c>
	}
 8009bba:	bf00      	nop
 8009bbc:	3714      	adds	r7, #20
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bc80      	pop	{r7}
 8009bc2:	4770      	bx	lr
 8009bc4:	e000e3f0 	.word	0xe000e3f0
 8009bc8:	20000f34 	.word	0x20000f34
 8009bcc:	e000ed0c 	.word	0xe000ed0c
 8009bd0:	20000f38 	.word	0x20000f38

08009bd4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b08a      	sub	sp, #40	; 0x28
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009be0:	f7fe fe58 	bl	8008894 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009be4:	4b57      	ldr	r3, [pc, #348]	; (8009d44 <pvPortMalloc+0x170>)
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d101      	bne.n	8009bf0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009bec:	f000 f90c 	bl	8009e08 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009bf0:	4b55      	ldr	r3, [pc, #340]	; (8009d48 <pvPortMalloc+0x174>)
 8009bf2:	681a      	ldr	r2, [r3, #0]
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	4013      	ands	r3, r2
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	f040 808c 	bne.w	8009d16 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d01c      	beq.n	8009c3e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8009c04:	2208      	movs	r2, #8
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	4413      	add	r3, r2
 8009c0a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f003 0307 	and.w	r3, r3, #7
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d013      	beq.n	8009c3e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f023 0307 	bic.w	r3, r3, #7
 8009c1c:	3308      	adds	r3, #8
 8009c1e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f003 0307 	and.w	r3, r3, #7
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d009      	beq.n	8009c3e <pvPortMalloc+0x6a>
 8009c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c2e:	f383 8811 	msr	BASEPRI, r3
 8009c32:	f3bf 8f6f 	isb	sy
 8009c36:	f3bf 8f4f 	dsb	sy
 8009c3a:	617b      	str	r3, [r7, #20]
 8009c3c:	e7fe      	b.n	8009c3c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d068      	beq.n	8009d16 <pvPortMalloc+0x142>
 8009c44:	4b41      	ldr	r3, [pc, #260]	; (8009d4c <pvPortMalloc+0x178>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	687a      	ldr	r2, [r7, #4]
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d863      	bhi.n	8009d16 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009c4e:	4b40      	ldr	r3, [pc, #256]	; (8009d50 <pvPortMalloc+0x17c>)
 8009c50:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009c52:	4b3f      	ldr	r3, [pc, #252]	; (8009d50 <pvPortMalloc+0x17c>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009c58:	e004      	b.n	8009c64 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8009c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c5c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c66:	685b      	ldr	r3, [r3, #4]
 8009c68:	687a      	ldr	r2, [r7, #4]
 8009c6a:	429a      	cmp	r2, r3
 8009c6c:	d903      	bls.n	8009c76 <pvPortMalloc+0xa2>
 8009c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d1f1      	bne.n	8009c5a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009c76:	4b33      	ldr	r3, [pc, #204]	; (8009d44 <pvPortMalloc+0x170>)
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	d04a      	beq.n	8009d16 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009c80:	6a3b      	ldr	r3, [r7, #32]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	2208      	movs	r2, #8
 8009c86:	4413      	add	r3, r2
 8009c88:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	6a3b      	ldr	r3, [r7, #32]
 8009c90:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c94:	685a      	ldr	r2, [r3, #4]
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	1ad2      	subs	r2, r2, r3
 8009c9a:	2308      	movs	r3, #8
 8009c9c:	005b      	lsls	r3, r3, #1
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	d91e      	bls.n	8009ce0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009ca2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	4413      	add	r3, r2
 8009ca8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009caa:	69bb      	ldr	r3, [r7, #24]
 8009cac:	f003 0307 	and.w	r3, r3, #7
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d009      	beq.n	8009cc8 <pvPortMalloc+0xf4>
 8009cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cb8:	f383 8811 	msr	BASEPRI, r3
 8009cbc:	f3bf 8f6f 	isb	sy
 8009cc0:	f3bf 8f4f 	dsb	sy
 8009cc4:	613b      	str	r3, [r7, #16]
 8009cc6:	e7fe      	b.n	8009cc6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cca:	685a      	ldr	r2, [r3, #4]
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	1ad2      	subs	r2, r2, r3
 8009cd0:	69bb      	ldr	r3, [r7, #24]
 8009cd2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cd6:	687a      	ldr	r2, [r7, #4]
 8009cd8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009cda:	69b8      	ldr	r0, [r7, #24]
 8009cdc:	f000 f8f6 	bl	8009ecc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009ce0:	4b1a      	ldr	r3, [pc, #104]	; (8009d4c <pvPortMalloc+0x178>)
 8009ce2:	681a      	ldr	r2, [r3, #0]
 8009ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	1ad3      	subs	r3, r2, r3
 8009cea:	4a18      	ldr	r2, [pc, #96]	; (8009d4c <pvPortMalloc+0x178>)
 8009cec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009cee:	4b17      	ldr	r3, [pc, #92]	; (8009d4c <pvPortMalloc+0x178>)
 8009cf0:	681a      	ldr	r2, [r3, #0]
 8009cf2:	4b18      	ldr	r3, [pc, #96]	; (8009d54 <pvPortMalloc+0x180>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	429a      	cmp	r2, r3
 8009cf8:	d203      	bcs.n	8009d02 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009cfa:	4b14      	ldr	r3, [pc, #80]	; (8009d4c <pvPortMalloc+0x178>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a15      	ldr	r2, [pc, #84]	; (8009d54 <pvPortMalloc+0x180>)
 8009d00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d04:	685a      	ldr	r2, [r3, #4]
 8009d06:	4b10      	ldr	r3, [pc, #64]	; (8009d48 <pvPortMalloc+0x174>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	431a      	orrs	r2, r3
 8009d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d12:	2200      	movs	r2, #0
 8009d14:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009d16:	f7fe fdcb 	bl	80088b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d1a:	69fb      	ldr	r3, [r7, #28]
 8009d1c:	f003 0307 	and.w	r3, r3, #7
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d009      	beq.n	8009d38 <pvPortMalloc+0x164>
 8009d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d28:	f383 8811 	msr	BASEPRI, r3
 8009d2c:	f3bf 8f6f 	isb	sy
 8009d30:	f3bf 8f4f 	dsb	sy
 8009d34:	60fb      	str	r3, [r7, #12]
 8009d36:	e7fe      	b.n	8009d36 <pvPortMalloc+0x162>
	return pvReturn;
 8009d38:	69fb      	ldr	r3, [r7, #28]
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3728      	adds	r7, #40	; 0x28
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}
 8009d42:	bf00      	nop
 8009d44:	20001b44 	.word	0x20001b44
 8009d48:	20001b50 	.word	0x20001b50
 8009d4c:	20001b48 	.word	0x20001b48
 8009d50:	20001b3c 	.word	0x20001b3c
 8009d54:	20001b4c 	.word	0x20001b4c

08009d58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b086      	sub	sp, #24
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d046      	beq.n	8009df8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009d6a:	2308      	movs	r3, #8
 8009d6c:	425b      	negs	r3, r3
 8009d6e:	697a      	ldr	r2, [r7, #20]
 8009d70:	4413      	add	r3, r2
 8009d72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009d74:	697b      	ldr	r3, [r7, #20]
 8009d76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	685a      	ldr	r2, [r3, #4]
 8009d7c:	4b20      	ldr	r3, [pc, #128]	; (8009e00 <vPortFree+0xa8>)
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4013      	ands	r3, r2
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d109      	bne.n	8009d9a <vPortFree+0x42>
 8009d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d8a:	f383 8811 	msr	BASEPRI, r3
 8009d8e:	f3bf 8f6f 	isb	sy
 8009d92:	f3bf 8f4f 	dsb	sy
 8009d96:	60fb      	str	r3, [r7, #12]
 8009d98:	e7fe      	b.n	8009d98 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009d9a:	693b      	ldr	r3, [r7, #16]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d009      	beq.n	8009db6 <vPortFree+0x5e>
 8009da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009da6:	f383 8811 	msr	BASEPRI, r3
 8009daa:	f3bf 8f6f 	isb	sy
 8009dae:	f3bf 8f4f 	dsb	sy
 8009db2:	60bb      	str	r3, [r7, #8]
 8009db4:	e7fe      	b.n	8009db4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	685a      	ldr	r2, [r3, #4]
 8009dba:	4b11      	ldr	r3, [pc, #68]	; (8009e00 <vPortFree+0xa8>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	4013      	ands	r3, r2
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d019      	beq.n	8009df8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009dc4:	693b      	ldr	r3, [r7, #16]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d115      	bne.n	8009df8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009dcc:	693b      	ldr	r3, [r7, #16]
 8009dce:	685a      	ldr	r2, [r3, #4]
 8009dd0:	4b0b      	ldr	r3, [pc, #44]	; (8009e00 <vPortFree+0xa8>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	43db      	mvns	r3, r3
 8009dd6:	401a      	ands	r2, r3
 8009dd8:	693b      	ldr	r3, [r7, #16]
 8009dda:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009ddc:	f7fe fd5a 	bl	8008894 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	685a      	ldr	r2, [r3, #4]
 8009de4:	4b07      	ldr	r3, [pc, #28]	; (8009e04 <vPortFree+0xac>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4413      	add	r3, r2
 8009dea:	4a06      	ldr	r2, [pc, #24]	; (8009e04 <vPortFree+0xac>)
 8009dec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009dee:	6938      	ldr	r0, [r7, #16]
 8009df0:	f000 f86c 	bl	8009ecc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009df4:	f7fe fd5c 	bl	80088b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009df8:	bf00      	nop
 8009dfa:	3718      	adds	r7, #24
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}
 8009e00:	20001b50 	.word	0x20001b50
 8009e04:	20001b48 	.word	0x20001b48

08009e08 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009e08:	b480      	push	{r7}
 8009e0a:	b085      	sub	sp, #20
 8009e0c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009e0e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009e12:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009e14:	4b27      	ldr	r3, [pc, #156]	; (8009eb4 <prvHeapInit+0xac>)
 8009e16:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	f003 0307 	and.w	r3, r3, #7
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d00c      	beq.n	8009e3c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	3307      	adds	r3, #7
 8009e26:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	f023 0307 	bic.w	r3, r3, #7
 8009e2e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009e30:	68ba      	ldr	r2, [r7, #8]
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	1ad3      	subs	r3, r2, r3
 8009e36:	4a1f      	ldr	r2, [pc, #124]	; (8009eb4 <prvHeapInit+0xac>)
 8009e38:	4413      	add	r3, r2
 8009e3a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009e40:	4a1d      	ldr	r2, [pc, #116]	; (8009eb8 <prvHeapInit+0xb0>)
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009e46:	4b1c      	ldr	r3, [pc, #112]	; (8009eb8 <prvHeapInit+0xb0>)
 8009e48:	2200      	movs	r2, #0
 8009e4a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	68ba      	ldr	r2, [r7, #8]
 8009e50:	4413      	add	r3, r2
 8009e52:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009e54:	2208      	movs	r2, #8
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	1a9b      	subs	r3, r3, r2
 8009e5a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f023 0307 	bic.w	r3, r3, #7
 8009e62:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	4a15      	ldr	r2, [pc, #84]	; (8009ebc <prvHeapInit+0xb4>)
 8009e68:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009e6a:	4b14      	ldr	r3, [pc, #80]	; (8009ebc <prvHeapInit+0xb4>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009e72:	4b12      	ldr	r3, [pc, #72]	; (8009ebc <prvHeapInit+0xb4>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	2200      	movs	r2, #0
 8009e78:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	68fa      	ldr	r2, [r7, #12]
 8009e82:	1ad2      	subs	r2, r2, r3
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009e88:	4b0c      	ldr	r3, [pc, #48]	; (8009ebc <prvHeapInit+0xb4>)
 8009e8a:	681a      	ldr	r2, [r3, #0]
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	685b      	ldr	r3, [r3, #4]
 8009e94:	4a0a      	ldr	r2, [pc, #40]	; (8009ec0 <prvHeapInit+0xb8>)
 8009e96:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	685b      	ldr	r3, [r3, #4]
 8009e9c:	4a09      	ldr	r2, [pc, #36]	; (8009ec4 <prvHeapInit+0xbc>)
 8009e9e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009ea0:	4b09      	ldr	r3, [pc, #36]	; (8009ec8 <prvHeapInit+0xc0>)
 8009ea2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009ea6:	601a      	str	r2, [r3, #0]
}
 8009ea8:	bf00      	nop
 8009eaa:	3714      	adds	r7, #20
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bc80      	pop	{r7}
 8009eb0:	4770      	bx	lr
 8009eb2:	bf00      	nop
 8009eb4:	20000f3c 	.word	0x20000f3c
 8009eb8:	20001b3c 	.word	0x20001b3c
 8009ebc:	20001b44 	.word	0x20001b44
 8009ec0:	20001b4c 	.word	0x20001b4c
 8009ec4:	20001b48 	.word	0x20001b48
 8009ec8:	20001b50 	.word	0x20001b50

08009ecc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009ecc:	b480      	push	{r7}
 8009ece:	b085      	sub	sp, #20
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009ed4:	4b27      	ldr	r3, [pc, #156]	; (8009f74 <prvInsertBlockIntoFreeList+0xa8>)
 8009ed6:	60fb      	str	r3, [r7, #12]
 8009ed8:	e002      	b.n	8009ee0 <prvInsertBlockIntoFreeList+0x14>
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	60fb      	str	r3, [r7, #12]
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	687a      	ldr	r2, [r7, #4]
 8009ee6:	429a      	cmp	r2, r3
 8009ee8:	d8f7      	bhi.n	8009eda <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	685b      	ldr	r3, [r3, #4]
 8009ef2:	68ba      	ldr	r2, [r7, #8]
 8009ef4:	4413      	add	r3, r2
 8009ef6:	687a      	ldr	r2, [r7, #4]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d108      	bne.n	8009f0e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	685a      	ldr	r2, [r3, #4]
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	441a      	add	r2, r3
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	685b      	ldr	r3, [r3, #4]
 8009f16:	68ba      	ldr	r2, [r7, #8]
 8009f18:	441a      	add	r2, r3
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	429a      	cmp	r2, r3
 8009f20:	d118      	bne.n	8009f54 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	681a      	ldr	r2, [r3, #0]
 8009f26:	4b14      	ldr	r3, [pc, #80]	; (8009f78 <prvInsertBlockIntoFreeList+0xac>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	429a      	cmp	r2, r3
 8009f2c:	d00d      	beq.n	8009f4a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	685a      	ldr	r2, [r3, #4]
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	685b      	ldr	r3, [r3, #4]
 8009f38:	441a      	add	r2, r3
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	681a      	ldr	r2, [r3, #0]
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	601a      	str	r2, [r3, #0]
 8009f48:	e008      	b.n	8009f5c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009f4a:	4b0b      	ldr	r3, [pc, #44]	; (8009f78 <prvInsertBlockIntoFreeList+0xac>)
 8009f4c:	681a      	ldr	r2, [r3, #0]
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	601a      	str	r2, [r3, #0]
 8009f52:	e003      	b.n	8009f5c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	681a      	ldr	r2, [r3, #0]
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009f5c:	68fa      	ldr	r2, [r7, #12]
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	429a      	cmp	r2, r3
 8009f62:	d002      	beq.n	8009f6a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	687a      	ldr	r2, [r7, #4]
 8009f68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f6a:	bf00      	nop
 8009f6c:	3714      	adds	r7, #20
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bc80      	pop	{r7}
 8009f72:	4770      	bx	lr
 8009f74:	20001b3c 	.word	0x20001b3c
 8009f78:	20001b44 	.word	0x20001b44

08009f7c <__errno>:
 8009f7c:	4b01      	ldr	r3, [pc, #4]	; (8009f84 <__errno+0x8>)
 8009f7e:	6818      	ldr	r0, [r3, #0]
 8009f80:	4770      	bx	lr
 8009f82:	bf00      	nop
 8009f84:	2000001c 	.word	0x2000001c

08009f88 <__libc_init_array>:
 8009f88:	b570      	push	{r4, r5, r6, lr}
 8009f8a:	2500      	movs	r5, #0
 8009f8c:	4e0c      	ldr	r6, [pc, #48]	; (8009fc0 <__libc_init_array+0x38>)
 8009f8e:	4c0d      	ldr	r4, [pc, #52]	; (8009fc4 <__libc_init_array+0x3c>)
 8009f90:	1ba4      	subs	r4, r4, r6
 8009f92:	10a4      	asrs	r4, r4, #2
 8009f94:	42a5      	cmp	r5, r4
 8009f96:	d109      	bne.n	8009fac <__libc_init_array+0x24>
 8009f98:	f002 fbb0 	bl	800c6fc <_init>
 8009f9c:	2500      	movs	r5, #0
 8009f9e:	4e0a      	ldr	r6, [pc, #40]	; (8009fc8 <__libc_init_array+0x40>)
 8009fa0:	4c0a      	ldr	r4, [pc, #40]	; (8009fcc <__libc_init_array+0x44>)
 8009fa2:	1ba4      	subs	r4, r4, r6
 8009fa4:	10a4      	asrs	r4, r4, #2
 8009fa6:	42a5      	cmp	r5, r4
 8009fa8:	d105      	bne.n	8009fb6 <__libc_init_array+0x2e>
 8009faa:	bd70      	pop	{r4, r5, r6, pc}
 8009fac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009fb0:	4798      	blx	r3
 8009fb2:	3501      	adds	r5, #1
 8009fb4:	e7ee      	b.n	8009f94 <__libc_init_array+0xc>
 8009fb6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009fba:	4798      	blx	r3
 8009fbc:	3501      	adds	r5, #1
 8009fbe:	e7f2      	b.n	8009fa6 <__libc_init_array+0x1e>
 8009fc0:	0800cbe8 	.word	0x0800cbe8
 8009fc4:	0800cbe8 	.word	0x0800cbe8
 8009fc8:	0800cbe8 	.word	0x0800cbe8
 8009fcc:	0800cbec 	.word	0x0800cbec

08009fd0 <malloc>:
 8009fd0:	4b02      	ldr	r3, [pc, #8]	; (8009fdc <malloc+0xc>)
 8009fd2:	4601      	mov	r1, r0
 8009fd4:	6818      	ldr	r0, [r3, #0]
 8009fd6:	f000 b86b 	b.w	800a0b0 <_malloc_r>
 8009fda:	bf00      	nop
 8009fdc:	2000001c 	.word	0x2000001c

08009fe0 <free>:
 8009fe0:	4b02      	ldr	r3, [pc, #8]	; (8009fec <free+0xc>)
 8009fe2:	4601      	mov	r1, r0
 8009fe4:	6818      	ldr	r0, [r3, #0]
 8009fe6:	f000 b817 	b.w	800a018 <_free_r>
 8009fea:	bf00      	nop
 8009fec:	2000001c 	.word	0x2000001c

08009ff0 <memcpy>:
 8009ff0:	b510      	push	{r4, lr}
 8009ff2:	1e43      	subs	r3, r0, #1
 8009ff4:	440a      	add	r2, r1
 8009ff6:	4291      	cmp	r1, r2
 8009ff8:	d100      	bne.n	8009ffc <memcpy+0xc>
 8009ffa:	bd10      	pop	{r4, pc}
 8009ffc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a000:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a004:	e7f7      	b.n	8009ff6 <memcpy+0x6>

0800a006 <memset>:
 800a006:	4603      	mov	r3, r0
 800a008:	4402      	add	r2, r0
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d100      	bne.n	800a010 <memset+0xa>
 800a00e:	4770      	bx	lr
 800a010:	f803 1b01 	strb.w	r1, [r3], #1
 800a014:	e7f9      	b.n	800a00a <memset+0x4>
	...

0800a018 <_free_r>:
 800a018:	b538      	push	{r3, r4, r5, lr}
 800a01a:	4605      	mov	r5, r0
 800a01c:	2900      	cmp	r1, #0
 800a01e:	d043      	beq.n	800a0a8 <_free_r+0x90>
 800a020:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a024:	1f0c      	subs	r4, r1, #4
 800a026:	2b00      	cmp	r3, #0
 800a028:	bfb8      	it	lt
 800a02a:	18e4      	addlt	r4, r4, r3
 800a02c:	f001 fe72 	bl	800bd14 <__malloc_lock>
 800a030:	4a1e      	ldr	r2, [pc, #120]	; (800a0ac <_free_r+0x94>)
 800a032:	6813      	ldr	r3, [r2, #0]
 800a034:	4610      	mov	r0, r2
 800a036:	b933      	cbnz	r3, 800a046 <_free_r+0x2e>
 800a038:	6063      	str	r3, [r4, #4]
 800a03a:	6014      	str	r4, [r2, #0]
 800a03c:	4628      	mov	r0, r5
 800a03e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a042:	f001 be68 	b.w	800bd16 <__malloc_unlock>
 800a046:	42a3      	cmp	r3, r4
 800a048:	d90b      	bls.n	800a062 <_free_r+0x4a>
 800a04a:	6821      	ldr	r1, [r4, #0]
 800a04c:	1862      	adds	r2, r4, r1
 800a04e:	4293      	cmp	r3, r2
 800a050:	bf01      	itttt	eq
 800a052:	681a      	ldreq	r2, [r3, #0]
 800a054:	685b      	ldreq	r3, [r3, #4]
 800a056:	1852      	addeq	r2, r2, r1
 800a058:	6022      	streq	r2, [r4, #0]
 800a05a:	6063      	str	r3, [r4, #4]
 800a05c:	6004      	str	r4, [r0, #0]
 800a05e:	e7ed      	b.n	800a03c <_free_r+0x24>
 800a060:	4613      	mov	r3, r2
 800a062:	685a      	ldr	r2, [r3, #4]
 800a064:	b10a      	cbz	r2, 800a06a <_free_r+0x52>
 800a066:	42a2      	cmp	r2, r4
 800a068:	d9fa      	bls.n	800a060 <_free_r+0x48>
 800a06a:	6819      	ldr	r1, [r3, #0]
 800a06c:	1858      	adds	r0, r3, r1
 800a06e:	42a0      	cmp	r0, r4
 800a070:	d10b      	bne.n	800a08a <_free_r+0x72>
 800a072:	6820      	ldr	r0, [r4, #0]
 800a074:	4401      	add	r1, r0
 800a076:	1858      	adds	r0, r3, r1
 800a078:	4282      	cmp	r2, r0
 800a07a:	6019      	str	r1, [r3, #0]
 800a07c:	d1de      	bne.n	800a03c <_free_r+0x24>
 800a07e:	6810      	ldr	r0, [r2, #0]
 800a080:	6852      	ldr	r2, [r2, #4]
 800a082:	4401      	add	r1, r0
 800a084:	6019      	str	r1, [r3, #0]
 800a086:	605a      	str	r2, [r3, #4]
 800a088:	e7d8      	b.n	800a03c <_free_r+0x24>
 800a08a:	d902      	bls.n	800a092 <_free_r+0x7a>
 800a08c:	230c      	movs	r3, #12
 800a08e:	602b      	str	r3, [r5, #0]
 800a090:	e7d4      	b.n	800a03c <_free_r+0x24>
 800a092:	6820      	ldr	r0, [r4, #0]
 800a094:	1821      	adds	r1, r4, r0
 800a096:	428a      	cmp	r2, r1
 800a098:	bf01      	itttt	eq
 800a09a:	6811      	ldreq	r1, [r2, #0]
 800a09c:	6852      	ldreq	r2, [r2, #4]
 800a09e:	1809      	addeq	r1, r1, r0
 800a0a0:	6021      	streq	r1, [r4, #0]
 800a0a2:	6062      	str	r2, [r4, #4]
 800a0a4:	605c      	str	r4, [r3, #4]
 800a0a6:	e7c9      	b.n	800a03c <_free_r+0x24>
 800a0a8:	bd38      	pop	{r3, r4, r5, pc}
 800a0aa:	bf00      	nop
 800a0ac:	20001b54 	.word	0x20001b54

0800a0b0 <_malloc_r>:
 800a0b0:	b570      	push	{r4, r5, r6, lr}
 800a0b2:	1ccd      	adds	r5, r1, #3
 800a0b4:	f025 0503 	bic.w	r5, r5, #3
 800a0b8:	3508      	adds	r5, #8
 800a0ba:	2d0c      	cmp	r5, #12
 800a0bc:	bf38      	it	cc
 800a0be:	250c      	movcc	r5, #12
 800a0c0:	2d00      	cmp	r5, #0
 800a0c2:	4606      	mov	r6, r0
 800a0c4:	db01      	blt.n	800a0ca <_malloc_r+0x1a>
 800a0c6:	42a9      	cmp	r1, r5
 800a0c8:	d903      	bls.n	800a0d2 <_malloc_r+0x22>
 800a0ca:	230c      	movs	r3, #12
 800a0cc:	6033      	str	r3, [r6, #0]
 800a0ce:	2000      	movs	r0, #0
 800a0d0:	bd70      	pop	{r4, r5, r6, pc}
 800a0d2:	f001 fe1f 	bl	800bd14 <__malloc_lock>
 800a0d6:	4a21      	ldr	r2, [pc, #132]	; (800a15c <_malloc_r+0xac>)
 800a0d8:	6814      	ldr	r4, [r2, #0]
 800a0da:	4621      	mov	r1, r4
 800a0dc:	b991      	cbnz	r1, 800a104 <_malloc_r+0x54>
 800a0de:	4c20      	ldr	r4, [pc, #128]	; (800a160 <_malloc_r+0xb0>)
 800a0e0:	6823      	ldr	r3, [r4, #0]
 800a0e2:	b91b      	cbnz	r3, 800a0ec <_malloc_r+0x3c>
 800a0e4:	4630      	mov	r0, r6
 800a0e6:	f000 fd09 	bl	800aafc <_sbrk_r>
 800a0ea:	6020      	str	r0, [r4, #0]
 800a0ec:	4629      	mov	r1, r5
 800a0ee:	4630      	mov	r0, r6
 800a0f0:	f000 fd04 	bl	800aafc <_sbrk_r>
 800a0f4:	1c43      	adds	r3, r0, #1
 800a0f6:	d124      	bne.n	800a142 <_malloc_r+0x92>
 800a0f8:	230c      	movs	r3, #12
 800a0fa:	4630      	mov	r0, r6
 800a0fc:	6033      	str	r3, [r6, #0]
 800a0fe:	f001 fe0a 	bl	800bd16 <__malloc_unlock>
 800a102:	e7e4      	b.n	800a0ce <_malloc_r+0x1e>
 800a104:	680b      	ldr	r3, [r1, #0]
 800a106:	1b5b      	subs	r3, r3, r5
 800a108:	d418      	bmi.n	800a13c <_malloc_r+0x8c>
 800a10a:	2b0b      	cmp	r3, #11
 800a10c:	d90f      	bls.n	800a12e <_malloc_r+0x7e>
 800a10e:	600b      	str	r3, [r1, #0]
 800a110:	18cc      	adds	r4, r1, r3
 800a112:	50cd      	str	r5, [r1, r3]
 800a114:	4630      	mov	r0, r6
 800a116:	f001 fdfe 	bl	800bd16 <__malloc_unlock>
 800a11a:	f104 000b 	add.w	r0, r4, #11
 800a11e:	1d23      	adds	r3, r4, #4
 800a120:	f020 0007 	bic.w	r0, r0, #7
 800a124:	1ac3      	subs	r3, r0, r3
 800a126:	d0d3      	beq.n	800a0d0 <_malloc_r+0x20>
 800a128:	425a      	negs	r2, r3
 800a12a:	50e2      	str	r2, [r4, r3]
 800a12c:	e7d0      	b.n	800a0d0 <_malloc_r+0x20>
 800a12e:	684b      	ldr	r3, [r1, #4]
 800a130:	428c      	cmp	r4, r1
 800a132:	bf16      	itet	ne
 800a134:	6063      	strne	r3, [r4, #4]
 800a136:	6013      	streq	r3, [r2, #0]
 800a138:	460c      	movne	r4, r1
 800a13a:	e7eb      	b.n	800a114 <_malloc_r+0x64>
 800a13c:	460c      	mov	r4, r1
 800a13e:	6849      	ldr	r1, [r1, #4]
 800a140:	e7cc      	b.n	800a0dc <_malloc_r+0x2c>
 800a142:	1cc4      	adds	r4, r0, #3
 800a144:	f024 0403 	bic.w	r4, r4, #3
 800a148:	42a0      	cmp	r0, r4
 800a14a:	d005      	beq.n	800a158 <_malloc_r+0xa8>
 800a14c:	1a21      	subs	r1, r4, r0
 800a14e:	4630      	mov	r0, r6
 800a150:	f000 fcd4 	bl	800aafc <_sbrk_r>
 800a154:	3001      	adds	r0, #1
 800a156:	d0cf      	beq.n	800a0f8 <_malloc_r+0x48>
 800a158:	6025      	str	r5, [r4, #0]
 800a15a:	e7db      	b.n	800a114 <_malloc_r+0x64>
 800a15c:	20001b54 	.word	0x20001b54
 800a160:	20001b58 	.word	0x20001b58

0800a164 <__cvt>:
 800a164:	2b00      	cmp	r3, #0
 800a166:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a16a:	461e      	mov	r6, r3
 800a16c:	bfbb      	ittet	lt
 800a16e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800a172:	461e      	movlt	r6, r3
 800a174:	2300      	movge	r3, #0
 800a176:	232d      	movlt	r3, #45	; 0x2d
 800a178:	b088      	sub	sp, #32
 800a17a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800a17c:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800a180:	f027 0720 	bic.w	r7, r7, #32
 800a184:	2f46      	cmp	r7, #70	; 0x46
 800a186:	4614      	mov	r4, r2
 800a188:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a18a:	700b      	strb	r3, [r1, #0]
 800a18c:	d004      	beq.n	800a198 <__cvt+0x34>
 800a18e:	2f45      	cmp	r7, #69	; 0x45
 800a190:	d100      	bne.n	800a194 <__cvt+0x30>
 800a192:	3501      	adds	r5, #1
 800a194:	2302      	movs	r3, #2
 800a196:	e000      	b.n	800a19a <__cvt+0x36>
 800a198:	2303      	movs	r3, #3
 800a19a:	aa07      	add	r2, sp, #28
 800a19c:	9204      	str	r2, [sp, #16]
 800a19e:	aa06      	add	r2, sp, #24
 800a1a0:	e9cd a202 	strd	sl, r2, [sp, #8]
 800a1a4:	e9cd 3500 	strd	r3, r5, [sp]
 800a1a8:	4622      	mov	r2, r4
 800a1aa:	4633      	mov	r3, r6
 800a1ac:	f000 fe04 	bl	800adb8 <_dtoa_r>
 800a1b0:	2f47      	cmp	r7, #71	; 0x47
 800a1b2:	4680      	mov	r8, r0
 800a1b4:	d102      	bne.n	800a1bc <__cvt+0x58>
 800a1b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a1b8:	07db      	lsls	r3, r3, #31
 800a1ba:	d526      	bpl.n	800a20a <__cvt+0xa6>
 800a1bc:	2f46      	cmp	r7, #70	; 0x46
 800a1be:	eb08 0905 	add.w	r9, r8, r5
 800a1c2:	d111      	bne.n	800a1e8 <__cvt+0x84>
 800a1c4:	f898 3000 	ldrb.w	r3, [r8]
 800a1c8:	2b30      	cmp	r3, #48	; 0x30
 800a1ca:	d10a      	bne.n	800a1e2 <__cvt+0x7e>
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	4620      	mov	r0, r4
 800a1d2:	4631      	mov	r1, r6
 800a1d4:	f7f6 fbe8 	bl	80009a8 <__aeabi_dcmpeq>
 800a1d8:	b918      	cbnz	r0, 800a1e2 <__cvt+0x7e>
 800a1da:	f1c5 0501 	rsb	r5, r5, #1
 800a1de:	f8ca 5000 	str.w	r5, [sl]
 800a1e2:	f8da 3000 	ldr.w	r3, [sl]
 800a1e6:	4499      	add	r9, r3
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	4620      	mov	r0, r4
 800a1ee:	4631      	mov	r1, r6
 800a1f0:	f7f6 fbda 	bl	80009a8 <__aeabi_dcmpeq>
 800a1f4:	b938      	cbnz	r0, 800a206 <__cvt+0xa2>
 800a1f6:	2230      	movs	r2, #48	; 0x30
 800a1f8:	9b07      	ldr	r3, [sp, #28]
 800a1fa:	454b      	cmp	r3, r9
 800a1fc:	d205      	bcs.n	800a20a <__cvt+0xa6>
 800a1fe:	1c59      	adds	r1, r3, #1
 800a200:	9107      	str	r1, [sp, #28]
 800a202:	701a      	strb	r2, [r3, #0]
 800a204:	e7f8      	b.n	800a1f8 <__cvt+0x94>
 800a206:	f8cd 901c 	str.w	r9, [sp, #28]
 800a20a:	4640      	mov	r0, r8
 800a20c:	9b07      	ldr	r3, [sp, #28]
 800a20e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a210:	eba3 0308 	sub.w	r3, r3, r8
 800a214:	6013      	str	r3, [r2, #0]
 800a216:	b008      	add	sp, #32
 800a218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a21c <__exponent>:
 800a21c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a21e:	2900      	cmp	r1, #0
 800a220:	bfb4      	ite	lt
 800a222:	232d      	movlt	r3, #45	; 0x2d
 800a224:	232b      	movge	r3, #43	; 0x2b
 800a226:	4604      	mov	r4, r0
 800a228:	bfb8      	it	lt
 800a22a:	4249      	neglt	r1, r1
 800a22c:	2909      	cmp	r1, #9
 800a22e:	f804 2b02 	strb.w	r2, [r4], #2
 800a232:	7043      	strb	r3, [r0, #1]
 800a234:	dd21      	ble.n	800a27a <__exponent+0x5e>
 800a236:	f10d 0307 	add.w	r3, sp, #7
 800a23a:	461f      	mov	r7, r3
 800a23c:	260a      	movs	r6, #10
 800a23e:	fb91 f5f6 	sdiv	r5, r1, r6
 800a242:	fb06 1115 	mls	r1, r6, r5, r1
 800a246:	2d09      	cmp	r5, #9
 800a248:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800a24c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a250:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800a254:	4629      	mov	r1, r5
 800a256:	dc09      	bgt.n	800a26c <__exponent+0x50>
 800a258:	3130      	adds	r1, #48	; 0x30
 800a25a:	3b02      	subs	r3, #2
 800a25c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a260:	42bb      	cmp	r3, r7
 800a262:	4622      	mov	r2, r4
 800a264:	d304      	bcc.n	800a270 <__exponent+0x54>
 800a266:	1a10      	subs	r0, r2, r0
 800a268:	b003      	add	sp, #12
 800a26a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a26c:	4613      	mov	r3, r2
 800a26e:	e7e6      	b.n	800a23e <__exponent+0x22>
 800a270:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a274:	f804 2b01 	strb.w	r2, [r4], #1
 800a278:	e7f2      	b.n	800a260 <__exponent+0x44>
 800a27a:	2330      	movs	r3, #48	; 0x30
 800a27c:	4419      	add	r1, r3
 800a27e:	7083      	strb	r3, [r0, #2]
 800a280:	1d02      	adds	r2, r0, #4
 800a282:	70c1      	strb	r1, [r0, #3]
 800a284:	e7ef      	b.n	800a266 <__exponent+0x4a>
	...

0800a288 <_printf_float>:
 800a288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a28c:	b091      	sub	sp, #68	; 0x44
 800a28e:	460c      	mov	r4, r1
 800a290:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800a292:	4693      	mov	fp, r2
 800a294:	461e      	mov	r6, r3
 800a296:	4605      	mov	r5, r0
 800a298:	f001 fcbc 	bl	800bc14 <_localeconv_r>
 800a29c:	6803      	ldr	r3, [r0, #0]
 800a29e:	4618      	mov	r0, r3
 800a2a0:	9309      	str	r3, [sp, #36]	; 0x24
 800a2a2:	f7f5 ff55 	bl	8000150 <strlen>
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	930e      	str	r3, [sp, #56]	; 0x38
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	900a      	str	r0, [sp, #40]	; 0x28
 800a2ae:	3307      	adds	r3, #7
 800a2b0:	f023 0307 	bic.w	r3, r3, #7
 800a2b4:	f103 0208 	add.w	r2, r3, #8
 800a2b8:	f894 8018 	ldrb.w	r8, [r4, #24]
 800a2bc:	f8d4 a000 	ldr.w	sl, [r4]
 800a2c0:	603a      	str	r2, [r7, #0]
 800a2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a2ca:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800a2ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a2d2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a2d8:	4ba6      	ldr	r3, [pc, #664]	; (800a574 <_printf_float+0x2ec>)
 800a2da:	4638      	mov	r0, r7
 800a2dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a2de:	f7f6 fb95 	bl	8000a0c <__aeabi_dcmpun>
 800a2e2:	bb68      	cbnz	r0, 800a340 <_printf_float+0xb8>
 800a2e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a2e8:	4ba2      	ldr	r3, [pc, #648]	; (800a574 <_printf_float+0x2ec>)
 800a2ea:	4638      	mov	r0, r7
 800a2ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a2ee:	f7f6 fb6f 	bl	80009d0 <__aeabi_dcmple>
 800a2f2:	bb28      	cbnz	r0, 800a340 <_printf_float+0xb8>
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	4638      	mov	r0, r7
 800a2fa:	4649      	mov	r1, r9
 800a2fc:	f7f6 fb5e 	bl	80009bc <__aeabi_dcmplt>
 800a300:	b110      	cbz	r0, 800a308 <_printf_float+0x80>
 800a302:	232d      	movs	r3, #45	; 0x2d
 800a304:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a308:	4f9b      	ldr	r7, [pc, #620]	; (800a578 <_printf_float+0x2f0>)
 800a30a:	4b9c      	ldr	r3, [pc, #624]	; (800a57c <_printf_float+0x2f4>)
 800a30c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a310:	bf98      	it	ls
 800a312:	461f      	movls	r7, r3
 800a314:	2303      	movs	r3, #3
 800a316:	f04f 0900 	mov.w	r9, #0
 800a31a:	6123      	str	r3, [r4, #16]
 800a31c:	f02a 0304 	bic.w	r3, sl, #4
 800a320:	6023      	str	r3, [r4, #0]
 800a322:	9600      	str	r6, [sp, #0]
 800a324:	465b      	mov	r3, fp
 800a326:	aa0f      	add	r2, sp, #60	; 0x3c
 800a328:	4621      	mov	r1, r4
 800a32a:	4628      	mov	r0, r5
 800a32c:	f000 f9e2 	bl	800a6f4 <_printf_common>
 800a330:	3001      	adds	r0, #1
 800a332:	f040 8090 	bne.w	800a456 <_printf_float+0x1ce>
 800a336:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a33a:	b011      	add	sp, #68	; 0x44
 800a33c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a340:	463a      	mov	r2, r7
 800a342:	464b      	mov	r3, r9
 800a344:	4638      	mov	r0, r7
 800a346:	4649      	mov	r1, r9
 800a348:	f7f6 fb60 	bl	8000a0c <__aeabi_dcmpun>
 800a34c:	b110      	cbz	r0, 800a354 <_printf_float+0xcc>
 800a34e:	4f8c      	ldr	r7, [pc, #560]	; (800a580 <_printf_float+0x2f8>)
 800a350:	4b8c      	ldr	r3, [pc, #560]	; (800a584 <_printf_float+0x2fc>)
 800a352:	e7db      	b.n	800a30c <_printf_float+0x84>
 800a354:	6863      	ldr	r3, [r4, #4]
 800a356:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800a35a:	1c59      	adds	r1, r3, #1
 800a35c:	a80d      	add	r0, sp, #52	; 0x34
 800a35e:	a90e      	add	r1, sp, #56	; 0x38
 800a360:	d140      	bne.n	800a3e4 <_printf_float+0x15c>
 800a362:	2306      	movs	r3, #6
 800a364:	6063      	str	r3, [r4, #4]
 800a366:	f04f 0c00 	mov.w	ip, #0
 800a36a:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800a36e:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800a372:	6863      	ldr	r3, [r4, #4]
 800a374:	6022      	str	r2, [r4, #0]
 800a376:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800a37a:	9300      	str	r3, [sp, #0]
 800a37c:	463a      	mov	r2, r7
 800a37e:	464b      	mov	r3, r9
 800a380:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800a384:	4628      	mov	r0, r5
 800a386:	f7ff feed 	bl	800a164 <__cvt>
 800a38a:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800a38e:	2b47      	cmp	r3, #71	; 0x47
 800a390:	4607      	mov	r7, r0
 800a392:	d109      	bne.n	800a3a8 <_printf_float+0x120>
 800a394:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a396:	1cd8      	adds	r0, r3, #3
 800a398:	db02      	blt.n	800a3a0 <_printf_float+0x118>
 800a39a:	6862      	ldr	r2, [r4, #4]
 800a39c:	4293      	cmp	r3, r2
 800a39e:	dd47      	ble.n	800a430 <_printf_float+0x1a8>
 800a3a0:	f1a8 0802 	sub.w	r8, r8, #2
 800a3a4:	fa5f f888 	uxtb.w	r8, r8
 800a3a8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800a3ac:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a3ae:	d824      	bhi.n	800a3fa <_printf_float+0x172>
 800a3b0:	3901      	subs	r1, #1
 800a3b2:	4642      	mov	r2, r8
 800a3b4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a3b8:	910d      	str	r1, [sp, #52]	; 0x34
 800a3ba:	f7ff ff2f 	bl	800a21c <__exponent>
 800a3be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a3c0:	4681      	mov	r9, r0
 800a3c2:	1813      	adds	r3, r2, r0
 800a3c4:	2a01      	cmp	r2, #1
 800a3c6:	6123      	str	r3, [r4, #16]
 800a3c8:	dc02      	bgt.n	800a3d0 <_printf_float+0x148>
 800a3ca:	6822      	ldr	r2, [r4, #0]
 800a3cc:	07d1      	lsls	r1, r2, #31
 800a3ce:	d501      	bpl.n	800a3d4 <_printf_float+0x14c>
 800a3d0:	3301      	adds	r3, #1
 800a3d2:	6123      	str	r3, [r4, #16]
 800a3d4:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d0a2      	beq.n	800a322 <_printf_float+0x9a>
 800a3dc:	232d      	movs	r3, #45	; 0x2d
 800a3de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3e2:	e79e      	b.n	800a322 <_printf_float+0x9a>
 800a3e4:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800a3e8:	f000 816e 	beq.w	800a6c8 <_printf_float+0x440>
 800a3ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a3f0:	d1b9      	bne.n	800a366 <_printf_float+0xde>
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d1b7      	bne.n	800a366 <_printf_float+0xde>
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	e7b4      	b.n	800a364 <_printf_float+0xdc>
 800a3fa:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800a3fe:	d119      	bne.n	800a434 <_printf_float+0x1ac>
 800a400:	2900      	cmp	r1, #0
 800a402:	6863      	ldr	r3, [r4, #4]
 800a404:	dd0c      	ble.n	800a420 <_printf_float+0x198>
 800a406:	6121      	str	r1, [r4, #16]
 800a408:	b913      	cbnz	r3, 800a410 <_printf_float+0x188>
 800a40a:	6822      	ldr	r2, [r4, #0]
 800a40c:	07d2      	lsls	r2, r2, #31
 800a40e:	d502      	bpl.n	800a416 <_printf_float+0x18e>
 800a410:	3301      	adds	r3, #1
 800a412:	440b      	add	r3, r1
 800a414:	6123      	str	r3, [r4, #16]
 800a416:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a418:	f04f 0900 	mov.w	r9, #0
 800a41c:	65a3      	str	r3, [r4, #88]	; 0x58
 800a41e:	e7d9      	b.n	800a3d4 <_printf_float+0x14c>
 800a420:	b913      	cbnz	r3, 800a428 <_printf_float+0x1a0>
 800a422:	6822      	ldr	r2, [r4, #0]
 800a424:	07d0      	lsls	r0, r2, #31
 800a426:	d501      	bpl.n	800a42c <_printf_float+0x1a4>
 800a428:	3302      	adds	r3, #2
 800a42a:	e7f3      	b.n	800a414 <_printf_float+0x18c>
 800a42c:	2301      	movs	r3, #1
 800a42e:	e7f1      	b.n	800a414 <_printf_float+0x18c>
 800a430:	f04f 0867 	mov.w	r8, #103	; 0x67
 800a434:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800a438:	4293      	cmp	r3, r2
 800a43a:	db05      	blt.n	800a448 <_printf_float+0x1c0>
 800a43c:	6822      	ldr	r2, [r4, #0]
 800a43e:	6123      	str	r3, [r4, #16]
 800a440:	07d1      	lsls	r1, r2, #31
 800a442:	d5e8      	bpl.n	800a416 <_printf_float+0x18e>
 800a444:	3301      	adds	r3, #1
 800a446:	e7e5      	b.n	800a414 <_printf_float+0x18c>
 800a448:	2b00      	cmp	r3, #0
 800a44a:	bfcc      	ite	gt
 800a44c:	2301      	movgt	r3, #1
 800a44e:	f1c3 0302 	rsble	r3, r3, #2
 800a452:	4413      	add	r3, r2
 800a454:	e7de      	b.n	800a414 <_printf_float+0x18c>
 800a456:	6823      	ldr	r3, [r4, #0]
 800a458:	055a      	lsls	r2, r3, #21
 800a45a:	d407      	bmi.n	800a46c <_printf_float+0x1e4>
 800a45c:	6923      	ldr	r3, [r4, #16]
 800a45e:	463a      	mov	r2, r7
 800a460:	4659      	mov	r1, fp
 800a462:	4628      	mov	r0, r5
 800a464:	47b0      	blx	r6
 800a466:	3001      	adds	r0, #1
 800a468:	d129      	bne.n	800a4be <_printf_float+0x236>
 800a46a:	e764      	b.n	800a336 <_printf_float+0xae>
 800a46c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800a470:	f240 80d7 	bls.w	800a622 <_printf_float+0x39a>
 800a474:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a478:	2200      	movs	r2, #0
 800a47a:	2300      	movs	r3, #0
 800a47c:	f7f6 fa94 	bl	80009a8 <__aeabi_dcmpeq>
 800a480:	b388      	cbz	r0, 800a4e6 <_printf_float+0x25e>
 800a482:	2301      	movs	r3, #1
 800a484:	4a40      	ldr	r2, [pc, #256]	; (800a588 <_printf_float+0x300>)
 800a486:	4659      	mov	r1, fp
 800a488:	4628      	mov	r0, r5
 800a48a:	47b0      	blx	r6
 800a48c:	3001      	adds	r0, #1
 800a48e:	f43f af52 	beq.w	800a336 <_printf_float+0xae>
 800a492:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a496:	429a      	cmp	r2, r3
 800a498:	db02      	blt.n	800a4a0 <_printf_float+0x218>
 800a49a:	6823      	ldr	r3, [r4, #0]
 800a49c:	07d8      	lsls	r0, r3, #31
 800a49e:	d50e      	bpl.n	800a4be <_printf_float+0x236>
 800a4a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a4a4:	4659      	mov	r1, fp
 800a4a6:	4628      	mov	r0, r5
 800a4a8:	47b0      	blx	r6
 800a4aa:	3001      	adds	r0, #1
 800a4ac:	f43f af43 	beq.w	800a336 <_printf_float+0xae>
 800a4b0:	2700      	movs	r7, #0
 800a4b2:	f104 081a 	add.w	r8, r4, #26
 800a4b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4b8:	3b01      	subs	r3, #1
 800a4ba:	42bb      	cmp	r3, r7
 800a4bc:	dc09      	bgt.n	800a4d2 <_printf_float+0x24a>
 800a4be:	6823      	ldr	r3, [r4, #0]
 800a4c0:	079f      	lsls	r7, r3, #30
 800a4c2:	f100 80fd 	bmi.w	800a6c0 <_printf_float+0x438>
 800a4c6:	68e0      	ldr	r0, [r4, #12]
 800a4c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a4ca:	4298      	cmp	r0, r3
 800a4cc:	bfb8      	it	lt
 800a4ce:	4618      	movlt	r0, r3
 800a4d0:	e733      	b.n	800a33a <_printf_float+0xb2>
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	4642      	mov	r2, r8
 800a4d6:	4659      	mov	r1, fp
 800a4d8:	4628      	mov	r0, r5
 800a4da:	47b0      	blx	r6
 800a4dc:	3001      	adds	r0, #1
 800a4de:	f43f af2a 	beq.w	800a336 <_printf_float+0xae>
 800a4e2:	3701      	adds	r7, #1
 800a4e4:	e7e7      	b.n	800a4b6 <_printf_float+0x22e>
 800a4e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	dc2b      	bgt.n	800a544 <_printf_float+0x2bc>
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	4a26      	ldr	r2, [pc, #152]	; (800a588 <_printf_float+0x300>)
 800a4f0:	4659      	mov	r1, fp
 800a4f2:	4628      	mov	r0, r5
 800a4f4:	47b0      	blx	r6
 800a4f6:	3001      	adds	r0, #1
 800a4f8:	f43f af1d 	beq.w	800a336 <_printf_float+0xae>
 800a4fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4fe:	b923      	cbnz	r3, 800a50a <_printf_float+0x282>
 800a500:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a502:	b913      	cbnz	r3, 800a50a <_printf_float+0x282>
 800a504:	6823      	ldr	r3, [r4, #0]
 800a506:	07d9      	lsls	r1, r3, #31
 800a508:	d5d9      	bpl.n	800a4be <_printf_float+0x236>
 800a50a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a50e:	4659      	mov	r1, fp
 800a510:	4628      	mov	r0, r5
 800a512:	47b0      	blx	r6
 800a514:	3001      	adds	r0, #1
 800a516:	f43f af0e 	beq.w	800a336 <_printf_float+0xae>
 800a51a:	f04f 0800 	mov.w	r8, #0
 800a51e:	f104 091a 	add.w	r9, r4, #26
 800a522:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a524:	425b      	negs	r3, r3
 800a526:	4543      	cmp	r3, r8
 800a528:	dc01      	bgt.n	800a52e <_printf_float+0x2a6>
 800a52a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a52c:	e797      	b.n	800a45e <_printf_float+0x1d6>
 800a52e:	2301      	movs	r3, #1
 800a530:	464a      	mov	r2, r9
 800a532:	4659      	mov	r1, fp
 800a534:	4628      	mov	r0, r5
 800a536:	47b0      	blx	r6
 800a538:	3001      	adds	r0, #1
 800a53a:	f43f aefc 	beq.w	800a336 <_printf_float+0xae>
 800a53e:	f108 0801 	add.w	r8, r8, #1
 800a542:	e7ee      	b.n	800a522 <_printf_float+0x29a>
 800a544:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a546:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a548:	429a      	cmp	r2, r3
 800a54a:	bfa8      	it	ge
 800a54c:	461a      	movge	r2, r3
 800a54e:	2a00      	cmp	r2, #0
 800a550:	4690      	mov	r8, r2
 800a552:	dd07      	ble.n	800a564 <_printf_float+0x2dc>
 800a554:	4613      	mov	r3, r2
 800a556:	4659      	mov	r1, fp
 800a558:	463a      	mov	r2, r7
 800a55a:	4628      	mov	r0, r5
 800a55c:	47b0      	blx	r6
 800a55e:	3001      	adds	r0, #1
 800a560:	f43f aee9 	beq.w	800a336 <_printf_float+0xae>
 800a564:	f104 031a 	add.w	r3, r4, #26
 800a568:	f04f 0a00 	mov.w	sl, #0
 800a56c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800a570:	930b      	str	r3, [sp, #44]	; 0x2c
 800a572:	e015      	b.n	800a5a0 <_printf_float+0x318>
 800a574:	7fefffff 	.word	0x7fefffff
 800a578:	0800c924 	.word	0x0800c924
 800a57c:	0800c920 	.word	0x0800c920
 800a580:	0800c92c 	.word	0x0800c92c
 800a584:	0800c928 	.word	0x0800c928
 800a588:	0800c930 	.word	0x0800c930
 800a58c:	2301      	movs	r3, #1
 800a58e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a590:	4659      	mov	r1, fp
 800a592:	4628      	mov	r0, r5
 800a594:	47b0      	blx	r6
 800a596:	3001      	adds	r0, #1
 800a598:	f43f aecd 	beq.w	800a336 <_printf_float+0xae>
 800a59c:	f10a 0a01 	add.w	sl, sl, #1
 800a5a0:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800a5a4:	eba9 0308 	sub.w	r3, r9, r8
 800a5a8:	4553      	cmp	r3, sl
 800a5aa:	dcef      	bgt.n	800a58c <_printf_float+0x304>
 800a5ac:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a5b0:	429a      	cmp	r2, r3
 800a5b2:	444f      	add	r7, r9
 800a5b4:	db14      	blt.n	800a5e0 <_printf_float+0x358>
 800a5b6:	6823      	ldr	r3, [r4, #0]
 800a5b8:	07da      	lsls	r2, r3, #31
 800a5ba:	d411      	bmi.n	800a5e0 <_printf_float+0x358>
 800a5bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5be:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a5c0:	eba3 0209 	sub.w	r2, r3, r9
 800a5c4:	eba3 0901 	sub.w	r9, r3, r1
 800a5c8:	4591      	cmp	r9, r2
 800a5ca:	bfa8      	it	ge
 800a5cc:	4691      	movge	r9, r2
 800a5ce:	f1b9 0f00 	cmp.w	r9, #0
 800a5d2:	dc0d      	bgt.n	800a5f0 <_printf_float+0x368>
 800a5d4:	2700      	movs	r7, #0
 800a5d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a5da:	f104 081a 	add.w	r8, r4, #26
 800a5de:	e018      	b.n	800a612 <_printf_float+0x38a>
 800a5e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5e4:	4659      	mov	r1, fp
 800a5e6:	4628      	mov	r0, r5
 800a5e8:	47b0      	blx	r6
 800a5ea:	3001      	adds	r0, #1
 800a5ec:	d1e6      	bne.n	800a5bc <_printf_float+0x334>
 800a5ee:	e6a2      	b.n	800a336 <_printf_float+0xae>
 800a5f0:	464b      	mov	r3, r9
 800a5f2:	463a      	mov	r2, r7
 800a5f4:	4659      	mov	r1, fp
 800a5f6:	4628      	mov	r0, r5
 800a5f8:	47b0      	blx	r6
 800a5fa:	3001      	adds	r0, #1
 800a5fc:	d1ea      	bne.n	800a5d4 <_printf_float+0x34c>
 800a5fe:	e69a      	b.n	800a336 <_printf_float+0xae>
 800a600:	2301      	movs	r3, #1
 800a602:	4642      	mov	r2, r8
 800a604:	4659      	mov	r1, fp
 800a606:	4628      	mov	r0, r5
 800a608:	47b0      	blx	r6
 800a60a:	3001      	adds	r0, #1
 800a60c:	f43f ae93 	beq.w	800a336 <_printf_float+0xae>
 800a610:	3701      	adds	r7, #1
 800a612:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a616:	1a9b      	subs	r3, r3, r2
 800a618:	eba3 0309 	sub.w	r3, r3, r9
 800a61c:	42bb      	cmp	r3, r7
 800a61e:	dcef      	bgt.n	800a600 <_printf_float+0x378>
 800a620:	e74d      	b.n	800a4be <_printf_float+0x236>
 800a622:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a624:	2a01      	cmp	r2, #1
 800a626:	dc01      	bgt.n	800a62c <_printf_float+0x3a4>
 800a628:	07db      	lsls	r3, r3, #31
 800a62a:	d538      	bpl.n	800a69e <_printf_float+0x416>
 800a62c:	2301      	movs	r3, #1
 800a62e:	463a      	mov	r2, r7
 800a630:	4659      	mov	r1, fp
 800a632:	4628      	mov	r0, r5
 800a634:	47b0      	blx	r6
 800a636:	3001      	adds	r0, #1
 800a638:	f43f ae7d 	beq.w	800a336 <_printf_float+0xae>
 800a63c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a640:	4659      	mov	r1, fp
 800a642:	4628      	mov	r0, r5
 800a644:	47b0      	blx	r6
 800a646:	3001      	adds	r0, #1
 800a648:	f107 0701 	add.w	r7, r7, #1
 800a64c:	f43f ae73 	beq.w	800a336 <_printf_float+0xae>
 800a650:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a654:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a656:	2200      	movs	r2, #0
 800a658:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800a65c:	2300      	movs	r3, #0
 800a65e:	f7f6 f9a3 	bl	80009a8 <__aeabi_dcmpeq>
 800a662:	b9c0      	cbnz	r0, 800a696 <_printf_float+0x40e>
 800a664:	4643      	mov	r3, r8
 800a666:	463a      	mov	r2, r7
 800a668:	4659      	mov	r1, fp
 800a66a:	4628      	mov	r0, r5
 800a66c:	47b0      	blx	r6
 800a66e:	3001      	adds	r0, #1
 800a670:	d10d      	bne.n	800a68e <_printf_float+0x406>
 800a672:	e660      	b.n	800a336 <_printf_float+0xae>
 800a674:	2301      	movs	r3, #1
 800a676:	4642      	mov	r2, r8
 800a678:	4659      	mov	r1, fp
 800a67a:	4628      	mov	r0, r5
 800a67c:	47b0      	blx	r6
 800a67e:	3001      	adds	r0, #1
 800a680:	f43f ae59 	beq.w	800a336 <_printf_float+0xae>
 800a684:	3701      	adds	r7, #1
 800a686:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a688:	3b01      	subs	r3, #1
 800a68a:	42bb      	cmp	r3, r7
 800a68c:	dcf2      	bgt.n	800a674 <_printf_float+0x3ec>
 800a68e:	464b      	mov	r3, r9
 800a690:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a694:	e6e4      	b.n	800a460 <_printf_float+0x1d8>
 800a696:	2700      	movs	r7, #0
 800a698:	f104 081a 	add.w	r8, r4, #26
 800a69c:	e7f3      	b.n	800a686 <_printf_float+0x3fe>
 800a69e:	2301      	movs	r3, #1
 800a6a0:	e7e1      	b.n	800a666 <_printf_float+0x3de>
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	4642      	mov	r2, r8
 800a6a6:	4659      	mov	r1, fp
 800a6a8:	4628      	mov	r0, r5
 800a6aa:	47b0      	blx	r6
 800a6ac:	3001      	adds	r0, #1
 800a6ae:	f43f ae42 	beq.w	800a336 <_printf_float+0xae>
 800a6b2:	3701      	adds	r7, #1
 800a6b4:	68e3      	ldr	r3, [r4, #12]
 800a6b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a6b8:	1a9b      	subs	r3, r3, r2
 800a6ba:	42bb      	cmp	r3, r7
 800a6bc:	dcf1      	bgt.n	800a6a2 <_printf_float+0x41a>
 800a6be:	e702      	b.n	800a4c6 <_printf_float+0x23e>
 800a6c0:	2700      	movs	r7, #0
 800a6c2:	f104 0819 	add.w	r8, r4, #25
 800a6c6:	e7f5      	b.n	800a6b4 <_printf_float+0x42c>
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	f43f ae94 	beq.w	800a3f6 <_printf_float+0x16e>
 800a6ce:	f04f 0c00 	mov.w	ip, #0
 800a6d2:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800a6d6:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800a6da:	6022      	str	r2, [r4, #0]
 800a6dc:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800a6e0:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800a6e4:	9300      	str	r3, [sp, #0]
 800a6e6:	463a      	mov	r2, r7
 800a6e8:	464b      	mov	r3, r9
 800a6ea:	4628      	mov	r0, r5
 800a6ec:	f7ff fd3a 	bl	800a164 <__cvt>
 800a6f0:	4607      	mov	r7, r0
 800a6f2:	e64f      	b.n	800a394 <_printf_float+0x10c>

0800a6f4 <_printf_common>:
 800a6f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6f8:	4691      	mov	r9, r2
 800a6fa:	461f      	mov	r7, r3
 800a6fc:	688a      	ldr	r2, [r1, #8]
 800a6fe:	690b      	ldr	r3, [r1, #16]
 800a700:	4606      	mov	r6, r0
 800a702:	4293      	cmp	r3, r2
 800a704:	bfb8      	it	lt
 800a706:	4613      	movlt	r3, r2
 800a708:	f8c9 3000 	str.w	r3, [r9]
 800a70c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a710:	460c      	mov	r4, r1
 800a712:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a716:	b112      	cbz	r2, 800a71e <_printf_common+0x2a>
 800a718:	3301      	adds	r3, #1
 800a71a:	f8c9 3000 	str.w	r3, [r9]
 800a71e:	6823      	ldr	r3, [r4, #0]
 800a720:	0699      	lsls	r1, r3, #26
 800a722:	bf42      	ittt	mi
 800a724:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a728:	3302      	addmi	r3, #2
 800a72a:	f8c9 3000 	strmi.w	r3, [r9]
 800a72e:	6825      	ldr	r5, [r4, #0]
 800a730:	f015 0506 	ands.w	r5, r5, #6
 800a734:	d107      	bne.n	800a746 <_printf_common+0x52>
 800a736:	f104 0a19 	add.w	sl, r4, #25
 800a73a:	68e3      	ldr	r3, [r4, #12]
 800a73c:	f8d9 2000 	ldr.w	r2, [r9]
 800a740:	1a9b      	subs	r3, r3, r2
 800a742:	42ab      	cmp	r3, r5
 800a744:	dc29      	bgt.n	800a79a <_printf_common+0xa6>
 800a746:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a74a:	6822      	ldr	r2, [r4, #0]
 800a74c:	3300      	adds	r3, #0
 800a74e:	bf18      	it	ne
 800a750:	2301      	movne	r3, #1
 800a752:	0692      	lsls	r2, r2, #26
 800a754:	d42e      	bmi.n	800a7b4 <_printf_common+0xc0>
 800a756:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a75a:	4639      	mov	r1, r7
 800a75c:	4630      	mov	r0, r6
 800a75e:	47c0      	blx	r8
 800a760:	3001      	adds	r0, #1
 800a762:	d021      	beq.n	800a7a8 <_printf_common+0xb4>
 800a764:	6823      	ldr	r3, [r4, #0]
 800a766:	68e5      	ldr	r5, [r4, #12]
 800a768:	f003 0306 	and.w	r3, r3, #6
 800a76c:	2b04      	cmp	r3, #4
 800a76e:	bf18      	it	ne
 800a770:	2500      	movne	r5, #0
 800a772:	f8d9 2000 	ldr.w	r2, [r9]
 800a776:	f04f 0900 	mov.w	r9, #0
 800a77a:	bf08      	it	eq
 800a77c:	1aad      	subeq	r5, r5, r2
 800a77e:	68a3      	ldr	r3, [r4, #8]
 800a780:	6922      	ldr	r2, [r4, #16]
 800a782:	bf08      	it	eq
 800a784:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a788:	4293      	cmp	r3, r2
 800a78a:	bfc4      	itt	gt
 800a78c:	1a9b      	subgt	r3, r3, r2
 800a78e:	18ed      	addgt	r5, r5, r3
 800a790:	341a      	adds	r4, #26
 800a792:	454d      	cmp	r5, r9
 800a794:	d11a      	bne.n	800a7cc <_printf_common+0xd8>
 800a796:	2000      	movs	r0, #0
 800a798:	e008      	b.n	800a7ac <_printf_common+0xb8>
 800a79a:	2301      	movs	r3, #1
 800a79c:	4652      	mov	r2, sl
 800a79e:	4639      	mov	r1, r7
 800a7a0:	4630      	mov	r0, r6
 800a7a2:	47c0      	blx	r8
 800a7a4:	3001      	adds	r0, #1
 800a7a6:	d103      	bne.n	800a7b0 <_printf_common+0xbc>
 800a7a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a7ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7b0:	3501      	adds	r5, #1
 800a7b2:	e7c2      	b.n	800a73a <_printf_common+0x46>
 800a7b4:	2030      	movs	r0, #48	; 0x30
 800a7b6:	18e1      	adds	r1, r4, r3
 800a7b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a7bc:	1c5a      	adds	r2, r3, #1
 800a7be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a7c2:	4422      	add	r2, r4
 800a7c4:	3302      	adds	r3, #2
 800a7c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a7ca:	e7c4      	b.n	800a756 <_printf_common+0x62>
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	4622      	mov	r2, r4
 800a7d0:	4639      	mov	r1, r7
 800a7d2:	4630      	mov	r0, r6
 800a7d4:	47c0      	blx	r8
 800a7d6:	3001      	adds	r0, #1
 800a7d8:	d0e6      	beq.n	800a7a8 <_printf_common+0xb4>
 800a7da:	f109 0901 	add.w	r9, r9, #1
 800a7de:	e7d8      	b.n	800a792 <_printf_common+0x9e>

0800a7e0 <_printf_i>:
 800a7e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a7e4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a7e8:	460c      	mov	r4, r1
 800a7ea:	7e09      	ldrb	r1, [r1, #24]
 800a7ec:	b085      	sub	sp, #20
 800a7ee:	296e      	cmp	r1, #110	; 0x6e
 800a7f0:	4617      	mov	r7, r2
 800a7f2:	4606      	mov	r6, r0
 800a7f4:	4698      	mov	r8, r3
 800a7f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a7f8:	f000 80b3 	beq.w	800a962 <_printf_i+0x182>
 800a7fc:	d822      	bhi.n	800a844 <_printf_i+0x64>
 800a7fe:	2963      	cmp	r1, #99	; 0x63
 800a800:	d036      	beq.n	800a870 <_printf_i+0x90>
 800a802:	d80a      	bhi.n	800a81a <_printf_i+0x3a>
 800a804:	2900      	cmp	r1, #0
 800a806:	f000 80b9 	beq.w	800a97c <_printf_i+0x19c>
 800a80a:	2958      	cmp	r1, #88	; 0x58
 800a80c:	f000 8083 	beq.w	800a916 <_printf_i+0x136>
 800a810:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a814:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a818:	e032      	b.n	800a880 <_printf_i+0xa0>
 800a81a:	2964      	cmp	r1, #100	; 0x64
 800a81c:	d001      	beq.n	800a822 <_printf_i+0x42>
 800a81e:	2969      	cmp	r1, #105	; 0x69
 800a820:	d1f6      	bne.n	800a810 <_printf_i+0x30>
 800a822:	6820      	ldr	r0, [r4, #0]
 800a824:	6813      	ldr	r3, [r2, #0]
 800a826:	0605      	lsls	r5, r0, #24
 800a828:	f103 0104 	add.w	r1, r3, #4
 800a82c:	d52a      	bpl.n	800a884 <_printf_i+0xa4>
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	6011      	str	r1, [r2, #0]
 800a832:	2b00      	cmp	r3, #0
 800a834:	da03      	bge.n	800a83e <_printf_i+0x5e>
 800a836:	222d      	movs	r2, #45	; 0x2d
 800a838:	425b      	negs	r3, r3
 800a83a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a83e:	486f      	ldr	r0, [pc, #444]	; (800a9fc <_printf_i+0x21c>)
 800a840:	220a      	movs	r2, #10
 800a842:	e039      	b.n	800a8b8 <_printf_i+0xd8>
 800a844:	2973      	cmp	r1, #115	; 0x73
 800a846:	f000 809d 	beq.w	800a984 <_printf_i+0x1a4>
 800a84a:	d808      	bhi.n	800a85e <_printf_i+0x7e>
 800a84c:	296f      	cmp	r1, #111	; 0x6f
 800a84e:	d020      	beq.n	800a892 <_printf_i+0xb2>
 800a850:	2970      	cmp	r1, #112	; 0x70
 800a852:	d1dd      	bne.n	800a810 <_printf_i+0x30>
 800a854:	6823      	ldr	r3, [r4, #0]
 800a856:	f043 0320 	orr.w	r3, r3, #32
 800a85a:	6023      	str	r3, [r4, #0]
 800a85c:	e003      	b.n	800a866 <_printf_i+0x86>
 800a85e:	2975      	cmp	r1, #117	; 0x75
 800a860:	d017      	beq.n	800a892 <_printf_i+0xb2>
 800a862:	2978      	cmp	r1, #120	; 0x78
 800a864:	d1d4      	bne.n	800a810 <_printf_i+0x30>
 800a866:	2378      	movs	r3, #120	; 0x78
 800a868:	4865      	ldr	r0, [pc, #404]	; (800aa00 <_printf_i+0x220>)
 800a86a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a86e:	e055      	b.n	800a91c <_printf_i+0x13c>
 800a870:	6813      	ldr	r3, [r2, #0]
 800a872:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a876:	1d19      	adds	r1, r3, #4
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	6011      	str	r1, [r2, #0]
 800a87c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a880:	2301      	movs	r3, #1
 800a882:	e08c      	b.n	800a99e <_printf_i+0x1be>
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a88a:	6011      	str	r1, [r2, #0]
 800a88c:	bf18      	it	ne
 800a88e:	b21b      	sxthne	r3, r3
 800a890:	e7cf      	b.n	800a832 <_printf_i+0x52>
 800a892:	6813      	ldr	r3, [r2, #0]
 800a894:	6825      	ldr	r5, [r4, #0]
 800a896:	1d18      	adds	r0, r3, #4
 800a898:	6010      	str	r0, [r2, #0]
 800a89a:	0628      	lsls	r0, r5, #24
 800a89c:	d501      	bpl.n	800a8a2 <_printf_i+0xc2>
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	e002      	b.n	800a8a8 <_printf_i+0xc8>
 800a8a2:	0668      	lsls	r0, r5, #25
 800a8a4:	d5fb      	bpl.n	800a89e <_printf_i+0xbe>
 800a8a6:	881b      	ldrh	r3, [r3, #0]
 800a8a8:	296f      	cmp	r1, #111	; 0x6f
 800a8aa:	bf14      	ite	ne
 800a8ac:	220a      	movne	r2, #10
 800a8ae:	2208      	moveq	r2, #8
 800a8b0:	4852      	ldr	r0, [pc, #328]	; (800a9fc <_printf_i+0x21c>)
 800a8b2:	2100      	movs	r1, #0
 800a8b4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a8b8:	6865      	ldr	r5, [r4, #4]
 800a8ba:	2d00      	cmp	r5, #0
 800a8bc:	60a5      	str	r5, [r4, #8]
 800a8be:	f2c0 8095 	blt.w	800a9ec <_printf_i+0x20c>
 800a8c2:	6821      	ldr	r1, [r4, #0]
 800a8c4:	f021 0104 	bic.w	r1, r1, #4
 800a8c8:	6021      	str	r1, [r4, #0]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d13d      	bne.n	800a94a <_printf_i+0x16a>
 800a8ce:	2d00      	cmp	r5, #0
 800a8d0:	f040 808e 	bne.w	800a9f0 <_printf_i+0x210>
 800a8d4:	4665      	mov	r5, ip
 800a8d6:	2a08      	cmp	r2, #8
 800a8d8:	d10b      	bne.n	800a8f2 <_printf_i+0x112>
 800a8da:	6823      	ldr	r3, [r4, #0]
 800a8dc:	07db      	lsls	r3, r3, #31
 800a8de:	d508      	bpl.n	800a8f2 <_printf_i+0x112>
 800a8e0:	6923      	ldr	r3, [r4, #16]
 800a8e2:	6862      	ldr	r2, [r4, #4]
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	bfde      	ittt	le
 800a8e8:	2330      	movle	r3, #48	; 0x30
 800a8ea:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a8ee:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a8f2:	ebac 0305 	sub.w	r3, ip, r5
 800a8f6:	6123      	str	r3, [r4, #16]
 800a8f8:	f8cd 8000 	str.w	r8, [sp]
 800a8fc:	463b      	mov	r3, r7
 800a8fe:	aa03      	add	r2, sp, #12
 800a900:	4621      	mov	r1, r4
 800a902:	4630      	mov	r0, r6
 800a904:	f7ff fef6 	bl	800a6f4 <_printf_common>
 800a908:	3001      	adds	r0, #1
 800a90a:	d14d      	bne.n	800a9a8 <_printf_i+0x1c8>
 800a90c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a910:	b005      	add	sp, #20
 800a912:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a916:	4839      	ldr	r0, [pc, #228]	; (800a9fc <_printf_i+0x21c>)
 800a918:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a91c:	6813      	ldr	r3, [r2, #0]
 800a91e:	6821      	ldr	r1, [r4, #0]
 800a920:	1d1d      	adds	r5, r3, #4
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	6015      	str	r5, [r2, #0]
 800a926:	060a      	lsls	r2, r1, #24
 800a928:	d50b      	bpl.n	800a942 <_printf_i+0x162>
 800a92a:	07ca      	lsls	r2, r1, #31
 800a92c:	bf44      	itt	mi
 800a92e:	f041 0120 	orrmi.w	r1, r1, #32
 800a932:	6021      	strmi	r1, [r4, #0]
 800a934:	b91b      	cbnz	r3, 800a93e <_printf_i+0x15e>
 800a936:	6822      	ldr	r2, [r4, #0]
 800a938:	f022 0220 	bic.w	r2, r2, #32
 800a93c:	6022      	str	r2, [r4, #0]
 800a93e:	2210      	movs	r2, #16
 800a940:	e7b7      	b.n	800a8b2 <_printf_i+0xd2>
 800a942:	064d      	lsls	r5, r1, #25
 800a944:	bf48      	it	mi
 800a946:	b29b      	uxthmi	r3, r3
 800a948:	e7ef      	b.n	800a92a <_printf_i+0x14a>
 800a94a:	4665      	mov	r5, ip
 800a94c:	fbb3 f1f2 	udiv	r1, r3, r2
 800a950:	fb02 3311 	mls	r3, r2, r1, r3
 800a954:	5cc3      	ldrb	r3, [r0, r3]
 800a956:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a95a:	460b      	mov	r3, r1
 800a95c:	2900      	cmp	r1, #0
 800a95e:	d1f5      	bne.n	800a94c <_printf_i+0x16c>
 800a960:	e7b9      	b.n	800a8d6 <_printf_i+0xf6>
 800a962:	6813      	ldr	r3, [r2, #0]
 800a964:	6825      	ldr	r5, [r4, #0]
 800a966:	1d18      	adds	r0, r3, #4
 800a968:	6961      	ldr	r1, [r4, #20]
 800a96a:	6010      	str	r0, [r2, #0]
 800a96c:	0628      	lsls	r0, r5, #24
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	d501      	bpl.n	800a976 <_printf_i+0x196>
 800a972:	6019      	str	r1, [r3, #0]
 800a974:	e002      	b.n	800a97c <_printf_i+0x19c>
 800a976:	066a      	lsls	r2, r5, #25
 800a978:	d5fb      	bpl.n	800a972 <_printf_i+0x192>
 800a97a:	8019      	strh	r1, [r3, #0]
 800a97c:	2300      	movs	r3, #0
 800a97e:	4665      	mov	r5, ip
 800a980:	6123      	str	r3, [r4, #16]
 800a982:	e7b9      	b.n	800a8f8 <_printf_i+0x118>
 800a984:	6813      	ldr	r3, [r2, #0]
 800a986:	1d19      	adds	r1, r3, #4
 800a988:	6011      	str	r1, [r2, #0]
 800a98a:	681d      	ldr	r5, [r3, #0]
 800a98c:	6862      	ldr	r2, [r4, #4]
 800a98e:	2100      	movs	r1, #0
 800a990:	4628      	mov	r0, r5
 800a992:	f001 f9b1 	bl	800bcf8 <memchr>
 800a996:	b108      	cbz	r0, 800a99c <_printf_i+0x1bc>
 800a998:	1b40      	subs	r0, r0, r5
 800a99a:	6060      	str	r0, [r4, #4]
 800a99c:	6863      	ldr	r3, [r4, #4]
 800a99e:	6123      	str	r3, [r4, #16]
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a9a6:	e7a7      	b.n	800a8f8 <_printf_i+0x118>
 800a9a8:	6923      	ldr	r3, [r4, #16]
 800a9aa:	462a      	mov	r2, r5
 800a9ac:	4639      	mov	r1, r7
 800a9ae:	4630      	mov	r0, r6
 800a9b0:	47c0      	blx	r8
 800a9b2:	3001      	adds	r0, #1
 800a9b4:	d0aa      	beq.n	800a90c <_printf_i+0x12c>
 800a9b6:	6823      	ldr	r3, [r4, #0]
 800a9b8:	079b      	lsls	r3, r3, #30
 800a9ba:	d413      	bmi.n	800a9e4 <_printf_i+0x204>
 800a9bc:	68e0      	ldr	r0, [r4, #12]
 800a9be:	9b03      	ldr	r3, [sp, #12]
 800a9c0:	4298      	cmp	r0, r3
 800a9c2:	bfb8      	it	lt
 800a9c4:	4618      	movlt	r0, r3
 800a9c6:	e7a3      	b.n	800a910 <_printf_i+0x130>
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	464a      	mov	r2, r9
 800a9cc:	4639      	mov	r1, r7
 800a9ce:	4630      	mov	r0, r6
 800a9d0:	47c0      	blx	r8
 800a9d2:	3001      	adds	r0, #1
 800a9d4:	d09a      	beq.n	800a90c <_printf_i+0x12c>
 800a9d6:	3501      	adds	r5, #1
 800a9d8:	68e3      	ldr	r3, [r4, #12]
 800a9da:	9a03      	ldr	r2, [sp, #12]
 800a9dc:	1a9b      	subs	r3, r3, r2
 800a9de:	42ab      	cmp	r3, r5
 800a9e0:	dcf2      	bgt.n	800a9c8 <_printf_i+0x1e8>
 800a9e2:	e7eb      	b.n	800a9bc <_printf_i+0x1dc>
 800a9e4:	2500      	movs	r5, #0
 800a9e6:	f104 0919 	add.w	r9, r4, #25
 800a9ea:	e7f5      	b.n	800a9d8 <_printf_i+0x1f8>
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d1ac      	bne.n	800a94a <_printf_i+0x16a>
 800a9f0:	7803      	ldrb	r3, [r0, #0]
 800a9f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a9f6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a9fa:	e76c      	b.n	800a8d6 <_printf_i+0xf6>
 800a9fc:	0800c932 	.word	0x0800c932
 800aa00:	0800c943 	.word	0x0800c943

0800aa04 <iprintf>:
 800aa04:	b40f      	push	{r0, r1, r2, r3}
 800aa06:	4b0a      	ldr	r3, [pc, #40]	; (800aa30 <iprintf+0x2c>)
 800aa08:	b513      	push	{r0, r1, r4, lr}
 800aa0a:	681c      	ldr	r4, [r3, #0]
 800aa0c:	b124      	cbz	r4, 800aa18 <iprintf+0x14>
 800aa0e:	69a3      	ldr	r3, [r4, #24]
 800aa10:	b913      	cbnz	r3, 800aa18 <iprintf+0x14>
 800aa12:	4620      	mov	r0, r4
 800aa14:	f001 f874 	bl	800bb00 <__sinit>
 800aa18:	ab05      	add	r3, sp, #20
 800aa1a:	9a04      	ldr	r2, [sp, #16]
 800aa1c:	68a1      	ldr	r1, [r4, #8]
 800aa1e:	4620      	mov	r0, r4
 800aa20:	9301      	str	r3, [sp, #4]
 800aa22:	f001 fc89 	bl	800c338 <_vfiprintf_r>
 800aa26:	b002      	add	sp, #8
 800aa28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa2c:	b004      	add	sp, #16
 800aa2e:	4770      	bx	lr
 800aa30:	2000001c 	.word	0x2000001c

0800aa34 <_puts_r>:
 800aa34:	b570      	push	{r4, r5, r6, lr}
 800aa36:	460e      	mov	r6, r1
 800aa38:	4605      	mov	r5, r0
 800aa3a:	b118      	cbz	r0, 800aa44 <_puts_r+0x10>
 800aa3c:	6983      	ldr	r3, [r0, #24]
 800aa3e:	b90b      	cbnz	r3, 800aa44 <_puts_r+0x10>
 800aa40:	f001 f85e 	bl	800bb00 <__sinit>
 800aa44:	69ab      	ldr	r3, [r5, #24]
 800aa46:	68ac      	ldr	r4, [r5, #8]
 800aa48:	b913      	cbnz	r3, 800aa50 <_puts_r+0x1c>
 800aa4a:	4628      	mov	r0, r5
 800aa4c:	f001 f858 	bl	800bb00 <__sinit>
 800aa50:	4b23      	ldr	r3, [pc, #140]	; (800aae0 <_puts_r+0xac>)
 800aa52:	429c      	cmp	r4, r3
 800aa54:	d117      	bne.n	800aa86 <_puts_r+0x52>
 800aa56:	686c      	ldr	r4, [r5, #4]
 800aa58:	89a3      	ldrh	r3, [r4, #12]
 800aa5a:	071b      	lsls	r3, r3, #28
 800aa5c:	d51d      	bpl.n	800aa9a <_puts_r+0x66>
 800aa5e:	6923      	ldr	r3, [r4, #16]
 800aa60:	b1db      	cbz	r3, 800aa9a <_puts_r+0x66>
 800aa62:	3e01      	subs	r6, #1
 800aa64:	68a3      	ldr	r3, [r4, #8]
 800aa66:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800aa6a:	3b01      	subs	r3, #1
 800aa6c:	60a3      	str	r3, [r4, #8]
 800aa6e:	b9e9      	cbnz	r1, 800aaac <_puts_r+0x78>
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	da2e      	bge.n	800aad2 <_puts_r+0x9e>
 800aa74:	4622      	mov	r2, r4
 800aa76:	210a      	movs	r1, #10
 800aa78:	4628      	mov	r0, r5
 800aa7a:	f000 f84f 	bl	800ab1c <__swbuf_r>
 800aa7e:	3001      	adds	r0, #1
 800aa80:	d011      	beq.n	800aaa6 <_puts_r+0x72>
 800aa82:	200a      	movs	r0, #10
 800aa84:	e011      	b.n	800aaaa <_puts_r+0x76>
 800aa86:	4b17      	ldr	r3, [pc, #92]	; (800aae4 <_puts_r+0xb0>)
 800aa88:	429c      	cmp	r4, r3
 800aa8a:	d101      	bne.n	800aa90 <_puts_r+0x5c>
 800aa8c:	68ac      	ldr	r4, [r5, #8]
 800aa8e:	e7e3      	b.n	800aa58 <_puts_r+0x24>
 800aa90:	4b15      	ldr	r3, [pc, #84]	; (800aae8 <_puts_r+0xb4>)
 800aa92:	429c      	cmp	r4, r3
 800aa94:	bf08      	it	eq
 800aa96:	68ec      	ldreq	r4, [r5, #12]
 800aa98:	e7de      	b.n	800aa58 <_puts_r+0x24>
 800aa9a:	4621      	mov	r1, r4
 800aa9c:	4628      	mov	r0, r5
 800aa9e:	f000 f88f 	bl	800abc0 <__swsetup_r>
 800aaa2:	2800      	cmp	r0, #0
 800aaa4:	d0dd      	beq.n	800aa62 <_puts_r+0x2e>
 800aaa6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aaaa:	bd70      	pop	{r4, r5, r6, pc}
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	da04      	bge.n	800aaba <_puts_r+0x86>
 800aab0:	69a2      	ldr	r2, [r4, #24]
 800aab2:	429a      	cmp	r2, r3
 800aab4:	dc06      	bgt.n	800aac4 <_puts_r+0x90>
 800aab6:	290a      	cmp	r1, #10
 800aab8:	d004      	beq.n	800aac4 <_puts_r+0x90>
 800aaba:	6823      	ldr	r3, [r4, #0]
 800aabc:	1c5a      	adds	r2, r3, #1
 800aabe:	6022      	str	r2, [r4, #0]
 800aac0:	7019      	strb	r1, [r3, #0]
 800aac2:	e7cf      	b.n	800aa64 <_puts_r+0x30>
 800aac4:	4622      	mov	r2, r4
 800aac6:	4628      	mov	r0, r5
 800aac8:	f000 f828 	bl	800ab1c <__swbuf_r>
 800aacc:	3001      	adds	r0, #1
 800aace:	d1c9      	bne.n	800aa64 <_puts_r+0x30>
 800aad0:	e7e9      	b.n	800aaa6 <_puts_r+0x72>
 800aad2:	200a      	movs	r0, #10
 800aad4:	6823      	ldr	r3, [r4, #0]
 800aad6:	1c5a      	adds	r2, r3, #1
 800aad8:	6022      	str	r2, [r4, #0]
 800aada:	7018      	strb	r0, [r3, #0]
 800aadc:	e7e5      	b.n	800aaaa <_puts_r+0x76>
 800aade:	bf00      	nop
 800aae0:	0800c984 	.word	0x0800c984
 800aae4:	0800c9a4 	.word	0x0800c9a4
 800aae8:	0800c964 	.word	0x0800c964

0800aaec <puts>:
 800aaec:	4b02      	ldr	r3, [pc, #8]	; (800aaf8 <puts+0xc>)
 800aaee:	4601      	mov	r1, r0
 800aaf0:	6818      	ldr	r0, [r3, #0]
 800aaf2:	f7ff bf9f 	b.w	800aa34 <_puts_r>
 800aaf6:	bf00      	nop
 800aaf8:	2000001c 	.word	0x2000001c

0800aafc <_sbrk_r>:
 800aafc:	b538      	push	{r3, r4, r5, lr}
 800aafe:	2300      	movs	r3, #0
 800ab00:	4c05      	ldr	r4, [pc, #20]	; (800ab18 <_sbrk_r+0x1c>)
 800ab02:	4605      	mov	r5, r0
 800ab04:	4608      	mov	r0, r1
 800ab06:	6023      	str	r3, [r4, #0]
 800ab08:	f7f8 fbb4 	bl	8003274 <_sbrk>
 800ab0c:	1c43      	adds	r3, r0, #1
 800ab0e:	d102      	bne.n	800ab16 <_sbrk_r+0x1a>
 800ab10:	6823      	ldr	r3, [r4, #0]
 800ab12:	b103      	cbz	r3, 800ab16 <_sbrk_r+0x1a>
 800ab14:	602b      	str	r3, [r5, #0]
 800ab16:	bd38      	pop	{r3, r4, r5, pc}
 800ab18:	20001d94 	.word	0x20001d94

0800ab1c <__swbuf_r>:
 800ab1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab1e:	460e      	mov	r6, r1
 800ab20:	4614      	mov	r4, r2
 800ab22:	4605      	mov	r5, r0
 800ab24:	b118      	cbz	r0, 800ab2e <__swbuf_r+0x12>
 800ab26:	6983      	ldr	r3, [r0, #24]
 800ab28:	b90b      	cbnz	r3, 800ab2e <__swbuf_r+0x12>
 800ab2a:	f000 ffe9 	bl	800bb00 <__sinit>
 800ab2e:	4b21      	ldr	r3, [pc, #132]	; (800abb4 <__swbuf_r+0x98>)
 800ab30:	429c      	cmp	r4, r3
 800ab32:	d12a      	bne.n	800ab8a <__swbuf_r+0x6e>
 800ab34:	686c      	ldr	r4, [r5, #4]
 800ab36:	69a3      	ldr	r3, [r4, #24]
 800ab38:	60a3      	str	r3, [r4, #8]
 800ab3a:	89a3      	ldrh	r3, [r4, #12]
 800ab3c:	071a      	lsls	r2, r3, #28
 800ab3e:	d52e      	bpl.n	800ab9e <__swbuf_r+0x82>
 800ab40:	6923      	ldr	r3, [r4, #16]
 800ab42:	b363      	cbz	r3, 800ab9e <__swbuf_r+0x82>
 800ab44:	6923      	ldr	r3, [r4, #16]
 800ab46:	6820      	ldr	r0, [r4, #0]
 800ab48:	b2f6      	uxtb	r6, r6
 800ab4a:	1ac0      	subs	r0, r0, r3
 800ab4c:	6963      	ldr	r3, [r4, #20]
 800ab4e:	4637      	mov	r7, r6
 800ab50:	4283      	cmp	r3, r0
 800ab52:	dc04      	bgt.n	800ab5e <__swbuf_r+0x42>
 800ab54:	4621      	mov	r1, r4
 800ab56:	4628      	mov	r0, r5
 800ab58:	f000 ff68 	bl	800ba2c <_fflush_r>
 800ab5c:	bb28      	cbnz	r0, 800abaa <__swbuf_r+0x8e>
 800ab5e:	68a3      	ldr	r3, [r4, #8]
 800ab60:	3001      	adds	r0, #1
 800ab62:	3b01      	subs	r3, #1
 800ab64:	60a3      	str	r3, [r4, #8]
 800ab66:	6823      	ldr	r3, [r4, #0]
 800ab68:	1c5a      	adds	r2, r3, #1
 800ab6a:	6022      	str	r2, [r4, #0]
 800ab6c:	701e      	strb	r6, [r3, #0]
 800ab6e:	6963      	ldr	r3, [r4, #20]
 800ab70:	4283      	cmp	r3, r0
 800ab72:	d004      	beq.n	800ab7e <__swbuf_r+0x62>
 800ab74:	89a3      	ldrh	r3, [r4, #12]
 800ab76:	07db      	lsls	r3, r3, #31
 800ab78:	d519      	bpl.n	800abae <__swbuf_r+0x92>
 800ab7a:	2e0a      	cmp	r6, #10
 800ab7c:	d117      	bne.n	800abae <__swbuf_r+0x92>
 800ab7e:	4621      	mov	r1, r4
 800ab80:	4628      	mov	r0, r5
 800ab82:	f000 ff53 	bl	800ba2c <_fflush_r>
 800ab86:	b190      	cbz	r0, 800abae <__swbuf_r+0x92>
 800ab88:	e00f      	b.n	800abaa <__swbuf_r+0x8e>
 800ab8a:	4b0b      	ldr	r3, [pc, #44]	; (800abb8 <__swbuf_r+0x9c>)
 800ab8c:	429c      	cmp	r4, r3
 800ab8e:	d101      	bne.n	800ab94 <__swbuf_r+0x78>
 800ab90:	68ac      	ldr	r4, [r5, #8]
 800ab92:	e7d0      	b.n	800ab36 <__swbuf_r+0x1a>
 800ab94:	4b09      	ldr	r3, [pc, #36]	; (800abbc <__swbuf_r+0xa0>)
 800ab96:	429c      	cmp	r4, r3
 800ab98:	bf08      	it	eq
 800ab9a:	68ec      	ldreq	r4, [r5, #12]
 800ab9c:	e7cb      	b.n	800ab36 <__swbuf_r+0x1a>
 800ab9e:	4621      	mov	r1, r4
 800aba0:	4628      	mov	r0, r5
 800aba2:	f000 f80d 	bl	800abc0 <__swsetup_r>
 800aba6:	2800      	cmp	r0, #0
 800aba8:	d0cc      	beq.n	800ab44 <__swbuf_r+0x28>
 800abaa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800abae:	4638      	mov	r0, r7
 800abb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abb2:	bf00      	nop
 800abb4:	0800c984 	.word	0x0800c984
 800abb8:	0800c9a4 	.word	0x0800c9a4
 800abbc:	0800c964 	.word	0x0800c964

0800abc0 <__swsetup_r>:
 800abc0:	4b32      	ldr	r3, [pc, #200]	; (800ac8c <__swsetup_r+0xcc>)
 800abc2:	b570      	push	{r4, r5, r6, lr}
 800abc4:	681d      	ldr	r5, [r3, #0]
 800abc6:	4606      	mov	r6, r0
 800abc8:	460c      	mov	r4, r1
 800abca:	b125      	cbz	r5, 800abd6 <__swsetup_r+0x16>
 800abcc:	69ab      	ldr	r3, [r5, #24]
 800abce:	b913      	cbnz	r3, 800abd6 <__swsetup_r+0x16>
 800abd0:	4628      	mov	r0, r5
 800abd2:	f000 ff95 	bl	800bb00 <__sinit>
 800abd6:	4b2e      	ldr	r3, [pc, #184]	; (800ac90 <__swsetup_r+0xd0>)
 800abd8:	429c      	cmp	r4, r3
 800abda:	d10f      	bne.n	800abfc <__swsetup_r+0x3c>
 800abdc:	686c      	ldr	r4, [r5, #4]
 800abde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abe2:	b29a      	uxth	r2, r3
 800abe4:	0715      	lsls	r5, r2, #28
 800abe6:	d42c      	bmi.n	800ac42 <__swsetup_r+0x82>
 800abe8:	06d0      	lsls	r0, r2, #27
 800abea:	d411      	bmi.n	800ac10 <__swsetup_r+0x50>
 800abec:	2209      	movs	r2, #9
 800abee:	6032      	str	r2, [r6, #0]
 800abf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800abf4:	81a3      	strh	r3, [r4, #12]
 800abf6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800abfa:	e03e      	b.n	800ac7a <__swsetup_r+0xba>
 800abfc:	4b25      	ldr	r3, [pc, #148]	; (800ac94 <__swsetup_r+0xd4>)
 800abfe:	429c      	cmp	r4, r3
 800ac00:	d101      	bne.n	800ac06 <__swsetup_r+0x46>
 800ac02:	68ac      	ldr	r4, [r5, #8]
 800ac04:	e7eb      	b.n	800abde <__swsetup_r+0x1e>
 800ac06:	4b24      	ldr	r3, [pc, #144]	; (800ac98 <__swsetup_r+0xd8>)
 800ac08:	429c      	cmp	r4, r3
 800ac0a:	bf08      	it	eq
 800ac0c:	68ec      	ldreq	r4, [r5, #12]
 800ac0e:	e7e6      	b.n	800abde <__swsetup_r+0x1e>
 800ac10:	0751      	lsls	r1, r2, #29
 800ac12:	d512      	bpl.n	800ac3a <__swsetup_r+0x7a>
 800ac14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac16:	b141      	cbz	r1, 800ac2a <__swsetup_r+0x6a>
 800ac18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac1c:	4299      	cmp	r1, r3
 800ac1e:	d002      	beq.n	800ac26 <__swsetup_r+0x66>
 800ac20:	4630      	mov	r0, r6
 800ac22:	f7ff f9f9 	bl	800a018 <_free_r>
 800ac26:	2300      	movs	r3, #0
 800ac28:	6363      	str	r3, [r4, #52]	; 0x34
 800ac2a:	89a3      	ldrh	r3, [r4, #12]
 800ac2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ac30:	81a3      	strh	r3, [r4, #12]
 800ac32:	2300      	movs	r3, #0
 800ac34:	6063      	str	r3, [r4, #4]
 800ac36:	6923      	ldr	r3, [r4, #16]
 800ac38:	6023      	str	r3, [r4, #0]
 800ac3a:	89a3      	ldrh	r3, [r4, #12]
 800ac3c:	f043 0308 	orr.w	r3, r3, #8
 800ac40:	81a3      	strh	r3, [r4, #12]
 800ac42:	6923      	ldr	r3, [r4, #16]
 800ac44:	b94b      	cbnz	r3, 800ac5a <__swsetup_r+0x9a>
 800ac46:	89a3      	ldrh	r3, [r4, #12]
 800ac48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ac4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac50:	d003      	beq.n	800ac5a <__swsetup_r+0x9a>
 800ac52:	4621      	mov	r1, r4
 800ac54:	4630      	mov	r0, r6
 800ac56:	f001 f80f 	bl	800bc78 <__smakebuf_r>
 800ac5a:	89a2      	ldrh	r2, [r4, #12]
 800ac5c:	f012 0301 	ands.w	r3, r2, #1
 800ac60:	d00c      	beq.n	800ac7c <__swsetup_r+0xbc>
 800ac62:	2300      	movs	r3, #0
 800ac64:	60a3      	str	r3, [r4, #8]
 800ac66:	6963      	ldr	r3, [r4, #20]
 800ac68:	425b      	negs	r3, r3
 800ac6a:	61a3      	str	r3, [r4, #24]
 800ac6c:	6923      	ldr	r3, [r4, #16]
 800ac6e:	b953      	cbnz	r3, 800ac86 <__swsetup_r+0xc6>
 800ac70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac74:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800ac78:	d1ba      	bne.n	800abf0 <__swsetup_r+0x30>
 800ac7a:	bd70      	pop	{r4, r5, r6, pc}
 800ac7c:	0792      	lsls	r2, r2, #30
 800ac7e:	bf58      	it	pl
 800ac80:	6963      	ldrpl	r3, [r4, #20]
 800ac82:	60a3      	str	r3, [r4, #8]
 800ac84:	e7f2      	b.n	800ac6c <__swsetup_r+0xac>
 800ac86:	2000      	movs	r0, #0
 800ac88:	e7f7      	b.n	800ac7a <__swsetup_r+0xba>
 800ac8a:	bf00      	nop
 800ac8c:	2000001c 	.word	0x2000001c
 800ac90:	0800c984 	.word	0x0800c984
 800ac94:	0800c9a4 	.word	0x0800c9a4
 800ac98:	0800c964 	.word	0x0800c964

0800ac9c <quorem>:
 800ac9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aca0:	6903      	ldr	r3, [r0, #16]
 800aca2:	690c      	ldr	r4, [r1, #16]
 800aca4:	4680      	mov	r8, r0
 800aca6:	42a3      	cmp	r3, r4
 800aca8:	f2c0 8084 	blt.w	800adb4 <quorem+0x118>
 800acac:	3c01      	subs	r4, #1
 800acae:	f101 0714 	add.w	r7, r1, #20
 800acb2:	f100 0614 	add.w	r6, r0, #20
 800acb6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800acba:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800acbe:	3501      	adds	r5, #1
 800acc0:	fbb0 f5f5 	udiv	r5, r0, r5
 800acc4:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800acc8:	eb06 030c 	add.w	r3, r6, ip
 800accc:	eb07 090c 	add.w	r9, r7, ip
 800acd0:	9301      	str	r3, [sp, #4]
 800acd2:	b39d      	cbz	r5, 800ad3c <quorem+0xa0>
 800acd4:	f04f 0a00 	mov.w	sl, #0
 800acd8:	4638      	mov	r0, r7
 800acda:	46b6      	mov	lr, r6
 800acdc:	46d3      	mov	fp, sl
 800acde:	f850 2b04 	ldr.w	r2, [r0], #4
 800ace2:	b293      	uxth	r3, r2
 800ace4:	fb05 a303 	mla	r3, r5, r3, sl
 800ace8:	0c12      	lsrs	r2, r2, #16
 800acea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800acee:	fb05 a202 	mla	r2, r5, r2, sl
 800acf2:	b29b      	uxth	r3, r3
 800acf4:	ebab 0303 	sub.w	r3, fp, r3
 800acf8:	f8de b000 	ldr.w	fp, [lr]
 800acfc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800ad00:	fa1f fb8b 	uxth.w	fp, fp
 800ad04:	445b      	add	r3, fp
 800ad06:	fa1f fb82 	uxth.w	fp, r2
 800ad0a:	f8de 2000 	ldr.w	r2, [lr]
 800ad0e:	4581      	cmp	r9, r0
 800ad10:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800ad14:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ad18:	b29b      	uxth	r3, r3
 800ad1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad1e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ad22:	f84e 3b04 	str.w	r3, [lr], #4
 800ad26:	d2da      	bcs.n	800acde <quorem+0x42>
 800ad28:	f856 300c 	ldr.w	r3, [r6, ip]
 800ad2c:	b933      	cbnz	r3, 800ad3c <quorem+0xa0>
 800ad2e:	9b01      	ldr	r3, [sp, #4]
 800ad30:	3b04      	subs	r3, #4
 800ad32:	429e      	cmp	r6, r3
 800ad34:	461a      	mov	r2, r3
 800ad36:	d331      	bcc.n	800ad9c <quorem+0x100>
 800ad38:	f8c8 4010 	str.w	r4, [r8, #16]
 800ad3c:	4640      	mov	r0, r8
 800ad3e:	f001 f9ff 	bl	800c140 <__mcmp>
 800ad42:	2800      	cmp	r0, #0
 800ad44:	db26      	blt.n	800ad94 <quorem+0xf8>
 800ad46:	4630      	mov	r0, r6
 800ad48:	f04f 0c00 	mov.w	ip, #0
 800ad4c:	3501      	adds	r5, #1
 800ad4e:	f857 1b04 	ldr.w	r1, [r7], #4
 800ad52:	f8d0 e000 	ldr.w	lr, [r0]
 800ad56:	b28b      	uxth	r3, r1
 800ad58:	ebac 0303 	sub.w	r3, ip, r3
 800ad5c:	fa1f f28e 	uxth.w	r2, lr
 800ad60:	4413      	add	r3, r2
 800ad62:	0c0a      	lsrs	r2, r1, #16
 800ad64:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ad68:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ad6c:	b29b      	uxth	r3, r3
 800ad6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad72:	45b9      	cmp	r9, r7
 800ad74:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ad78:	f840 3b04 	str.w	r3, [r0], #4
 800ad7c:	d2e7      	bcs.n	800ad4e <quorem+0xb2>
 800ad7e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ad82:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ad86:	b92a      	cbnz	r2, 800ad94 <quorem+0xf8>
 800ad88:	3b04      	subs	r3, #4
 800ad8a:	429e      	cmp	r6, r3
 800ad8c:	461a      	mov	r2, r3
 800ad8e:	d30b      	bcc.n	800ada8 <quorem+0x10c>
 800ad90:	f8c8 4010 	str.w	r4, [r8, #16]
 800ad94:	4628      	mov	r0, r5
 800ad96:	b003      	add	sp, #12
 800ad98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad9c:	6812      	ldr	r2, [r2, #0]
 800ad9e:	3b04      	subs	r3, #4
 800ada0:	2a00      	cmp	r2, #0
 800ada2:	d1c9      	bne.n	800ad38 <quorem+0x9c>
 800ada4:	3c01      	subs	r4, #1
 800ada6:	e7c4      	b.n	800ad32 <quorem+0x96>
 800ada8:	6812      	ldr	r2, [r2, #0]
 800adaa:	3b04      	subs	r3, #4
 800adac:	2a00      	cmp	r2, #0
 800adae:	d1ef      	bne.n	800ad90 <quorem+0xf4>
 800adb0:	3c01      	subs	r4, #1
 800adb2:	e7ea      	b.n	800ad8a <quorem+0xee>
 800adb4:	2000      	movs	r0, #0
 800adb6:	e7ee      	b.n	800ad96 <quorem+0xfa>

0800adb8 <_dtoa_r>:
 800adb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adbc:	4616      	mov	r6, r2
 800adbe:	461f      	mov	r7, r3
 800adc0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800adc2:	b095      	sub	sp, #84	; 0x54
 800adc4:	4604      	mov	r4, r0
 800adc6:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800adca:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800adce:	b93d      	cbnz	r5, 800ade0 <_dtoa_r+0x28>
 800add0:	2010      	movs	r0, #16
 800add2:	f7ff f8fd 	bl	8009fd0 <malloc>
 800add6:	6260      	str	r0, [r4, #36]	; 0x24
 800add8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800addc:	6005      	str	r5, [r0, #0]
 800adde:	60c5      	str	r5, [r0, #12]
 800ade0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ade2:	6819      	ldr	r1, [r3, #0]
 800ade4:	b151      	cbz	r1, 800adfc <_dtoa_r+0x44>
 800ade6:	685a      	ldr	r2, [r3, #4]
 800ade8:	2301      	movs	r3, #1
 800adea:	4093      	lsls	r3, r2
 800adec:	604a      	str	r2, [r1, #4]
 800adee:	608b      	str	r3, [r1, #8]
 800adf0:	4620      	mov	r0, r4
 800adf2:	f000 ffc5 	bl	800bd80 <_Bfree>
 800adf6:	2200      	movs	r2, #0
 800adf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800adfa:	601a      	str	r2, [r3, #0]
 800adfc:	1e3b      	subs	r3, r7, #0
 800adfe:	bfaf      	iteee	ge
 800ae00:	2300      	movge	r3, #0
 800ae02:	2201      	movlt	r2, #1
 800ae04:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ae08:	9303      	strlt	r3, [sp, #12]
 800ae0a:	bfac      	ite	ge
 800ae0c:	f8c8 3000 	strge.w	r3, [r8]
 800ae10:	f8c8 2000 	strlt.w	r2, [r8]
 800ae14:	4bae      	ldr	r3, [pc, #696]	; (800b0d0 <_dtoa_r+0x318>)
 800ae16:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ae1a:	ea33 0308 	bics.w	r3, r3, r8
 800ae1e:	d11b      	bne.n	800ae58 <_dtoa_r+0xa0>
 800ae20:	f242 730f 	movw	r3, #9999	; 0x270f
 800ae24:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ae26:	6013      	str	r3, [r2, #0]
 800ae28:	9b02      	ldr	r3, [sp, #8]
 800ae2a:	b923      	cbnz	r3, 800ae36 <_dtoa_r+0x7e>
 800ae2c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800ae30:	2800      	cmp	r0, #0
 800ae32:	f000 8545 	beq.w	800b8c0 <_dtoa_r+0xb08>
 800ae36:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ae38:	b953      	cbnz	r3, 800ae50 <_dtoa_r+0x98>
 800ae3a:	4ba6      	ldr	r3, [pc, #664]	; (800b0d4 <_dtoa_r+0x31c>)
 800ae3c:	e021      	b.n	800ae82 <_dtoa_r+0xca>
 800ae3e:	4ba6      	ldr	r3, [pc, #664]	; (800b0d8 <_dtoa_r+0x320>)
 800ae40:	9306      	str	r3, [sp, #24]
 800ae42:	3308      	adds	r3, #8
 800ae44:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ae46:	6013      	str	r3, [r2, #0]
 800ae48:	9806      	ldr	r0, [sp, #24]
 800ae4a:	b015      	add	sp, #84	; 0x54
 800ae4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae50:	4ba0      	ldr	r3, [pc, #640]	; (800b0d4 <_dtoa_r+0x31c>)
 800ae52:	9306      	str	r3, [sp, #24]
 800ae54:	3303      	adds	r3, #3
 800ae56:	e7f5      	b.n	800ae44 <_dtoa_r+0x8c>
 800ae58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	2300      	movs	r3, #0
 800ae60:	4630      	mov	r0, r6
 800ae62:	4639      	mov	r1, r7
 800ae64:	f7f5 fda0 	bl	80009a8 <__aeabi_dcmpeq>
 800ae68:	4682      	mov	sl, r0
 800ae6a:	b160      	cbz	r0, 800ae86 <_dtoa_r+0xce>
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ae70:	6013      	str	r3, [r2, #0]
 800ae72:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	f000 8520 	beq.w	800b8ba <_dtoa_r+0xb02>
 800ae7a:	4b98      	ldr	r3, [pc, #608]	; (800b0dc <_dtoa_r+0x324>)
 800ae7c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ae7e:	6013      	str	r3, [r2, #0]
 800ae80:	3b01      	subs	r3, #1
 800ae82:	9306      	str	r3, [sp, #24]
 800ae84:	e7e0      	b.n	800ae48 <_dtoa_r+0x90>
 800ae86:	ab12      	add	r3, sp, #72	; 0x48
 800ae88:	9301      	str	r3, [sp, #4]
 800ae8a:	ab13      	add	r3, sp, #76	; 0x4c
 800ae8c:	9300      	str	r3, [sp, #0]
 800ae8e:	4632      	mov	r2, r6
 800ae90:	463b      	mov	r3, r7
 800ae92:	4620      	mov	r0, r4
 800ae94:	f001 f9cc 	bl	800c230 <__d2b>
 800ae98:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ae9c:	4683      	mov	fp, r0
 800ae9e:	2d00      	cmp	r5, #0
 800aea0:	d07d      	beq.n	800af9e <_dtoa_r+0x1e6>
 800aea2:	46b0      	mov	r8, r6
 800aea4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aea8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800aeac:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800aeb0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800aeb4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800aeb8:	2200      	movs	r2, #0
 800aeba:	4b89      	ldr	r3, [pc, #548]	; (800b0e0 <_dtoa_r+0x328>)
 800aebc:	4640      	mov	r0, r8
 800aebe:	4649      	mov	r1, r9
 800aec0:	f7f5 f952 	bl	8000168 <__aeabi_dsub>
 800aec4:	a37c      	add	r3, pc, #496	; (adr r3, 800b0b8 <_dtoa_r+0x300>)
 800aec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeca:	f7f5 fb05 	bl	80004d8 <__aeabi_dmul>
 800aece:	a37c      	add	r3, pc, #496	; (adr r3, 800b0c0 <_dtoa_r+0x308>)
 800aed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aed4:	f7f5 f94a 	bl	800016c <__adddf3>
 800aed8:	4606      	mov	r6, r0
 800aeda:	4628      	mov	r0, r5
 800aedc:	460f      	mov	r7, r1
 800aede:	f7f5 fa91 	bl	8000404 <__aeabi_i2d>
 800aee2:	a379      	add	r3, pc, #484	; (adr r3, 800b0c8 <_dtoa_r+0x310>)
 800aee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aee8:	f7f5 faf6 	bl	80004d8 <__aeabi_dmul>
 800aeec:	4602      	mov	r2, r0
 800aeee:	460b      	mov	r3, r1
 800aef0:	4630      	mov	r0, r6
 800aef2:	4639      	mov	r1, r7
 800aef4:	f7f5 f93a 	bl	800016c <__adddf3>
 800aef8:	4606      	mov	r6, r0
 800aefa:	460f      	mov	r7, r1
 800aefc:	f7f5 fd9c 	bl	8000a38 <__aeabi_d2iz>
 800af00:	2200      	movs	r2, #0
 800af02:	4682      	mov	sl, r0
 800af04:	2300      	movs	r3, #0
 800af06:	4630      	mov	r0, r6
 800af08:	4639      	mov	r1, r7
 800af0a:	f7f5 fd57 	bl	80009bc <__aeabi_dcmplt>
 800af0e:	b148      	cbz	r0, 800af24 <_dtoa_r+0x16c>
 800af10:	4650      	mov	r0, sl
 800af12:	f7f5 fa77 	bl	8000404 <__aeabi_i2d>
 800af16:	4632      	mov	r2, r6
 800af18:	463b      	mov	r3, r7
 800af1a:	f7f5 fd45 	bl	80009a8 <__aeabi_dcmpeq>
 800af1e:	b908      	cbnz	r0, 800af24 <_dtoa_r+0x16c>
 800af20:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800af24:	f1ba 0f16 	cmp.w	sl, #22
 800af28:	d85a      	bhi.n	800afe0 <_dtoa_r+0x228>
 800af2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af2e:	496d      	ldr	r1, [pc, #436]	; (800b0e4 <_dtoa_r+0x32c>)
 800af30:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800af34:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af38:	f7f5 fd5e 	bl	80009f8 <__aeabi_dcmpgt>
 800af3c:	2800      	cmp	r0, #0
 800af3e:	d051      	beq.n	800afe4 <_dtoa_r+0x22c>
 800af40:	2300      	movs	r3, #0
 800af42:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800af46:	930d      	str	r3, [sp, #52]	; 0x34
 800af48:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800af4a:	1b5d      	subs	r5, r3, r5
 800af4c:	1e6b      	subs	r3, r5, #1
 800af4e:	9307      	str	r3, [sp, #28]
 800af50:	bf43      	ittte	mi
 800af52:	2300      	movmi	r3, #0
 800af54:	f1c5 0901 	rsbmi	r9, r5, #1
 800af58:	9307      	strmi	r3, [sp, #28]
 800af5a:	f04f 0900 	movpl.w	r9, #0
 800af5e:	f1ba 0f00 	cmp.w	sl, #0
 800af62:	db41      	blt.n	800afe8 <_dtoa_r+0x230>
 800af64:	9b07      	ldr	r3, [sp, #28]
 800af66:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800af6a:	4453      	add	r3, sl
 800af6c:	9307      	str	r3, [sp, #28]
 800af6e:	2300      	movs	r3, #0
 800af70:	9308      	str	r3, [sp, #32]
 800af72:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800af74:	2b09      	cmp	r3, #9
 800af76:	f200 808f 	bhi.w	800b098 <_dtoa_r+0x2e0>
 800af7a:	2b05      	cmp	r3, #5
 800af7c:	bfc4      	itt	gt
 800af7e:	3b04      	subgt	r3, #4
 800af80:	931e      	strgt	r3, [sp, #120]	; 0x78
 800af82:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800af84:	bfc8      	it	gt
 800af86:	2500      	movgt	r5, #0
 800af88:	f1a3 0302 	sub.w	r3, r3, #2
 800af8c:	bfd8      	it	le
 800af8e:	2501      	movle	r5, #1
 800af90:	2b03      	cmp	r3, #3
 800af92:	f200 808d 	bhi.w	800b0b0 <_dtoa_r+0x2f8>
 800af96:	e8df f003 	tbb	[pc, r3]
 800af9a:	7d7b      	.short	0x7d7b
 800af9c:	6f2f      	.short	0x6f2f
 800af9e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800afa2:	441d      	add	r5, r3
 800afa4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800afa8:	2820      	cmp	r0, #32
 800afaa:	dd13      	ble.n	800afd4 <_dtoa_r+0x21c>
 800afac:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800afb0:	9b02      	ldr	r3, [sp, #8]
 800afb2:	fa08 f800 	lsl.w	r8, r8, r0
 800afb6:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800afba:	fa23 f000 	lsr.w	r0, r3, r0
 800afbe:	ea48 0000 	orr.w	r0, r8, r0
 800afc2:	f7f5 fa0f 	bl	80003e4 <__aeabi_ui2d>
 800afc6:	2301      	movs	r3, #1
 800afc8:	4680      	mov	r8, r0
 800afca:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800afce:	3d01      	subs	r5, #1
 800afd0:	9310      	str	r3, [sp, #64]	; 0x40
 800afd2:	e771      	b.n	800aeb8 <_dtoa_r+0x100>
 800afd4:	9b02      	ldr	r3, [sp, #8]
 800afd6:	f1c0 0020 	rsb	r0, r0, #32
 800afda:	fa03 f000 	lsl.w	r0, r3, r0
 800afde:	e7f0      	b.n	800afc2 <_dtoa_r+0x20a>
 800afe0:	2301      	movs	r3, #1
 800afe2:	e7b0      	b.n	800af46 <_dtoa_r+0x18e>
 800afe4:	900d      	str	r0, [sp, #52]	; 0x34
 800afe6:	e7af      	b.n	800af48 <_dtoa_r+0x190>
 800afe8:	f1ca 0300 	rsb	r3, sl, #0
 800afec:	9308      	str	r3, [sp, #32]
 800afee:	2300      	movs	r3, #0
 800aff0:	eba9 090a 	sub.w	r9, r9, sl
 800aff4:	930c      	str	r3, [sp, #48]	; 0x30
 800aff6:	e7bc      	b.n	800af72 <_dtoa_r+0x1ba>
 800aff8:	2301      	movs	r3, #1
 800affa:	9309      	str	r3, [sp, #36]	; 0x24
 800affc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800affe:	2b00      	cmp	r3, #0
 800b000:	dd74      	ble.n	800b0ec <_dtoa_r+0x334>
 800b002:	4698      	mov	r8, r3
 800b004:	9304      	str	r3, [sp, #16]
 800b006:	2200      	movs	r2, #0
 800b008:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b00a:	6072      	str	r2, [r6, #4]
 800b00c:	2204      	movs	r2, #4
 800b00e:	f102 0014 	add.w	r0, r2, #20
 800b012:	4298      	cmp	r0, r3
 800b014:	6871      	ldr	r1, [r6, #4]
 800b016:	d96e      	bls.n	800b0f6 <_dtoa_r+0x33e>
 800b018:	4620      	mov	r0, r4
 800b01a:	f000 fe7d 	bl	800bd18 <_Balloc>
 800b01e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b020:	6030      	str	r0, [r6, #0]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	f1b8 0f0e 	cmp.w	r8, #14
 800b028:	9306      	str	r3, [sp, #24]
 800b02a:	f200 80ed 	bhi.w	800b208 <_dtoa_r+0x450>
 800b02e:	2d00      	cmp	r5, #0
 800b030:	f000 80ea 	beq.w	800b208 <_dtoa_r+0x450>
 800b034:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b038:	f1ba 0f00 	cmp.w	sl, #0
 800b03c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b040:	dd77      	ble.n	800b132 <_dtoa_r+0x37a>
 800b042:	4a28      	ldr	r2, [pc, #160]	; (800b0e4 <_dtoa_r+0x32c>)
 800b044:	f00a 030f 	and.w	r3, sl, #15
 800b048:	ea4f 162a 	mov.w	r6, sl, asr #4
 800b04c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b050:	06f0      	lsls	r0, r6, #27
 800b052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b056:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b05a:	d568      	bpl.n	800b12e <_dtoa_r+0x376>
 800b05c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b060:	4b21      	ldr	r3, [pc, #132]	; (800b0e8 <_dtoa_r+0x330>)
 800b062:	2503      	movs	r5, #3
 800b064:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b068:	f7f5 fb60 	bl	800072c <__aeabi_ddiv>
 800b06c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b070:	f006 060f 	and.w	r6, r6, #15
 800b074:	4f1c      	ldr	r7, [pc, #112]	; (800b0e8 <_dtoa_r+0x330>)
 800b076:	e04f      	b.n	800b118 <_dtoa_r+0x360>
 800b078:	2301      	movs	r3, #1
 800b07a:	9309      	str	r3, [sp, #36]	; 0x24
 800b07c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b07e:	4453      	add	r3, sl
 800b080:	f103 0801 	add.w	r8, r3, #1
 800b084:	9304      	str	r3, [sp, #16]
 800b086:	4643      	mov	r3, r8
 800b088:	2b01      	cmp	r3, #1
 800b08a:	bfb8      	it	lt
 800b08c:	2301      	movlt	r3, #1
 800b08e:	e7ba      	b.n	800b006 <_dtoa_r+0x24e>
 800b090:	2300      	movs	r3, #0
 800b092:	e7b2      	b.n	800affa <_dtoa_r+0x242>
 800b094:	2300      	movs	r3, #0
 800b096:	e7f0      	b.n	800b07a <_dtoa_r+0x2c2>
 800b098:	2501      	movs	r5, #1
 800b09a:	2300      	movs	r3, #0
 800b09c:	9509      	str	r5, [sp, #36]	; 0x24
 800b09e:	931e      	str	r3, [sp, #120]	; 0x78
 800b0a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b0a4:	2200      	movs	r2, #0
 800b0a6:	9304      	str	r3, [sp, #16]
 800b0a8:	4698      	mov	r8, r3
 800b0aa:	2312      	movs	r3, #18
 800b0ac:	921f      	str	r2, [sp, #124]	; 0x7c
 800b0ae:	e7aa      	b.n	800b006 <_dtoa_r+0x24e>
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	9309      	str	r3, [sp, #36]	; 0x24
 800b0b4:	e7f4      	b.n	800b0a0 <_dtoa_r+0x2e8>
 800b0b6:	bf00      	nop
 800b0b8:	636f4361 	.word	0x636f4361
 800b0bc:	3fd287a7 	.word	0x3fd287a7
 800b0c0:	8b60c8b3 	.word	0x8b60c8b3
 800b0c4:	3fc68a28 	.word	0x3fc68a28
 800b0c8:	509f79fb 	.word	0x509f79fb
 800b0cc:	3fd34413 	.word	0x3fd34413
 800b0d0:	7ff00000 	.word	0x7ff00000
 800b0d4:	0800c95d 	.word	0x0800c95d
 800b0d8:	0800c954 	.word	0x0800c954
 800b0dc:	0800c931 	.word	0x0800c931
 800b0e0:	3ff80000 	.word	0x3ff80000
 800b0e4:	0800c9f0 	.word	0x0800c9f0
 800b0e8:	0800c9c8 	.word	0x0800c9c8
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	9304      	str	r3, [sp, #16]
 800b0f0:	4698      	mov	r8, r3
 800b0f2:	461a      	mov	r2, r3
 800b0f4:	e7da      	b.n	800b0ac <_dtoa_r+0x2f4>
 800b0f6:	3101      	adds	r1, #1
 800b0f8:	6071      	str	r1, [r6, #4]
 800b0fa:	0052      	lsls	r2, r2, #1
 800b0fc:	e787      	b.n	800b00e <_dtoa_r+0x256>
 800b0fe:	07f1      	lsls	r1, r6, #31
 800b100:	d508      	bpl.n	800b114 <_dtoa_r+0x35c>
 800b102:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b106:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b10a:	f7f5 f9e5 	bl	80004d8 <__aeabi_dmul>
 800b10e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b112:	3501      	adds	r5, #1
 800b114:	1076      	asrs	r6, r6, #1
 800b116:	3708      	adds	r7, #8
 800b118:	2e00      	cmp	r6, #0
 800b11a:	d1f0      	bne.n	800b0fe <_dtoa_r+0x346>
 800b11c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b120:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b124:	f7f5 fb02 	bl	800072c <__aeabi_ddiv>
 800b128:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b12c:	e01b      	b.n	800b166 <_dtoa_r+0x3ae>
 800b12e:	2502      	movs	r5, #2
 800b130:	e7a0      	b.n	800b074 <_dtoa_r+0x2bc>
 800b132:	f000 80a4 	beq.w	800b27e <_dtoa_r+0x4c6>
 800b136:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b13a:	f1ca 0600 	rsb	r6, sl, #0
 800b13e:	4ba0      	ldr	r3, [pc, #640]	; (800b3c0 <_dtoa_r+0x608>)
 800b140:	f006 020f 	and.w	r2, r6, #15
 800b144:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b14c:	f7f5 f9c4 	bl	80004d8 <__aeabi_dmul>
 800b150:	2502      	movs	r5, #2
 800b152:	2300      	movs	r3, #0
 800b154:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b158:	4f9a      	ldr	r7, [pc, #616]	; (800b3c4 <_dtoa_r+0x60c>)
 800b15a:	1136      	asrs	r6, r6, #4
 800b15c:	2e00      	cmp	r6, #0
 800b15e:	f040 8083 	bne.w	800b268 <_dtoa_r+0x4b0>
 800b162:	2b00      	cmp	r3, #0
 800b164:	d1e0      	bne.n	800b128 <_dtoa_r+0x370>
 800b166:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b168:	2b00      	cmp	r3, #0
 800b16a:	f000 808a 	beq.w	800b282 <_dtoa_r+0x4ca>
 800b16e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b172:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b176:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b17a:	2200      	movs	r2, #0
 800b17c:	4b92      	ldr	r3, [pc, #584]	; (800b3c8 <_dtoa_r+0x610>)
 800b17e:	f7f5 fc1d 	bl	80009bc <__aeabi_dcmplt>
 800b182:	2800      	cmp	r0, #0
 800b184:	d07d      	beq.n	800b282 <_dtoa_r+0x4ca>
 800b186:	f1b8 0f00 	cmp.w	r8, #0
 800b18a:	d07a      	beq.n	800b282 <_dtoa_r+0x4ca>
 800b18c:	9b04      	ldr	r3, [sp, #16]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	dd36      	ble.n	800b200 <_dtoa_r+0x448>
 800b192:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b196:	2200      	movs	r2, #0
 800b198:	4b8c      	ldr	r3, [pc, #560]	; (800b3cc <_dtoa_r+0x614>)
 800b19a:	f7f5 f99d 	bl	80004d8 <__aeabi_dmul>
 800b19e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1a2:	9e04      	ldr	r6, [sp, #16]
 800b1a4:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 800b1a8:	3501      	adds	r5, #1
 800b1aa:	4628      	mov	r0, r5
 800b1ac:	f7f5 f92a 	bl	8000404 <__aeabi_i2d>
 800b1b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b1b4:	f7f5 f990 	bl	80004d8 <__aeabi_dmul>
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	4b85      	ldr	r3, [pc, #532]	; (800b3d0 <_dtoa_r+0x618>)
 800b1bc:	f7f4 ffd6 	bl	800016c <__adddf3>
 800b1c0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800b1c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b1c8:	950b      	str	r5, [sp, #44]	; 0x2c
 800b1ca:	2e00      	cmp	r6, #0
 800b1cc:	d15c      	bne.n	800b288 <_dtoa_r+0x4d0>
 800b1ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	4b7f      	ldr	r3, [pc, #508]	; (800b3d4 <_dtoa_r+0x61c>)
 800b1d6:	f7f4 ffc7 	bl	8000168 <__aeabi_dsub>
 800b1da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b1dc:	462b      	mov	r3, r5
 800b1de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1e2:	f7f5 fc09 	bl	80009f8 <__aeabi_dcmpgt>
 800b1e6:	2800      	cmp	r0, #0
 800b1e8:	f040 8281 	bne.w	800b6ee <_dtoa_r+0x936>
 800b1ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b1f2:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800b1f6:	f7f5 fbe1 	bl	80009bc <__aeabi_dcmplt>
 800b1fa:	2800      	cmp	r0, #0
 800b1fc:	f040 8275 	bne.w	800b6ea <_dtoa_r+0x932>
 800b200:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b204:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b208:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	f2c0 814b 	blt.w	800b4a6 <_dtoa_r+0x6ee>
 800b210:	f1ba 0f0e 	cmp.w	sl, #14
 800b214:	f300 8147 	bgt.w	800b4a6 <_dtoa_r+0x6ee>
 800b218:	4b69      	ldr	r3, [pc, #420]	; (800b3c0 <_dtoa_r+0x608>)
 800b21a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b222:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b226:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b228:	2b00      	cmp	r3, #0
 800b22a:	f280 80d7 	bge.w	800b3dc <_dtoa_r+0x624>
 800b22e:	f1b8 0f00 	cmp.w	r8, #0
 800b232:	f300 80d3 	bgt.w	800b3dc <_dtoa_r+0x624>
 800b236:	f040 8257 	bne.w	800b6e8 <_dtoa_r+0x930>
 800b23a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b23e:	2200      	movs	r2, #0
 800b240:	4b64      	ldr	r3, [pc, #400]	; (800b3d4 <_dtoa_r+0x61c>)
 800b242:	f7f5 f949 	bl	80004d8 <__aeabi_dmul>
 800b246:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b24a:	f7f5 fbcb 	bl	80009e4 <__aeabi_dcmpge>
 800b24e:	4646      	mov	r6, r8
 800b250:	4647      	mov	r7, r8
 800b252:	2800      	cmp	r0, #0
 800b254:	f040 822d 	bne.w	800b6b2 <_dtoa_r+0x8fa>
 800b258:	9b06      	ldr	r3, [sp, #24]
 800b25a:	9a06      	ldr	r2, [sp, #24]
 800b25c:	1c5d      	adds	r5, r3, #1
 800b25e:	2331      	movs	r3, #49	; 0x31
 800b260:	f10a 0a01 	add.w	sl, sl, #1
 800b264:	7013      	strb	r3, [r2, #0]
 800b266:	e228      	b.n	800b6ba <_dtoa_r+0x902>
 800b268:	07f2      	lsls	r2, r6, #31
 800b26a:	d505      	bpl.n	800b278 <_dtoa_r+0x4c0>
 800b26c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b270:	f7f5 f932 	bl	80004d8 <__aeabi_dmul>
 800b274:	2301      	movs	r3, #1
 800b276:	3501      	adds	r5, #1
 800b278:	1076      	asrs	r6, r6, #1
 800b27a:	3708      	adds	r7, #8
 800b27c:	e76e      	b.n	800b15c <_dtoa_r+0x3a4>
 800b27e:	2502      	movs	r5, #2
 800b280:	e771      	b.n	800b166 <_dtoa_r+0x3ae>
 800b282:	4657      	mov	r7, sl
 800b284:	4646      	mov	r6, r8
 800b286:	e790      	b.n	800b1aa <_dtoa_r+0x3f2>
 800b288:	4b4d      	ldr	r3, [pc, #308]	; (800b3c0 <_dtoa_r+0x608>)
 800b28a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b28e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800b292:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b294:	2b00      	cmp	r3, #0
 800b296:	d048      	beq.n	800b32a <_dtoa_r+0x572>
 800b298:	4602      	mov	r2, r0
 800b29a:	460b      	mov	r3, r1
 800b29c:	2000      	movs	r0, #0
 800b29e:	494e      	ldr	r1, [pc, #312]	; (800b3d8 <_dtoa_r+0x620>)
 800b2a0:	f7f5 fa44 	bl	800072c <__aeabi_ddiv>
 800b2a4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b2a8:	f7f4 ff5e 	bl	8000168 <__aeabi_dsub>
 800b2ac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b2b0:	9d06      	ldr	r5, [sp, #24]
 800b2b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2b6:	f7f5 fbbf 	bl	8000a38 <__aeabi_d2iz>
 800b2ba:	9011      	str	r0, [sp, #68]	; 0x44
 800b2bc:	f7f5 f8a2 	bl	8000404 <__aeabi_i2d>
 800b2c0:	4602      	mov	r2, r0
 800b2c2:	460b      	mov	r3, r1
 800b2c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2c8:	f7f4 ff4e 	bl	8000168 <__aeabi_dsub>
 800b2cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b2ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2d2:	3330      	adds	r3, #48	; 0x30
 800b2d4:	f805 3b01 	strb.w	r3, [r5], #1
 800b2d8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b2dc:	f7f5 fb6e 	bl	80009bc <__aeabi_dcmplt>
 800b2e0:	2800      	cmp	r0, #0
 800b2e2:	d163      	bne.n	800b3ac <_dtoa_r+0x5f4>
 800b2e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b2e8:	2000      	movs	r0, #0
 800b2ea:	4937      	ldr	r1, [pc, #220]	; (800b3c8 <_dtoa_r+0x610>)
 800b2ec:	f7f4 ff3c 	bl	8000168 <__aeabi_dsub>
 800b2f0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b2f4:	f7f5 fb62 	bl	80009bc <__aeabi_dcmplt>
 800b2f8:	2800      	cmp	r0, #0
 800b2fa:	f040 80b5 	bne.w	800b468 <_dtoa_r+0x6b0>
 800b2fe:	9b06      	ldr	r3, [sp, #24]
 800b300:	1aeb      	subs	r3, r5, r3
 800b302:	429e      	cmp	r6, r3
 800b304:	f77f af7c 	ble.w	800b200 <_dtoa_r+0x448>
 800b308:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b30c:	2200      	movs	r2, #0
 800b30e:	4b2f      	ldr	r3, [pc, #188]	; (800b3cc <_dtoa_r+0x614>)
 800b310:	f7f5 f8e2 	bl	80004d8 <__aeabi_dmul>
 800b314:	2200      	movs	r2, #0
 800b316:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b31a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b31e:	4b2b      	ldr	r3, [pc, #172]	; (800b3cc <_dtoa_r+0x614>)
 800b320:	f7f5 f8da 	bl	80004d8 <__aeabi_dmul>
 800b324:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b328:	e7c3      	b.n	800b2b2 <_dtoa_r+0x4fa>
 800b32a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b32e:	f7f5 f8d3 	bl	80004d8 <__aeabi_dmul>
 800b332:	9b06      	ldr	r3, [sp, #24]
 800b334:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b338:	199d      	adds	r5, r3, r6
 800b33a:	461e      	mov	r6, r3
 800b33c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b340:	f7f5 fb7a 	bl	8000a38 <__aeabi_d2iz>
 800b344:	9011      	str	r0, [sp, #68]	; 0x44
 800b346:	f7f5 f85d 	bl	8000404 <__aeabi_i2d>
 800b34a:	4602      	mov	r2, r0
 800b34c:	460b      	mov	r3, r1
 800b34e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b352:	f7f4 ff09 	bl	8000168 <__aeabi_dsub>
 800b356:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b358:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b35c:	3330      	adds	r3, #48	; 0x30
 800b35e:	f806 3b01 	strb.w	r3, [r6], #1
 800b362:	42ae      	cmp	r6, r5
 800b364:	f04f 0200 	mov.w	r2, #0
 800b368:	d124      	bne.n	800b3b4 <_dtoa_r+0x5fc>
 800b36a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b36e:	4b1a      	ldr	r3, [pc, #104]	; (800b3d8 <_dtoa_r+0x620>)
 800b370:	f7f4 fefc 	bl	800016c <__adddf3>
 800b374:	4602      	mov	r2, r0
 800b376:	460b      	mov	r3, r1
 800b378:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b37c:	f7f5 fb3c 	bl	80009f8 <__aeabi_dcmpgt>
 800b380:	2800      	cmp	r0, #0
 800b382:	d171      	bne.n	800b468 <_dtoa_r+0x6b0>
 800b384:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b388:	2000      	movs	r0, #0
 800b38a:	4913      	ldr	r1, [pc, #76]	; (800b3d8 <_dtoa_r+0x620>)
 800b38c:	f7f4 feec 	bl	8000168 <__aeabi_dsub>
 800b390:	4602      	mov	r2, r0
 800b392:	460b      	mov	r3, r1
 800b394:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b398:	f7f5 fb10 	bl	80009bc <__aeabi_dcmplt>
 800b39c:	2800      	cmp	r0, #0
 800b39e:	f43f af2f 	beq.w	800b200 <_dtoa_r+0x448>
 800b3a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b3a6:	1e6a      	subs	r2, r5, #1
 800b3a8:	2b30      	cmp	r3, #48	; 0x30
 800b3aa:	d001      	beq.n	800b3b0 <_dtoa_r+0x5f8>
 800b3ac:	46ba      	mov	sl, r7
 800b3ae:	e04a      	b.n	800b446 <_dtoa_r+0x68e>
 800b3b0:	4615      	mov	r5, r2
 800b3b2:	e7f6      	b.n	800b3a2 <_dtoa_r+0x5ea>
 800b3b4:	4b05      	ldr	r3, [pc, #20]	; (800b3cc <_dtoa_r+0x614>)
 800b3b6:	f7f5 f88f 	bl	80004d8 <__aeabi_dmul>
 800b3ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b3be:	e7bd      	b.n	800b33c <_dtoa_r+0x584>
 800b3c0:	0800c9f0 	.word	0x0800c9f0
 800b3c4:	0800c9c8 	.word	0x0800c9c8
 800b3c8:	3ff00000 	.word	0x3ff00000
 800b3cc:	40240000 	.word	0x40240000
 800b3d0:	401c0000 	.word	0x401c0000
 800b3d4:	40140000 	.word	0x40140000
 800b3d8:	3fe00000 	.word	0x3fe00000
 800b3dc:	9d06      	ldr	r5, [sp, #24]
 800b3de:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b3e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3e6:	4630      	mov	r0, r6
 800b3e8:	4639      	mov	r1, r7
 800b3ea:	f7f5 f99f 	bl	800072c <__aeabi_ddiv>
 800b3ee:	f7f5 fb23 	bl	8000a38 <__aeabi_d2iz>
 800b3f2:	4681      	mov	r9, r0
 800b3f4:	f7f5 f806 	bl	8000404 <__aeabi_i2d>
 800b3f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3fc:	f7f5 f86c 	bl	80004d8 <__aeabi_dmul>
 800b400:	4602      	mov	r2, r0
 800b402:	460b      	mov	r3, r1
 800b404:	4630      	mov	r0, r6
 800b406:	4639      	mov	r1, r7
 800b408:	f7f4 feae 	bl	8000168 <__aeabi_dsub>
 800b40c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800b410:	f805 6b01 	strb.w	r6, [r5], #1
 800b414:	9e06      	ldr	r6, [sp, #24]
 800b416:	4602      	mov	r2, r0
 800b418:	1bae      	subs	r6, r5, r6
 800b41a:	45b0      	cmp	r8, r6
 800b41c:	460b      	mov	r3, r1
 800b41e:	d135      	bne.n	800b48c <_dtoa_r+0x6d4>
 800b420:	f7f4 fea4 	bl	800016c <__adddf3>
 800b424:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b428:	4606      	mov	r6, r0
 800b42a:	460f      	mov	r7, r1
 800b42c:	f7f5 fae4 	bl	80009f8 <__aeabi_dcmpgt>
 800b430:	b9c8      	cbnz	r0, 800b466 <_dtoa_r+0x6ae>
 800b432:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b436:	4630      	mov	r0, r6
 800b438:	4639      	mov	r1, r7
 800b43a:	f7f5 fab5 	bl	80009a8 <__aeabi_dcmpeq>
 800b43e:	b110      	cbz	r0, 800b446 <_dtoa_r+0x68e>
 800b440:	f019 0f01 	tst.w	r9, #1
 800b444:	d10f      	bne.n	800b466 <_dtoa_r+0x6ae>
 800b446:	4659      	mov	r1, fp
 800b448:	4620      	mov	r0, r4
 800b44a:	f000 fc99 	bl	800bd80 <_Bfree>
 800b44e:	2300      	movs	r3, #0
 800b450:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b452:	702b      	strb	r3, [r5, #0]
 800b454:	f10a 0301 	add.w	r3, sl, #1
 800b458:	6013      	str	r3, [r2, #0]
 800b45a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	f43f acf3 	beq.w	800ae48 <_dtoa_r+0x90>
 800b462:	601d      	str	r5, [r3, #0]
 800b464:	e4f0      	b.n	800ae48 <_dtoa_r+0x90>
 800b466:	4657      	mov	r7, sl
 800b468:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b46c:	1e6b      	subs	r3, r5, #1
 800b46e:	2a39      	cmp	r2, #57	; 0x39
 800b470:	d106      	bne.n	800b480 <_dtoa_r+0x6c8>
 800b472:	9a06      	ldr	r2, [sp, #24]
 800b474:	429a      	cmp	r2, r3
 800b476:	d107      	bne.n	800b488 <_dtoa_r+0x6d0>
 800b478:	2330      	movs	r3, #48	; 0x30
 800b47a:	7013      	strb	r3, [r2, #0]
 800b47c:	4613      	mov	r3, r2
 800b47e:	3701      	adds	r7, #1
 800b480:	781a      	ldrb	r2, [r3, #0]
 800b482:	3201      	adds	r2, #1
 800b484:	701a      	strb	r2, [r3, #0]
 800b486:	e791      	b.n	800b3ac <_dtoa_r+0x5f4>
 800b488:	461d      	mov	r5, r3
 800b48a:	e7ed      	b.n	800b468 <_dtoa_r+0x6b0>
 800b48c:	2200      	movs	r2, #0
 800b48e:	4b99      	ldr	r3, [pc, #612]	; (800b6f4 <_dtoa_r+0x93c>)
 800b490:	f7f5 f822 	bl	80004d8 <__aeabi_dmul>
 800b494:	2200      	movs	r2, #0
 800b496:	2300      	movs	r3, #0
 800b498:	4606      	mov	r6, r0
 800b49a:	460f      	mov	r7, r1
 800b49c:	f7f5 fa84 	bl	80009a8 <__aeabi_dcmpeq>
 800b4a0:	2800      	cmp	r0, #0
 800b4a2:	d09e      	beq.n	800b3e2 <_dtoa_r+0x62a>
 800b4a4:	e7cf      	b.n	800b446 <_dtoa_r+0x68e>
 800b4a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4a8:	2a00      	cmp	r2, #0
 800b4aa:	f000 8088 	beq.w	800b5be <_dtoa_r+0x806>
 800b4ae:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b4b0:	2a01      	cmp	r2, #1
 800b4b2:	dc6d      	bgt.n	800b590 <_dtoa_r+0x7d8>
 800b4b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b4b6:	2a00      	cmp	r2, #0
 800b4b8:	d066      	beq.n	800b588 <_dtoa_r+0x7d0>
 800b4ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b4be:	464d      	mov	r5, r9
 800b4c0:	9e08      	ldr	r6, [sp, #32]
 800b4c2:	9a07      	ldr	r2, [sp, #28]
 800b4c4:	2101      	movs	r1, #1
 800b4c6:	441a      	add	r2, r3
 800b4c8:	4620      	mov	r0, r4
 800b4ca:	4499      	add	r9, r3
 800b4cc:	9207      	str	r2, [sp, #28]
 800b4ce:	f000 fcf7 	bl	800bec0 <__i2b>
 800b4d2:	4607      	mov	r7, r0
 800b4d4:	2d00      	cmp	r5, #0
 800b4d6:	dd0b      	ble.n	800b4f0 <_dtoa_r+0x738>
 800b4d8:	9b07      	ldr	r3, [sp, #28]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	dd08      	ble.n	800b4f0 <_dtoa_r+0x738>
 800b4de:	42ab      	cmp	r3, r5
 800b4e0:	bfa8      	it	ge
 800b4e2:	462b      	movge	r3, r5
 800b4e4:	9a07      	ldr	r2, [sp, #28]
 800b4e6:	eba9 0903 	sub.w	r9, r9, r3
 800b4ea:	1aed      	subs	r5, r5, r3
 800b4ec:	1ad3      	subs	r3, r2, r3
 800b4ee:	9307      	str	r3, [sp, #28]
 800b4f0:	9b08      	ldr	r3, [sp, #32]
 800b4f2:	b1eb      	cbz	r3, 800b530 <_dtoa_r+0x778>
 800b4f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d065      	beq.n	800b5c6 <_dtoa_r+0x80e>
 800b4fa:	b18e      	cbz	r6, 800b520 <_dtoa_r+0x768>
 800b4fc:	4639      	mov	r1, r7
 800b4fe:	4632      	mov	r2, r6
 800b500:	4620      	mov	r0, r4
 800b502:	f000 fd7b 	bl	800bffc <__pow5mult>
 800b506:	465a      	mov	r2, fp
 800b508:	4601      	mov	r1, r0
 800b50a:	4607      	mov	r7, r0
 800b50c:	4620      	mov	r0, r4
 800b50e:	f000 fce0 	bl	800bed2 <__multiply>
 800b512:	4659      	mov	r1, fp
 800b514:	900a      	str	r0, [sp, #40]	; 0x28
 800b516:	4620      	mov	r0, r4
 800b518:	f000 fc32 	bl	800bd80 <_Bfree>
 800b51c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b51e:	469b      	mov	fp, r3
 800b520:	9b08      	ldr	r3, [sp, #32]
 800b522:	1b9a      	subs	r2, r3, r6
 800b524:	d004      	beq.n	800b530 <_dtoa_r+0x778>
 800b526:	4659      	mov	r1, fp
 800b528:	4620      	mov	r0, r4
 800b52a:	f000 fd67 	bl	800bffc <__pow5mult>
 800b52e:	4683      	mov	fp, r0
 800b530:	2101      	movs	r1, #1
 800b532:	4620      	mov	r0, r4
 800b534:	f000 fcc4 	bl	800bec0 <__i2b>
 800b538:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b53a:	4606      	mov	r6, r0
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	f000 81c6 	beq.w	800b8ce <_dtoa_r+0xb16>
 800b542:	461a      	mov	r2, r3
 800b544:	4601      	mov	r1, r0
 800b546:	4620      	mov	r0, r4
 800b548:	f000 fd58 	bl	800bffc <__pow5mult>
 800b54c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b54e:	4606      	mov	r6, r0
 800b550:	2b01      	cmp	r3, #1
 800b552:	dc3e      	bgt.n	800b5d2 <_dtoa_r+0x81a>
 800b554:	9b02      	ldr	r3, [sp, #8]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d137      	bne.n	800b5ca <_dtoa_r+0x812>
 800b55a:	9b03      	ldr	r3, [sp, #12]
 800b55c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b560:	2b00      	cmp	r3, #0
 800b562:	d134      	bne.n	800b5ce <_dtoa_r+0x816>
 800b564:	9b03      	ldr	r3, [sp, #12]
 800b566:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b56a:	0d1b      	lsrs	r3, r3, #20
 800b56c:	051b      	lsls	r3, r3, #20
 800b56e:	b12b      	cbz	r3, 800b57c <_dtoa_r+0x7c4>
 800b570:	9b07      	ldr	r3, [sp, #28]
 800b572:	f109 0901 	add.w	r9, r9, #1
 800b576:	3301      	adds	r3, #1
 800b578:	9307      	str	r3, [sp, #28]
 800b57a:	2301      	movs	r3, #1
 800b57c:	9308      	str	r3, [sp, #32]
 800b57e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b580:	2b00      	cmp	r3, #0
 800b582:	d128      	bne.n	800b5d6 <_dtoa_r+0x81e>
 800b584:	2001      	movs	r0, #1
 800b586:	e02e      	b.n	800b5e6 <_dtoa_r+0x82e>
 800b588:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b58a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b58e:	e796      	b.n	800b4be <_dtoa_r+0x706>
 800b590:	9b08      	ldr	r3, [sp, #32]
 800b592:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 800b596:	42b3      	cmp	r3, r6
 800b598:	bfb7      	itett	lt
 800b59a:	9b08      	ldrlt	r3, [sp, #32]
 800b59c:	1b9e      	subge	r6, r3, r6
 800b59e:	1af2      	sublt	r2, r6, r3
 800b5a0:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800b5a2:	bfbf      	itttt	lt
 800b5a4:	9608      	strlt	r6, [sp, #32]
 800b5a6:	189b      	addlt	r3, r3, r2
 800b5a8:	930c      	strlt	r3, [sp, #48]	; 0x30
 800b5aa:	2600      	movlt	r6, #0
 800b5ac:	f1b8 0f00 	cmp.w	r8, #0
 800b5b0:	bfb9      	ittee	lt
 800b5b2:	eba9 0508 	sublt.w	r5, r9, r8
 800b5b6:	2300      	movlt	r3, #0
 800b5b8:	464d      	movge	r5, r9
 800b5ba:	4643      	movge	r3, r8
 800b5bc:	e781      	b.n	800b4c2 <_dtoa_r+0x70a>
 800b5be:	9e08      	ldr	r6, [sp, #32]
 800b5c0:	464d      	mov	r5, r9
 800b5c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b5c4:	e786      	b.n	800b4d4 <_dtoa_r+0x71c>
 800b5c6:	9a08      	ldr	r2, [sp, #32]
 800b5c8:	e7ad      	b.n	800b526 <_dtoa_r+0x76e>
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	e7d6      	b.n	800b57c <_dtoa_r+0x7c4>
 800b5ce:	9b02      	ldr	r3, [sp, #8]
 800b5d0:	e7d4      	b.n	800b57c <_dtoa_r+0x7c4>
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	9308      	str	r3, [sp, #32]
 800b5d6:	6933      	ldr	r3, [r6, #16]
 800b5d8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b5dc:	6918      	ldr	r0, [r3, #16]
 800b5de:	f000 fc21 	bl	800be24 <__hi0bits>
 800b5e2:	f1c0 0020 	rsb	r0, r0, #32
 800b5e6:	9b07      	ldr	r3, [sp, #28]
 800b5e8:	4418      	add	r0, r3
 800b5ea:	f010 001f 	ands.w	r0, r0, #31
 800b5ee:	d047      	beq.n	800b680 <_dtoa_r+0x8c8>
 800b5f0:	f1c0 0320 	rsb	r3, r0, #32
 800b5f4:	2b04      	cmp	r3, #4
 800b5f6:	dd3b      	ble.n	800b670 <_dtoa_r+0x8b8>
 800b5f8:	9b07      	ldr	r3, [sp, #28]
 800b5fa:	f1c0 001c 	rsb	r0, r0, #28
 800b5fe:	4481      	add	r9, r0
 800b600:	4405      	add	r5, r0
 800b602:	4403      	add	r3, r0
 800b604:	9307      	str	r3, [sp, #28]
 800b606:	f1b9 0f00 	cmp.w	r9, #0
 800b60a:	dd05      	ble.n	800b618 <_dtoa_r+0x860>
 800b60c:	4659      	mov	r1, fp
 800b60e:	464a      	mov	r2, r9
 800b610:	4620      	mov	r0, r4
 800b612:	f000 fd41 	bl	800c098 <__lshift>
 800b616:	4683      	mov	fp, r0
 800b618:	9b07      	ldr	r3, [sp, #28]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	dd05      	ble.n	800b62a <_dtoa_r+0x872>
 800b61e:	4631      	mov	r1, r6
 800b620:	461a      	mov	r2, r3
 800b622:	4620      	mov	r0, r4
 800b624:	f000 fd38 	bl	800c098 <__lshift>
 800b628:	4606      	mov	r6, r0
 800b62a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b62c:	b353      	cbz	r3, 800b684 <_dtoa_r+0x8cc>
 800b62e:	4631      	mov	r1, r6
 800b630:	4658      	mov	r0, fp
 800b632:	f000 fd85 	bl	800c140 <__mcmp>
 800b636:	2800      	cmp	r0, #0
 800b638:	da24      	bge.n	800b684 <_dtoa_r+0x8cc>
 800b63a:	2300      	movs	r3, #0
 800b63c:	4659      	mov	r1, fp
 800b63e:	220a      	movs	r2, #10
 800b640:	4620      	mov	r0, r4
 800b642:	f000 fbb4 	bl	800bdae <__multadd>
 800b646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b648:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800b64c:	4683      	mov	fp, r0
 800b64e:	2b00      	cmp	r3, #0
 800b650:	f000 8144 	beq.w	800b8dc <_dtoa_r+0xb24>
 800b654:	2300      	movs	r3, #0
 800b656:	4639      	mov	r1, r7
 800b658:	220a      	movs	r2, #10
 800b65a:	4620      	mov	r0, r4
 800b65c:	f000 fba7 	bl	800bdae <__multadd>
 800b660:	9b04      	ldr	r3, [sp, #16]
 800b662:	4607      	mov	r7, r0
 800b664:	2b00      	cmp	r3, #0
 800b666:	dc4d      	bgt.n	800b704 <_dtoa_r+0x94c>
 800b668:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b66a:	2b02      	cmp	r3, #2
 800b66c:	dd4a      	ble.n	800b704 <_dtoa_r+0x94c>
 800b66e:	e011      	b.n	800b694 <_dtoa_r+0x8dc>
 800b670:	d0c9      	beq.n	800b606 <_dtoa_r+0x84e>
 800b672:	9a07      	ldr	r2, [sp, #28]
 800b674:	331c      	adds	r3, #28
 800b676:	441a      	add	r2, r3
 800b678:	4499      	add	r9, r3
 800b67a:	441d      	add	r5, r3
 800b67c:	4613      	mov	r3, r2
 800b67e:	e7c1      	b.n	800b604 <_dtoa_r+0x84c>
 800b680:	4603      	mov	r3, r0
 800b682:	e7f6      	b.n	800b672 <_dtoa_r+0x8ba>
 800b684:	f1b8 0f00 	cmp.w	r8, #0
 800b688:	dc36      	bgt.n	800b6f8 <_dtoa_r+0x940>
 800b68a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b68c:	2b02      	cmp	r3, #2
 800b68e:	dd33      	ble.n	800b6f8 <_dtoa_r+0x940>
 800b690:	f8cd 8010 	str.w	r8, [sp, #16]
 800b694:	9b04      	ldr	r3, [sp, #16]
 800b696:	b963      	cbnz	r3, 800b6b2 <_dtoa_r+0x8fa>
 800b698:	4631      	mov	r1, r6
 800b69a:	2205      	movs	r2, #5
 800b69c:	4620      	mov	r0, r4
 800b69e:	f000 fb86 	bl	800bdae <__multadd>
 800b6a2:	4601      	mov	r1, r0
 800b6a4:	4606      	mov	r6, r0
 800b6a6:	4658      	mov	r0, fp
 800b6a8:	f000 fd4a 	bl	800c140 <__mcmp>
 800b6ac:	2800      	cmp	r0, #0
 800b6ae:	f73f add3 	bgt.w	800b258 <_dtoa_r+0x4a0>
 800b6b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b6b4:	9d06      	ldr	r5, [sp, #24]
 800b6b6:	ea6f 0a03 	mvn.w	sl, r3
 800b6ba:	f04f 0900 	mov.w	r9, #0
 800b6be:	4631      	mov	r1, r6
 800b6c0:	4620      	mov	r0, r4
 800b6c2:	f000 fb5d 	bl	800bd80 <_Bfree>
 800b6c6:	2f00      	cmp	r7, #0
 800b6c8:	f43f aebd 	beq.w	800b446 <_dtoa_r+0x68e>
 800b6cc:	f1b9 0f00 	cmp.w	r9, #0
 800b6d0:	d005      	beq.n	800b6de <_dtoa_r+0x926>
 800b6d2:	45b9      	cmp	r9, r7
 800b6d4:	d003      	beq.n	800b6de <_dtoa_r+0x926>
 800b6d6:	4649      	mov	r1, r9
 800b6d8:	4620      	mov	r0, r4
 800b6da:	f000 fb51 	bl	800bd80 <_Bfree>
 800b6de:	4639      	mov	r1, r7
 800b6e0:	4620      	mov	r0, r4
 800b6e2:	f000 fb4d 	bl	800bd80 <_Bfree>
 800b6e6:	e6ae      	b.n	800b446 <_dtoa_r+0x68e>
 800b6e8:	2600      	movs	r6, #0
 800b6ea:	4637      	mov	r7, r6
 800b6ec:	e7e1      	b.n	800b6b2 <_dtoa_r+0x8fa>
 800b6ee:	46ba      	mov	sl, r7
 800b6f0:	4637      	mov	r7, r6
 800b6f2:	e5b1      	b.n	800b258 <_dtoa_r+0x4a0>
 800b6f4:	40240000 	.word	0x40240000
 800b6f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6fa:	f8cd 8010 	str.w	r8, [sp, #16]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	f000 80f3 	beq.w	800b8ea <_dtoa_r+0xb32>
 800b704:	2d00      	cmp	r5, #0
 800b706:	dd05      	ble.n	800b714 <_dtoa_r+0x95c>
 800b708:	4639      	mov	r1, r7
 800b70a:	462a      	mov	r2, r5
 800b70c:	4620      	mov	r0, r4
 800b70e:	f000 fcc3 	bl	800c098 <__lshift>
 800b712:	4607      	mov	r7, r0
 800b714:	9b08      	ldr	r3, [sp, #32]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d04c      	beq.n	800b7b4 <_dtoa_r+0x9fc>
 800b71a:	6879      	ldr	r1, [r7, #4]
 800b71c:	4620      	mov	r0, r4
 800b71e:	f000 fafb 	bl	800bd18 <_Balloc>
 800b722:	4605      	mov	r5, r0
 800b724:	693a      	ldr	r2, [r7, #16]
 800b726:	f107 010c 	add.w	r1, r7, #12
 800b72a:	3202      	adds	r2, #2
 800b72c:	0092      	lsls	r2, r2, #2
 800b72e:	300c      	adds	r0, #12
 800b730:	f7fe fc5e 	bl	8009ff0 <memcpy>
 800b734:	2201      	movs	r2, #1
 800b736:	4629      	mov	r1, r5
 800b738:	4620      	mov	r0, r4
 800b73a:	f000 fcad 	bl	800c098 <__lshift>
 800b73e:	46b9      	mov	r9, r7
 800b740:	4607      	mov	r7, r0
 800b742:	9b06      	ldr	r3, [sp, #24]
 800b744:	9307      	str	r3, [sp, #28]
 800b746:	9b02      	ldr	r3, [sp, #8]
 800b748:	f003 0301 	and.w	r3, r3, #1
 800b74c:	9308      	str	r3, [sp, #32]
 800b74e:	4631      	mov	r1, r6
 800b750:	4658      	mov	r0, fp
 800b752:	f7ff faa3 	bl	800ac9c <quorem>
 800b756:	4649      	mov	r1, r9
 800b758:	4605      	mov	r5, r0
 800b75a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b75e:	4658      	mov	r0, fp
 800b760:	f000 fcee 	bl	800c140 <__mcmp>
 800b764:	463a      	mov	r2, r7
 800b766:	9002      	str	r0, [sp, #8]
 800b768:	4631      	mov	r1, r6
 800b76a:	4620      	mov	r0, r4
 800b76c:	f000 fd02 	bl	800c174 <__mdiff>
 800b770:	68c3      	ldr	r3, [r0, #12]
 800b772:	4602      	mov	r2, r0
 800b774:	bb03      	cbnz	r3, 800b7b8 <_dtoa_r+0xa00>
 800b776:	4601      	mov	r1, r0
 800b778:	9009      	str	r0, [sp, #36]	; 0x24
 800b77a:	4658      	mov	r0, fp
 800b77c:	f000 fce0 	bl	800c140 <__mcmp>
 800b780:	4603      	mov	r3, r0
 800b782:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b784:	4611      	mov	r1, r2
 800b786:	4620      	mov	r0, r4
 800b788:	9309      	str	r3, [sp, #36]	; 0x24
 800b78a:	f000 faf9 	bl	800bd80 <_Bfree>
 800b78e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b790:	b9a3      	cbnz	r3, 800b7bc <_dtoa_r+0xa04>
 800b792:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b794:	b992      	cbnz	r2, 800b7bc <_dtoa_r+0xa04>
 800b796:	9a08      	ldr	r2, [sp, #32]
 800b798:	b982      	cbnz	r2, 800b7bc <_dtoa_r+0xa04>
 800b79a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b79e:	d029      	beq.n	800b7f4 <_dtoa_r+0xa3c>
 800b7a0:	9b02      	ldr	r3, [sp, #8]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	dd01      	ble.n	800b7aa <_dtoa_r+0x9f2>
 800b7a6:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800b7aa:	9b07      	ldr	r3, [sp, #28]
 800b7ac:	1c5d      	adds	r5, r3, #1
 800b7ae:	f883 8000 	strb.w	r8, [r3]
 800b7b2:	e784      	b.n	800b6be <_dtoa_r+0x906>
 800b7b4:	4638      	mov	r0, r7
 800b7b6:	e7c2      	b.n	800b73e <_dtoa_r+0x986>
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	e7e3      	b.n	800b784 <_dtoa_r+0x9cc>
 800b7bc:	9a02      	ldr	r2, [sp, #8]
 800b7be:	2a00      	cmp	r2, #0
 800b7c0:	db04      	blt.n	800b7cc <_dtoa_r+0xa14>
 800b7c2:	d123      	bne.n	800b80c <_dtoa_r+0xa54>
 800b7c4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b7c6:	bb0a      	cbnz	r2, 800b80c <_dtoa_r+0xa54>
 800b7c8:	9a08      	ldr	r2, [sp, #32]
 800b7ca:	b9fa      	cbnz	r2, 800b80c <_dtoa_r+0xa54>
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	ddec      	ble.n	800b7aa <_dtoa_r+0x9f2>
 800b7d0:	4659      	mov	r1, fp
 800b7d2:	2201      	movs	r2, #1
 800b7d4:	4620      	mov	r0, r4
 800b7d6:	f000 fc5f 	bl	800c098 <__lshift>
 800b7da:	4631      	mov	r1, r6
 800b7dc:	4683      	mov	fp, r0
 800b7de:	f000 fcaf 	bl	800c140 <__mcmp>
 800b7e2:	2800      	cmp	r0, #0
 800b7e4:	dc03      	bgt.n	800b7ee <_dtoa_r+0xa36>
 800b7e6:	d1e0      	bne.n	800b7aa <_dtoa_r+0x9f2>
 800b7e8:	f018 0f01 	tst.w	r8, #1
 800b7ec:	d0dd      	beq.n	800b7aa <_dtoa_r+0x9f2>
 800b7ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b7f2:	d1d8      	bne.n	800b7a6 <_dtoa_r+0x9ee>
 800b7f4:	9b07      	ldr	r3, [sp, #28]
 800b7f6:	9a07      	ldr	r2, [sp, #28]
 800b7f8:	1c5d      	adds	r5, r3, #1
 800b7fa:	2339      	movs	r3, #57	; 0x39
 800b7fc:	7013      	strb	r3, [r2, #0]
 800b7fe:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b802:	1e6a      	subs	r2, r5, #1
 800b804:	2b39      	cmp	r3, #57	; 0x39
 800b806:	d04d      	beq.n	800b8a4 <_dtoa_r+0xaec>
 800b808:	3301      	adds	r3, #1
 800b80a:	e052      	b.n	800b8b2 <_dtoa_r+0xafa>
 800b80c:	9a07      	ldr	r2, [sp, #28]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	f102 0501 	add.w	r5, r2, #1
 800b814:	dd06      	ble.n	800b824 <_dtoa_r+0xa6c>
 800b816:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b81a:	d0eb      	beq.n	800b7f4 <_dtoa_r+0xa3c>
 800b81c:	f108 0801 	add.w	r8, r8, #1
 800b820:	9b07      	ldr	r3, [sp, #28]
 800b822:	e7c4      	b.n	800b7ae <_dtoa_r+0x9f6>
 800b824:	9b06      	ldr	r3, [sp, #24]
 800b826:	9a04      	ldr	r2, [sp, #16]
 800b828:	1aeb      	subs	r3, r5, r3
 800b82a:	4293      	cmp	r3, r2
 800b82c:	f805 8c01 	strb.w	r8, [r5, #-1]
 800b830:	d021      	beq.n	800b876 <_dtoa_r+0xabe>
 800b832:	4659      	mov	r1, fp
 800b834:	2300      	movs	r3, #0
 800b836:	220a      	movs	r2, #10
 800b838:	4620      	mov	r0, r4
 800b83a:	f000 fab8 	bl	800bdae <__multadd>
 800b83e:	45b9      	cmp	r9, r7
 800b840:	4683      	mov	fp, r0
 800b842:	f04f 0300 	mov.w	r3, #0
 800b846:	f04f 020a 	mov.w	r2, #10
 800b84a:	4649      	mov	r1, r9
 800b84c:	4620      	mov	r0, r4
 800b84e:	d105      	bne.n	800b85c <_dtoa_r+0xaa4>
 800b850:	f000 faad 	bl	800bdae <__multadd>
 800b854:	4681      	mov	r9, r0
 800b856:	4607      	mov	r7, r0
 800b858:	9507      	str	r5, [sp, #28]
 800b85a:	e778      	b.n	800b74e <_dtoa_r+0x996>
 800b85c:	f000 faa7 	bl	800bdae <__multadd>
 800b860:	4639      	mov	r1, r7
 800b862:	4681      	mov	r9, r0
 800b864:	2300      	movs	r3, #0
 800b866:	220a      	movs	r2, #10
 800b868:	4620      	mov	r0, r4
 800b86a:	f000 faa0 	bl	800bdae <__multadd>
 800b86e:	4607      	mov	r7, r0
 800b870:	e7f2      	b.n	800b858 <_dtoa_r+0xaa0>
 800b872:	f04f 0900 	mov.w	r9, #0
 800b876:	4659      	mov	r1, fp
 800b878:	2201      	movs	r2, #1
 800b87a:	4620      	mov	r0, r4
 800b87c:	f000 fc0c 	bl	800c098 <__lshift>
 800b880:	4631      	mov	r1, r6
 800b882:	4683      	mov	fp, r0
 800b884:	f000 fc5c 	bl	800c140 <__mcmp>
 800b888:	2800      	cmp	r0, #0
 800b88a:	dcb8      	bgt.n	800b7fe <_dtoa_r+0xa46>
 800b88c:	d102      	bne.n	800b894 <_dtoa_r+0xadc>
 800b88e:	f018 0f01 	tst.w	r8, #1
 800b892:	d1b4      	bne.n	800b7fe <_dtoa_r+0xa46>
 800b894:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b898:	1e6a      	subs	r2, r5, #1
 800b89a:	2b30      	cmp	r3, #48	; 0x30
 800b89c:	f47f af0f 	bne.w	800b6be <_dtoa_r+0x906>
 800b8a0:	4615      	mov	r5, r2
 800b8a2:	e7f7      	b.n	800b894 <_dtoa_r+0xadc>
 800b8a4:	9b06      	ldr	r3, [sp, #24]
 800b8a6:	4293      	cmp	r3, r2
 800b8a8:	d105      	bne.n	800b8b6 <_dtoa_r+0xafe>
 800b8aa:	2331      	movs	r3, #49	; 0x31
 800b8ac:	9a06      	ldr	r2, [sp, #24]
 800b8ae:	f10a 0a01 	add.w	sl, sl, #1
 800b8b2:	7013      	strb	r3, [r2, #0]
 800b8b4:	e703      	b.n	800b6be <_dtoa_r+0x906>
 800b8b6:	4615      	mov	r5, r2
 800b8b8:	e7a1      	b.n	800b7fe <_dtoa_r+0xa46>
 800b8ba:	4b17      	ldr	r3, [pc, #92]	; (800b918 <_dtoa_r+0xb60>)
 800b8bc:	f7ff bae1 	b.w	800ae82 <_dtoa_r+0xca>
 800b8c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	f47f aabb 	bne.w	800ae3e <_dtoa_r+0x86>
 800b8c8:	4b14      	ldr	r3, [pc, #80]	; (800b91c <_dtoa_r+0xb64>)
 800b8ca:	f7ff bada 	b.w	800ae82 <_dtoa_r+0xca>
 800b8ce:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b8d0:	2b01      	cmp	r3, #1
 800b8d2:	f77f ae3f 	ble.w	800b554 <_dtoa_r+0x79c>
 800b8d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b8d8:	9308      	str	r3, [sp, #32]
 800b8da:	e653      	b.n	800b584 <_dtoa_r+0x7cc>
 800b8dc:	9b04      	ldr	r3, [sp, #16]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	dc03      	bgt.n	800b8ea <_dtoa_r+0xb32>
 800b8e2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b8e4:	2b02      	cmp	r3, #2
 800b8e6:	f73f aed5 	bgt.w	800b694 <_dtoa_r+0x8dc>
 800b8ea:	9d06      	ldr	r5, [sp, #24]
 800b8ec:	4631      	mov	r1, r6
 800b8ee:	4658      	mov	r0, fp
 800b8f0:	f7ff f9d4 	bl	800ac9c <quorem>
 800b8f4:	9b06      	ldr	r3, [sp, #24]
 800b8f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b8fa:	f805 8b01 	strb.w	r8, [r5], #1
 800b8fe:	9a04      	ldr	r2, [sp, #16]
 800b900:	1aeb      	subs	r3, r5, r3
 800b902:	429a      	cmp	r2, r3
 800b904:	ddb5      	ble.n	800b872 <_dtoa_r+0xaba>
 800b906:	4659      	mov	r1, fp
 800b908:	2300      	movs	r3, #0
 800b90a:	220a      	movs	r2, #10
 800b90c:	4620      	mov	r0, r4
 800b90e:	f000 fa4e 	bl	800bdae <__multadd>
 800b912:	4683      	mov	fp, r0
 800b914:	e7ea      	b.n	800b8ec <_dtoa_r+0xb34>
 800b916:	bf00      	nop
 800b918:	0800c930 	.word	0x0800c930
 800b91c:	0800c954 	.word	0x0800c954

0800b920 <__sflush_r>:
 800b920:	898a      	ldrh	r2, [r1, #12]
 800b922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b926:	4605      	mov	r5, r0
 800b928:	0710      	lsls	r0, r2, #28
 800b92a:	460c      	mov	r4, r1
 800b92c:	d458      	bmi.n	800b9e0 <__sflush_r+0xc0>
 800b92e:	684b      	ldr	r3, [r1, #4]
 800b930:	2b00      	cmp	r3, #0
 800b932:	dc05      	bgt.n	800b940 <__sflush_r+0x20>
 800b934:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b936:	2b00      	cmp	r3, #0
 800b938:	dc02      	bgt.n	800b940 <__sflush_r+0x20>
 800b93a:	2000      	movs	r0, #0
 800b93c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b940:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b942:	2e00      	cmp	r6, #0
 800b944:	d0f9      	beq.n	800b93a <__sflush_r+0x1a>
 800b946:	2300      	movs	r3, #0
 800b948:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b94c:	682f      	ldr	r7, [r5, #0]
 800b94e:	6a21      	ldr	r1, [r4, #32]
 800b950:	602b      	str	r3, [r5, #0]
 800b952:	d032      	beq.n	800b9ba <__sflush_r+0x9a>
 800b954:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b956:	89a3      	ldrh	r3, [r4, #12]
 800b958:	075a      	lsls	r2, r3, #29
 800b95a:	d505      	bpl.n	800b968 <__sflush_r+0x48>
 800b95c:	6863      	ldr	r3, [r4, #4]
 800b95e:	1ac0      	subs	r0, r0, r3
 800b960:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b962:	b10b      	cbz	r3, 800b968 <__sflush_r+0x48>
 800b964:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b966:	1ac0      	subs	r0, r0, r3
 800b968:	2300      	movs	r3, #0
 800b96a:	4602      	mov	r2, r0
 800b96c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b96e:	6a21      	ldr	r1, [r4, #32]
 800b970:	4628      	mov	r0, r5
 800b972:	47b0      	blx	r6
 800b974:	1c43      	adds	r3, r0, #1
 800b976:	89a3      	ldrh	r3, [r4, #12]
 800b978:	d106      	bne.n	800b988 <__sflush_r+0x68>
 800b97a:	6829      	ldr	r1, [r5, #0]
 800b97c:	291d      	cmp	r1, #29
 800b97e:	d848      	bhi.n	800ba12 <__sflush_r+0xf2>
 800b980:	4a29      	ldr	r2, [pc, #164]	; (800ba28 <__sflush_r+0x108>)
 800b982:	40ca      	lsrs	r2, r1
 800b984:	07d6      	lsls	r6, r2, #31
 800b986:	d544      	bpl.n	800ba12 <__sflush_r+0xf2>
 800b988:	2200      	movs	r2, #0
 800b98a:	6062      	str	r2, [r4, #4]
 800b98c:	6922      	ldr	r2, [r4, #16]
 800b98e:	04d9      	lsls	r1, r3, #19
 800b990:	6022      	str	r2, [r4, #0]
 800b992:	d504      	bpl.n	800b99e <__sflush_r+0x7e>
 800b994:	1c42      	adds	r2, r0, #1
 800b996:	d101      	bne.n	800b99c <__sflush_r+0x7c>
 800b998:	682b      	ldr	r3, [r5, #0]
 800b99a:	b903      	cbnz	r3, 800b99e <__sflush_r+0x7e>
 800b99c:	6560      	str	r0, [r4, #84]	; 0x54
 800b99e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b9a0:	602f      	str	r7, [r5, #0]
 800b9a2:	2900      	cmp	r1, #0
 800b9a4:	d0c9      	beq.n	800b93a <__sflush_r+0x1a>
 800b9a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b9aa:	4299      	cmp	r1, r3
 800b9ac:	d002      	beq.n	800b9b4 <__sflush_r+0x94>
 800b9ae:	4628      	mov	r0, r5
 800b9b0:	f7fe fb32 	bl	800a018 <_free_r>
 800b9b4:	2000      	movs	r0, #0
 800b9b6:	6360      	str	r0, [r4, #52]	; 0x34
 800b9b8:	e7c0      	b.n	800b93c <__sflush_r+0x1c>
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	4628      	mov	r0, r5
 800b9be:	47b0      	blx	r6
 800b9c0:	1c41      	adds	r1, r0, #1
 800b9c2:	d1c8      	bne.n	800b956 <__sflush_r+0x36>
 800b9c4:	682b      	ldr	r3, [r5, #0]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d0c5      	beq.n	800b956 <__sflush_r+0x36>
 800b9ca:	2b1d      	cmp	r3, #29
 800b9cc:	d001      	beq.n	800b9d2 <__sflush_r+0xb2>
 800b9ce:	2b16      	cmp	r3, #22
 800b9d0:	d101      	bne.n	800b9d6 <__sflush_r+0xb6>
 800b9d2:	602f      	str	r7, [r5, #0]
 800b9d4:	e7b1      	b.n	800b93a <__sflush_r+0x1a>
 800b9d6:	89a3      	ldrh	r3, [r4, #12]
 800b9d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9dc:	81a3      	strh	r3, [r4, #12]
 800b9de:	e7ad      	b.n	800b93c <__sflush_r+0x1c>
 800b9e0:	690f      	ldr	r7, [r1, #16]
 800b9e2:	2f00      	cmp	r7, #0
 800b9e4:	d0a9      	beq.n	800b93a <__sflush_r+0x1a>
 800b9e6:	0793      	lsls	r3, r2, #30
 800b9e8:	bf18      	it	ne
 800b9ea:	2300      	movne	r3, #0
 800b9ec:	680e      	ldr	r6, [r1, #0]
 800b9ee:	bf08      	it	eq
 800b9f0:	694b      	ldreq	r3, [r1, #20]
 800b9f2:	eba6 0807 	sub.w	r8, r6, r7
 800b9f6:	600f      	str	r7, [r1, #0]
 800b9f8:	608b      	str	r3, [r1, #8]
 800b9fa:	f1b8 0f00 	cmp.w	r8, #0
 800b9fe:	dd9c      	ble.n	800b93a <__sflush_r+0x1a>
 800ba00:	4643      	mov	r3, r8
 800ba02:	463a      	mov	r2, r7
 800ba04:	6a21      	ldr	r1, [r4, #32]
 800ba06:	4628      	mov	r0, r5
 800ba08:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ba0a:	47b0      	blx	r6
 800ba0c:	2800      	cmp	r0, #0
 800ba0e:	dc06      	bgt.n	800ba1e <__sflush_r+0xfe>
 800ba10:	89a3      	ldrh	r3, [r4, #12]
 800ba12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba16:	81a3      	strh	r3, [r4, #12]
 800ba18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ba1c:	e78e      	b.n	800b93c <__sflush_r+0x1c>
 800ba1e:	4407      	add	r7, r0
 800ba20:	eba8 0800 	sub.w	r8, r8, r0
 800ba24:	e7e9      	b.n	800b9fa <__sflush_r+0xda>
 800ba26:	bf00      	nop
 800ba28:	20400001 	.word	0x20400001

0800ba2c <_fflush_r>:
 800ba2c:	b538      	push	{r3, r4, r5, lr}
 800ba2e:	690b      	ldr	r3, [r1, #16]
 800ba30:	4605      	mov	r5, r0
 800ba32:	460c      	mov	r4, r1
 800ba34:	b1db      	cbz	r3, 800ba6e <_fflush_r+0x42>
 800ba36:	b118      	cbz	r0, 800ba40 <_fflush_r+0x14>
 800ba38:	6983      	ldr	r3, [r0, #24]
 800ba3a:	b90b      	cbnz	r3, 800ba40 <_fflush_r+0x14>
 800ba3c:	f000 f860 	bl	800bb00 <__sinit>
 800ba40:	4b0c      	ldr	r3, [pc, #48]	; (800ba74 <_fflush_r+0x48>)
 800ba42:	429c      	cmp	r4, r3
 800ba44:	d109      	bne.n	800ba5a <_fflush_r+0x2e>
 800ba46:	686c      	ldr	r4, [r5, #4]
 800ba48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba4c:	b17b      	cbz	r3, 800ba6e <_fflush_r+0x42>
 800ba4e:	4621      	mov	r1, r4
 800ba50:	4628      	mov	r0, r5
 800ba52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba56:	f7ff bf63 	b.w	800b920 <__sflush_r>
 800ba5a:	4b07      	ldr	r3, [pc, #28]	; (800ba78 <_fflush_r+0x4c>)
 800ba5c:	429c      	cmp	r4, r3
 800ba5e:	d101      	bne.n	800ba64 <_fflush_r+0x38>
 800ba60:	68ac      	ldr	r4, [r5, #8]
 800ba62:	e7f1      	b.n	800ba48 <_fflush_r+0x1c>
 800ba64:	4b05      	ldr	r3, [pc, #20]	; (800ba7c <_fflush_r+0x50>)
 800ba66:	429c      	cmp	r4, r3
 800ba68:	bf08      	it	eq
 800ba6a:	68ec      	ldreq	r4, [r5, #12]
 800ba6c:	e7ec      	b.n	800ba48 <_fflush_r+0x1c>
 800ba6e:	2000      	movs	r0, #0
 800ba70:	bd38      	pop	{r3, r4, r5, pc}
 800ba72:	bf00      	nop
 800ba74:	0800c984 	.word	0x0800c984
 800ba78:	0800c9a4 	.word	0x0800c9a4
 800ba7c:	0800c964 	.word	0x0800c964

0800ba80 <std>:
 800ba80:	2300      	movs	r3, #0
 800ba82:	b510      	push	{r4, lr}
 800ba84:	4604      	mov	r4, r0
 800ba86:	e9c0 3300 	strd	r3, r3, [r0]
 800ba8a:	6083      	str	r3, [r0, #8]
 800ba8c:	8181      	strh	r1, [r0, #12]
 800ba8e:	6643      	str	r3, [r0, #100]	; 0x64
 800ba90:	81c2      	strh	r2, [r0, #14]
 800ba92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ba96:	6183      	str	r3, [r0, #24]
 800ba98:	4619      	mov	r1, r3
 800ba9a:	2208      	movs	r2, #8
 800ba9c:	305c      	adds	r0, #92	; 0x5c
 800ba9e:	f7fe fab2 	bl	800a006 <memset>
 800baa2:	4b05      	ldr	r3, [pc, #20]	; (800bab8 <std+0x38>)
 800baa4:	6224      	str	r4, [r4, #32]
 800baa6:	6263      	str	r3, [r4, #36]	; 0x24
 800baa8:	4b04      	ldr	r3, [pc, #16]	; (800babc <std+0x3c>)
 800baaa:	62a3      	str	r3, [r4, #40]	; 0x28
 800baac:	4b04      	ldr	r3, [pc, #16]	; (800bac0 <std+0x40>)
 800baae:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bab0:	4b04      	ldr	r3, [pc, #16]	; (800bac4 <std+0x44>)
 800bab2:	6323      	str	r3, [r4, #48]	; 0x30
 800bab4:	bd10      	pop	{r4, pc}
 800bab6:	bf00      	nop
 800bab8:	0800c565 	.word	0x0800c565
 800babc:	0800c587 	.word	0x0800c587
 800bac0:	0800c5bf 	.word	0x0800c5bf
 800bac4:	0800c5e3 	.word	0x0800c5e3

0800bac8 <_cleanup_r>:
 800bac8:	4901      	ldr	r1, [pc, #4]	; (800bad0 <_cleanup_r+0x8>)
 800baca:	f000 b885 	b.w	800bbd8 <_fwalk_reent>
 800bace:	bf00      	nop
 800bad0:	0800ba2d 	.word	0x0800ba2d

0800bad4 <__sfmoreglue>:
 800bad4:	b570      	push	{r4, r5, r6, lr}
 800bad6:	2568      	movs	r5, #104	; 0x68
 800bad8:	1e4a      	subs	r2, r1, #1
 800bada:	4355      	muls	r5, r2
 800badc:	460e      	mov	r6, r1
 800bade:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bae2:	f7fe fae5 	bl	800a0b0 <_malloc_r>
 800bae6:	4604      	mov	r4, r0
 800bae8:	b140      	cbz	r0, 800bafc <__sfmoreglue+0x28>
 800baea:	2100      	movs	r1, #0
 800baec:	e9c0 1600 	strd	r1, r6, [r0]
 800baf0:	300c      	adds	r0, #12
 800baf2:	60a0      	str	r0, [r4, #8]
 800baf4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800baf8:	f7fe fa85 	bl	800a006 <memset>
 800bafc:	4620      	mov	r0, r4
 800bafe:	bd70      	pop	{r4, r5, r6, pc}

0800bb00 <__sinit>:
 800bb00:	6983      	ldr	r3, [r0, #24]
 800bb02:	b510      	push	{r4, lr}
 800bb04:	4604      	mov	r4, r0
 800bb06:	bb33      	cbnz	r3, 800bb56 <__sinit+0x56>
 800bb08:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800bb0c:	6503      	str	r3, [r0, #80]	; 0x50
 800bb0e:	4b12      	ldr	r3, [pc, #72]	; (800bb58 <__sinit+0x58>)
 800bb10:	4a12      	ldr	r2, [pc, #72]	; (800bb5c <__sinit+0x5c>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	6282      	str	r2, [r0, #40]	; 0x28
 800bb16:	4298      	cmp	r0, r3
 800bb18:	bf04      	itt	eq
 800bb1a:	2301      	moveq	r3, #1
 800bb1c:	6183      	streq	r3, [r0, #24]
 800bb1e:	f000 f81f 	bl	800bb60 <__sfp>
 800bb22:	6060      	str	r0, [r4, #4]
 800bb24:	4620      	mov	r0, r4
 800bb26:	f000 f81b 	bl	800bb60 <__sfp>
 800bb2a:	60a0      	str	r0, [r4, #8]
 800bb2c:	4620      	mov	r0, r4
 800bb2e:	f000 f817 	bl	800bb60 <__sfp>
 800bb32:	2200      	movs	r2, #0
 800bb34:	60e0      	str	r0, [r4, #12]
 800bb36:	2104      	movs	r1, #4
 800bb38:	6860      	ldr	r0, [r4, #4]
 800bb3a:	f7ff ffa1 	bl	800ba80 <std>
 800bb3e:	2201      	movs	r2, #1
 800bb40:	2109      	movs	r1, #9
 800bb42:	68a0      	ldr	r0, [r4, #8]
 800bb44:	f7ff ff9c 	bl	800ba80 <std>
 800bb48:	2202      	movs	r2, #2
 800bb4a:	2112      	movs	r1, #18
 800bb4c:	68e0      	ldr	r0, [r4, #12]
 800bb4e:	f7ff ff97 	bl	800ba80 <std>
 800bb52:	2301      	movs	r3, #1
 800bb54:	61a3      	str	r3, [r4, #24]
 800bb56:	bd10      	pop	{r4, pc}
 800bb58:	0800c91c 	.word	0x0800c91c
 800bb5c:	0800bac9 	.word	0x0800bac9

0800bb60 <__sfp>:
 800bb60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb62:	4b1b      	ldr	r3, [pc, #108]	; (800bbd0 <__sfp+0x70>)
 800bb64:	4607      	mov	r7, r0
 800bb66:	681e      	ldr	r6, [r3, #0]
 800bb68:	69b3      	ldr	r3, [r6, #24]
 800bb6a:	b913      	cbnz	r3, 800bb72 <__sfp+0x12>
 800bb6c:	4630      	mov	r0, r6
 800bb6e:	f7ff ffc7 	bl	800bb00 <__sinit>
 800bb72:	3648      	adds	r6, #72	; 0x48
 800bb74:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bb78:	3b01      	subs	r3, #1
 800bb7a:	d503      	bpl.n	800bb84 <__sfp+0x24>
 800bb7c:	6833      	ldr	r3, [r6, #0]
 800bb7e:	b133      	cbz	r3, 800bb8e <__sfp+0x2e>
 800bb80:	6836      	ldr	r6, [r6, #0]
 800bb82:	e7f7      	b.n	800bb74 <__sfp+0x14>
 800bb84:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bb88:	b16d      	cbz	r5, 800bba6 <__sfp+0x46>
 800bb8a:	3468      	adds	r4, #104	; 0x68
 800bb8c:	e7f4      	b.n	800bb78 <__sfp+0x18>
 800bb8e:	2104      	movs	r1, #4
 800bb90:	4638      	mov	r0, r7
 800bb92:	f7ff ff9f 	bl	800bad4 <__sfmoreglue>
 800bb96:	6030      	str	r0, [r6, #0]
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	d1f1      	bne.n	800bb80 <__sfp+0x20>
 800bb9c:	230c      	movs	r3, #12
 800bb9e:	4604      	mov	r4, r0
 800bba0:	603b      	str	r3, [r7, #0]
 800bba2:	4620      	mov	r0, r4
 800bba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bba6:	4b0b      	ldr	r3, [pc, #44]	; (800bbd4 <__sfp+0x74>)
 800bba8:	6665      	str	r5, [r4, #100]	; 0x64
 800bbaa:	e9c4 5500 	strd	r5, r5, [r4]
 800bbae:	60a5      	str	r5, [r4, #8]
 800bbb0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800bbb4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800bbb8:	2208      	movs	r2, #8
 800bbba:	4629      	mov	r1, r5
 800bbbc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bbc0:	f7fe fa21 	bl	800a006 <memset>
 800bbc4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bbc8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bbcc:	e7e9      	b.n	800bba2 <__sfp+0x42>
 800bbce:	bf00      	nop
 800bbd0:	0800c91c 	.word	0x0800c91c
 800bbd4:	ffff0001 	.word	0xffff0001

0800bbd8 <_fwalk_reent>:
 800bbd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbdc:	4680      	mov	r8, r0
 800bbde:	4689      	mov	r9, r1
 800bbe0:	2600      	movs	r6, #0
 800bbe2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bbe6:	b914      	cbnz	r4, 800bbee <_fwalk_reent+0x16>
 800bbe8:	4630      	mov	r0, r6
 800bbea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbee:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800bbf2:	3f01      	subs	r7, #1
 800bbf4:	d501      	bpl.n	800bbfa <_fwalk_reent+0x22>
 800bbf6:	6824      	ldr	r4, [r4, #0]
 800bbf8:	e7f5      	b.n	800bbe6 <_fwalk_reent+0xe>
 800bbfa:	89ab      	ldrh	r3, [r5, #12]
 800bbfc:	2b01      	cmp	r3, #1
 800bbfe:	d907      	bls.n	800bc10 <_fwalk_reent+0x38>
 800bc00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc04:	3301      	adds	r3, #1
 800bc06:	d003      	beq.n	800bc10 <_fwalk_reent+0x38>
 800bc08:	4629      	mov	r1, r5
 800bc0a:	4640      	mov	r0, r8
 800bc0c:	47c8      	blx	r9
 800bc0e:	4306      	orrs	r6, r0
 800bc10:	3568      	adds	r5, #104	; 0x68
 800bc12:	e7ee      	b.n	800bbf2 <_fwalk_reent+0x1a>

0800bc14 <_localeconv_r>:
 800bc14:	4b04      	ldr	r3, [pc, #16]	; (800bc28 <_localeconv_r+0x14>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	6a18      	ldr	r0, [r3, #32]
 800bc1a:	4b04      	ldr	r3, [pc, #16]	; (800bc2c <_localeconv_r+0x18>)
 800bc1c:	2800      	cmp	r0, #0
 800bc1e:	bf08      	it	eq
 800bc20:	4618      	moveq	r0, r3
 800bc22:	30f0      	adds	r0, #240	; 0xf0
 800bc24:	4770      	bx	lr
 800bc26:	bf00      	nop
 800bc28:	2000001c 	.word	0x2000001c
 800bc2c:	20000080 	.word	0x20000080

0800bc30 <__swhatbuf_r>:
 800bc30:	b570      	push	{r4, r5, r6, lr}
 800bc32:	460e      	mov	r6, r1
 800bc34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc38:	b096      	sub	sp, #88	; 0x58
 800bc3a:	2900      	cmp	r1, #0
 800bc3c:	4614      	mov	r4, r2
 800bc3e:	461d      	mov	r5, r3
 800bc40:	da07      	bge.n	800bc52 <__swhatbuf_r+0x22>
 800bc42:	2300      	movs	r3, #0
 800bc44:	602b      	str	r3, [r5, #0]
 800bc46:	89b3      	ldrh	r3, [r6, #12]
 800bc48:	061a      	lsls	r2, r3, #24
 800bc4a:	d410      	bmi.n	800bc6e <__swhatbuf_r+0x3e>
 800bc4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc50:	e00e      	b.n	800bc70 <__swhatbuf_r+0x40>
 800bc52:	466a      	mov	r2, sp
 800bc54:	f000 fcec 	bl	800c630 <_fstat_r>
 800bc58:	2800      	cmp	r0, #0
 800bc5a:	dbf2      	blt.n	800bc42 <__swhatbuf_r+0x12>
 800bc5c:	9a01      	ldr	r2, [sp, #4]
 800bc5e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bc62:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bc66:	425a      	negs	r2, r3
 800bc68:	415a      	adcs	r2, r3
 800bc6a:	602a      	str	r2, [r5, #0]
 800bc6c:	e7ee      	b.n	800bc4c <__swhatbuf_r+0x1c>
 800bc6e:	2340      	movs	r3, #64	; 0x40
 800bc70:	2000      	movs	r0, #0
 800bc72:	6023      	str	r3, [r4, #0]
 800bc74:	b016      	add	sp, #88	; 0x58
 800bc76:	bd70      	pop	{r4, r5, r6, pc}

0800bc78 <__smakebuf_r>:
 800bc78:	898b      	ldrh	r3, [r1, #12]
 800bc7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bc7c:	079d      	lsls	r5, r3, #30
 800bc7e:	4606      	mov	r6, r0
 800bc80:	460c      	mov	r4, r1
 800bc82:	d507      	bpl.n	800bc94 <__smakebuf_r+0x1c>
 800bc84:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bc88:	6023      	str	r3, [r4, #0]
 800bc8a:	6123      	str	r3, [r4, #16]
 800bc8c:	2301      	movs	r3, #1
 800bc8e:	6163      	str	r3, [r4, #20]
 800bc90:	b002      	add	sp, #8
 800bc92:	bd70      	pop	{r4, r5, r6, pc}
 800bc94:	ab01      	add	r3, sp, #4
 800bc96:	466a      	mov	r2, sp
 800bc98:	f7ff ffca 	bl	800bc30 <__swhatbuf_r>
 800bc9c:	9900      	ldr	r1, [sp, #0]
 800bc9e:	4605      	mov	r5, r0
 800bca0:	4630      	mov	r0, r6
 800bca2:	f7fe fa05 	bl	800a0b0 <_malloc_r>
 800bca6:	b948      	cbnz	r0, 800bcbc <__smakebuf_r+0x44>
 800bca8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcac:	059a      	lsls	r2, r3, #22
 800bcae:	d4ef      	bmi.n	800bc90 <__smakebuf_r+0x18>
 800bcb0:	f023 0303 	bic.w	r3, r3, #3
 800bcb4:	f043 0302 	orr.w	r3, r3, #2
 800bcb8:	81a3      	strh	r3, [r4, #12]
 800bcba:	e7e3      	b.n	800bc84 <__smakebuf_r+0xc>
 800bcbc:	4b0d      	ldr	r3, [pc, #52]	; (800bcf4 <__smakebuf_r+0x7c>)
 800bcbe:	62b3      	str	r3, [r6, #40]	; 0x28
 800bcc0:	89a3      	ldrh	r3, [r4, #12]
 800bcc2:	6020      	str	r0, [r4, #0]
 800bcc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcc8:	81a3      	strh	r3, [r4, #12]
 800bcca:	9b00      	ldr	r3, [sp, #0]
 800bccc:	6120      	str	r0, [r4, #16]
 800bcce:	6163      	str	r3, [r4, #20]
 800bcd0:	9b01      	ldr	r3, [sp, #4]
 800bcd2:	b15b      	cbz	r3, 800bcec <__smakebuf_r+0x74>
 800bcd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bcd8:	4630      	mov	r0, r6
 800bcda:	f000 fcbb 	bl	800c654 <_isatty_r>
 800bcde:	b128      	cbz	r0, 800bcec <__smakebuf_r+0x74>
 800bce0:	89a3      	ldrh	r3, [r4, #12]
 800bce2:	f023 0303 	bic.w	r3, r3, #3
 800bce6:	f043 0301 	orr.w	r3, r3, #1
 800bcea:	81a3      	strh	r3, [r4, #12]
 800bcec:	89a3      	ldrh	r3, [r4, #12]
 800bcee:	431d      	orrs	r5, r3
 800bcf0:	81a5      	strh	r5, [r4, #12]
 800bcf2:	e7cd      	b.n	800bc90 <__smakebuf_r+0x18>
 800bcf4:	0800bac9 	.word	0x0800bac9

0800bcf8 <memchr>:
 800bcf8:	b510      	push	{r4, lr}
 800bcfa:	b2c9      	uxtb	r1, r1
 800bcfc:	4402      	add	r2, r0
 800bcfe:	4290      	cmp	r0, r2
 800bd00:	4603      	mov	r3, r0
 800bd02:	d101      	bne.n	800bd08 <memchr+0x10>
 800bd04:	2300      	movs	r3, #0
 800bd06:	e003      	b.n	800bd10 <memchr+0x18>
 800bd08:	781c      	ldrb	r4, [r3, #0]
 800bd0a:	3001      	adds	r0, #1
 800bd0c:	428c      	cmp	r4, r1
 800bd0e:	d1f6      	bne.n	800bcfe <memchr+0x6>
 800bd10:	4618      	mov	r0, r3
 800bd12:	bd10      	pop	{r4, pc}

0800bd14 <__malloc_lock>:
 800bd14:	4770      	bx	lr

0800bd16 <__malloc_unlock>:
 800bd16:	4770      	bx	lr

0800bd18 <_Balloc>:
 800bd18:	b570      	push	{r4, r5, r6, lr}
 800bd1a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bd1c:	4604      	mov	r4, r0
 800bd1e:	460e      	mov	r6, r1
 800bd20:	b93d      	cbnz	r5, 800bd32 <_Balloc+0x1a>
 800bd22:	2010      	movs	r0, #16
 800bd24:	f7fe f954 	bl	8009fd0 <malloc>
 800bd28:	6260      	str	r0, [r4, #36]	; 0x24
 800bd2a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bd2e:	6005      	str	r5, [r0, #0]
 800bd30:	60c5      	str	r5, [r0, #12]
 800bd32:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800bd34:	68eb      	ldr	r3, [r5, #12]
 800bd36:	b183      	cbz	r3, 800bd5a <_Balloc+0x42>
 800bd38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd3a:	68db      	ldr	r3, [r3, #12]
 800bd3c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800bd40:	b9b8      	cbnz	r0, 800bd72 <_Balloc+0x5a>
 800bd42:	2101      	movs	r1, #1
 800bd44:	fa01 f506 	lsl.w	r5, r1, r6
 800bd48:	1d6a      	adds	r2, r5, #5
 800bd4a:	0092      	lsls	r2, r2, #2
 800bd4c:	4620      	mov	r0, r4
 800bd4e:	f000 fabe 	bl	800c2ce <_calloc_r>
 800bd52:	b160      	cbz	r0, 800bd6e <_Balloc+0x56>
 800bd54:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800bd58:	e00e      	b.n	800bd78 <_Balloc+0x60>
 800bd5a:	2221      	movs	r2, #33	; 0x21
 800bd5c:	2104      	movs	r1, #4
 800bd5e:	4620      	mov	r0, r4
 800bd60:	f000 fab5 	bl	800c2ce <_calloc_r>
 800bd64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd66:	60e8      	str	r0, [r5, #12]
 800bd68:	68db      	ldr	r3, [r3, #12]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d1e4      	bne.n	800bd38 <_Balloc+0x20>
 800bd6e:	2000      	movs	r0, #0
 800bd70:	bd70      	pop	{r4, r5, r6, pc}
 800bd72:	6802      	ldr	r2, [r0, #0]
 800bd74:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800bd78:	2300      	movs	r3, #0
 800bd7a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bd7e:	e7f7      	b.n	800bd70 <_Balloc+0x58>

0800bd80 <_Bfree>:
 800bd80:	b570      	push	{r4, r5, r6, lr}
 800bd82:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800bd84:	4606      	mov	r6, r0
 800bd86:	460d      	mov	r5, r1
 800bd88:	b93c      	cbnz	r4, 800bd9a <_Bfree+0x1a>
 800bd8a:	2010      	movs	r0, #16
 800bd8c:	f7fe f920 	bl	8009fd0 <malloc>
 800bd90:	6270      	str	r0, [r6, #36]	; 0x24
 800bd92:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bd96:	6004      	str	r4, [r0, #0]
 800bd98:	60c4      	str	r4, [r0, #12]
 800bd9a:	b13d      	cbz	r5, 800bdac <_Bfree+0x2c>
 800bd9c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800bd9e:	686a      	ldr	r2, [r5, #4]
 800bda0:	68db      	ldr	r3, [r3, #12]
 800bda2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bda6:	6029      	str	r1, [r5, #0]
 800bda8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800bdac:	bd70      	pop	{r4, r5, r6, pc}

0800bdae <__multadd>:
 800bdae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdb2:	461f      	mov	r7, r3
 800bdb4:	4606      	mov	r6, r0
 800bdb6:	460c      	mov	r4, r1
 800bdb8:	2300      	movs	r3, #0
 800bdba:	690d      	ldr	r5, [r1, #16]
 800bdbc:	f101 0c14 	add.w	ip, r1, #20
 800bdc0:	f8dc 0000 	ldr.w	r0, [ip]
 800bdc4:	3301      	adds	r3, #1
 800bdc6:	b281      	uxth	r1, r0
 800bdc8:	fb02 7101 	mla	r1, r2, r1, r7
 800bdcc:	0c00      	lsrs	r0, r0, #16
 800bdce:	0c0f      	lsrs	r7, r1, #16
 800bdd0:	fb02 7000 	mla	r0, r2, r0, r7
 800bdd4:	b289      	uxth	r1, r1
 800bdd6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800bdda:	429d      	cmp	r5, r3
 800bddc:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800bde0:	f84c 1b04 	str.w	r1, [ip], #4
 800bde4:	dcec      	bgt.n	800bdc0 <__multadd+0x12>
 800bde6:	b1d7      	cbz	r7, 800be1e <__multadd+0x70>
 800bde8:	68a3      	ldr	r3, [r4, #8]
 800bdea:	42ab      	cmp	r3, r5
 800bdec:	dc12      	bgt.n	800be14 <__multadd+0x66>
 800bdee:	6861      	ldr	r1, [r4, #4]
 800bdf0:	4630      	mov	r0, r6
 800bdf2:	3101      	adds	r1, #1
 800bdf4:	f7ff ff90 	bl	800bd18 <_Balloc>
 800bdf8:	4680      	mov	r8, r0
 800bdfa:	6922      	ldr	r2, [r4, #16]
 800bdfc:	f104 010c 	add.w	r1, r4, #12
 800be00:	3202      	adds	r2, #2
 800be02:	0092      	lsls	r2, r2, #2
 800be04:	300c      	adds	r0, #12
 800be06:	f7fe f8f3 	bl	8009ff0 <memcpy>
 800be0a:	4621      	mov	r1, r4
 800be0c:	4630      	mov	r0, r6
 800be0e:	f7ff ffb7 	bl	800bd80 <_Bfree>
 800be12:	4644      	mov	r4, r8
 800be14:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800be18:	3501      	adds	r5, #1
 800be1a:	615f      	str	r7, [r3, #20]
 800be1c:	6125      	str	r5, [r4, #16]
 800be1e:	4620      	mov	r0, r4
 800be20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800be24 <__hi0bits>:
 800be24:	0c02      	lsrs	r2, r0, #16
 800be26:	0412      	lsls	r2, r2, #16
 800be28:	4603      	mov	r3, r0
 800be2a:	b9b2      	cbnz	r2, 800be5a <__hi0bits+0x36>
 800be2c:	0403      	lsls	r3, r0, #16
 800be2e:	2010      	movs	r0, #16
 800be30:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800be34:	bf04      	itt	eq
 800be36:	021b      	lsleq	r3, r3, #8
 800be38:	3008      	addeq	r0, #8
 800be3a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800be3e:	bf04      	itt	eq
 800be40:	011b      	lsleq	r3, r3, #4
 800be42:	3004      	addeq	r0, #4
 800be44:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800be48:	bf04      	itt	eq
 800be4a:	009b      	lsleq	r3, r3, #2
 800be4c:	3002      	addeq	r0, #2
 800be4e:	2b00      	cmp	r3, #0
 800be50:	db06      	blt.n	800be60 <__hi0bits+0x3c>
 800be52:	005b      	lsls	r3, r3, #1
 800be54:	d503      	bpl.n	800be5e <__hi0bits+0x3a>
 800be56:	3001      	adds	r0, #1
 800be58:	4770      	bx	lr
 800be5a:	2000      	movs	r0, #0
 800be5c:	e7e8      	b.n	800be30 <__hi0bits+0xc>
 800be5e:	2020      	movs	r0, #32
 800be60:	4770      	bx	lr

0800be62 <__lo0bits>:
 800be62:	6803      	ldr	r3, [r0, #0]
 800be64:	4601      	mov	r1, r0
 800be66:	f013 0207 	ands.w	r2, r3, #7
 800be6a:	d00b      	beq.n	800be84 <__lo0bits+0x22>
 800be6c:	07da      	lsls	r2, r3, #31
 800be6e:	d423      	bmi.n	800beb8 <__lo0bits+0x56>
 800be70:	0798      	lsls	r0, r3, #30
 800be72:	bf49      	itett	mi
 800be74:	085b      	lsrmi	r3, r3, #1
 800be76:	089b      	lsrpl	r3, r3, #2
 800be78:	2001      	movmi	r0, #1
 800be7a:	600b      	strmi	r3, [r1, #0]
 800be7c:	bf5c      	itt	pl
 800be7e:	600b      	strpl	r3, [r1, #0]
 800be80:	2002      	movpl	r0, #2
 800be82:	4770      	bx	lr
 800be84:	b298      	uxth	r0, r3
 800be86:	b9a8      	cbnz	r0, 800beb4 <__lo0bits+0x52>
 800be88:	2010      	movs	r0, #16
 800be8a:	0c1b      	lsrs	r3, r3, #16
 800be8c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800be90:	bf04      	itt	eq
 800be92:	0a1b      	lsreq	r3, r3, #8
 800be94:	3008      	addeq	r0, #8
 800be96:	071a      	lsls	r2, r3, #28
 800be98:	bf04      	itt	eq
 800be9a:	091b      	lsreq	r3, r3, #4
 800be9c:	3004      	addeq	r0, #4
 800be9e:	079a      	lsls	r2, r3, #30
 800bea0:	bf04      	itt	eq
 800bea2:	089b      	lsreq	r3, r3, #2
 800bea4:	3002      	addeq	r0, #2
 800bea6:	07da      	lsls	r2, r3, #31
 800bea8:	d402      	bmi.n	800beb0 <__lo0bits+0x4e>
 800beaa:	085b      	lsrs	r3, r3, #1
 800beac:	d006      	beq.n	800bebc <__lo0bits+0x5a>
 800beae:	3001      	adds	r0, #1
 800beb0:	600b      	str	r3, [r1, #0]
 800beb2:	4770      	bx	lr
 800beb4:	4610      	mov	r0, r2
 800beb6:	e7e9      	b.n	800be8c <__lo0bits+0x2a>
 800beb8:	2000      	movs	r0, #0
 800beba:	4770      	bx	lr
 800bebc:	2020      	movs	r0, #32
 800bebe:	4770      	bx	lr

0800bec0 <__i2b>:
 800bec0:	b510      	push	{r4, lr}
 800bec2:	460c      	mov	r4, r1
 800bec4:	2101      	movs	r1, #1
 800bec6:	f7ff ff27 	bl	800bd18 <_Balloc>
 800beca:	2201      	movs	r2, #1
 800becc:	6144      	str	r4, [r0, #20]
 800bece:	6102      	str	r2, [r0, #16]
 800bed0:	bd10      	pop	{r4, pc}

0800bed2 <__multiply>:
 800bed2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bed6:	4614      	mov	r4, r2
 800bed8:	690a      	ldr	r2, [r1, #16]
 800beda:	6923      	ldr	r3, [r4, #16]
 800bedc:	4688      	mov	r8, r1
 800bede:	429a      	cmp	r2, r3
 800bee0:	bfbe      	ittt	lt
 800bee2:	460b      	movlt	r3, r1
 800bee4:	46a0      	movlt	r8, r4
 800bee6:	461c      	movlt	r4, r3
 800bee8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800beec:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bef0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bef4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bef8:	eb07 0609 	add.w	r6, r7, r9
 800befc:	42b3      	cmp	r3, r6
 800befe:	bfb8      	it	lt
 800bf00:	3101      	addlt	r1, #1
 800bf02:	f7ff ff09 	bl	800bd18 <_Balloc>
 800bf06:	f100 0514 	add.w	r5, r0, #20
 800bf0a:	462b      	mov	r3, r5
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800bf12:	4573      	cmp	r3, lr
 800bf14:	d316      	bcc.n	800bf44 <__multiply+0x72>
 800bf16:	f104 0214 	add.w	r2, r4, #20
 800bf1a:	f108 0114 	add.w	r1, r8, #20
 800bf1e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800bf22:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800bf26:	9300      	str	r3, [sp, #0]
 800bf28:	9b00      	ldr	r3, [sp, #0]
 800bf2a:	9201      	str	r2, [sp, #4]
 800bf2c:	4293      	cmp	r3, r2
 800bf2e:	d80c      	bhi.n	800bf4a <__multiply+0x78>
 800bf30:	2e00      	cmp	r6, #0
 800bf32:	dd03      	ble.n	800bf3c <__multiply+0x6a>
 800bf34:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d05d      	beq.n	800bff8 <__multiply+0x126>
 800bf3c:	6106      	str	r6, [r0, #16]
 800bf3e:	b003      	add	sp, #12
 800bf40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf44:	f843 2b04 	str.w	r2, [r3], #4
 800bf48:	e7e3      	b.n	800bf12 <__multiply+0x40>
 800bf4a:	f8b2 b000 	ldrh.w	fp, [r2]
 800bf4e:	f1bb 0f00 	cmp.w	fp, #0
 800bf52:	d023      	beq.n	800bf9c <__multiply+0xca>
 800bf54:	4689      	mov	r9, r1
 800bf56:	46ac      	mov	ip, r5
 800bf58:	f04f 0800 	mov.w	r8, #0
 800bf5c:	f859 4b04 	ldr.w	r4, [r9], #4
 800bf60:	f8dc a000 	ldr.w	sl, [ip]
 800bf64:	b2a3      	uxth	r3, r4
 800bf66:	fa1f fa8a 	uxth.w	sl, sl
 800bf6a:	fb0b a303 	mla	r3, fp, r3, sl
 800bf6e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bf72:	f8dc 4000 	ldr.w	r4, [ip]
 800bf76:	4443      	add	r3, r8
 800bf78:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bf7c:	fb0b 840a 	mla	r4, fp, sl, r8
 800bf80:	46e2      	mov	sl, ip
 800bf82:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800bf86:	b29b      	uxth	r3, r3
 800bf88:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bf8c:	454f      	cmp	r7, r9
 800bf8e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bf92:	f84a 3b04 	str.w	r3, [sl], #4
 800bf96:	d82b      	bhi.n	800bff0 <__multiply+0x11e>
 800bf98:	f8cc 8004 	str.w	r8, [ip, #4]
 800bf9c:	9b01      	ldr	r3, [sp, #4]
 800bf9e:	3204      	adds	r2, #4
 800bfa0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800bfa4:	f1ba 0f00 	cmp.w	sl, #0
 800bfa8:	d020      	beq.n	800bfec <__multiply+0x11a>
 800bfaa:	4689      	mov	r9, r1
 800bfac:	46a8      	mov	r8, r5
 800bfae:	f04f 0b00 	mov.w	fp, #0
 800bfb2:	682b      	ldr	r3, [r5, #0]
 800bfb4:	f8b9 c000 	ldrh.w	ip, [r9]
 800bfb8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800bfbc:	b29b      	uxth	r3, r3
 800bfbe:	fb0a 440c 	mla	r4, sl, ip, r4
 800bfc2:	46c4      	mov	ip, r8
 800bfc4:	445c      	add	r4, fp
 800bfc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bfca:	f84c 3b04 	str.w	r3, [ip], #4
 800bfce:	f859 3b04 	ldr.w	r3, [r9], #4
 800bfd2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800bfd6:	0c1b      	lsrs	r3, r3, #16
 800bfd8:	fb0a b303 	mla	r3, sl, r3, fp
 800bfdc:	454f      	cmp	r7, r9
 800bfde:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800bfe2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800bfe6:	d805      	bhi.n	800bff4 <__multiply+0x122>
 800bfe8:	f8c8 3004 	str.w	r3, [r8, #4]
 800bfec:	3504      	adds	r5, #4
 800bfee:	e79b      	b.n	800bf28 <__multiply+0x56>
 800bff0:	46d4      	mov	ip, sl
 800bff2:	e7b3      	b.n	800bf5c <__multiply+0x8a>
 800bff4:	46e0      	mov	r8, ip
 800bff6:	e7dd      	b.n	800bfb4 <__multiply+0xe2>
 800bff8:	3e01      	subs	r6, #1
 800bffa:	e799      	b.n	800bf30 <__multiply+0x5e>

0800bffc <__pow5mult>:
 800bffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c000:	4615      	mov	r5, r2
 800c002:	f012 0203 	ands.w	r2, r2, #3
 800c006:	4606      	mov	r6, r0
 800c008:	460f      	mov	r7, r1
 800c00a:	d007      	beq.n	800c01c <__pow5mult+0x20>
 800c00c:	4c21      	ldr	r4, [pc, #132]	; (800c094 <__pow5mult+0x98>)
 800c00e:	3a01      	subs	r2, #1
 800c010:	2300      	movs	r3, #0
 800c012:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c016:	f7ff feca 	bl	800bdae <__multadd>
 800c01a:	4607      	mov	r7, r0
 800c01c:	10ad      	asrs	r5, r5, #2
 800c01e:	d035      	beq.n	800c08c <__pow5mult+0x90>
 800c020:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c022:	b93c      	cbnz	r4, 800c034 <__pow5mult+0x38>
 800c024:	2010      	movs	r0, #16
 800c026:	f7fd ffd3 	bl	8009fd0 <malloc>
 800c02a:	6270      	str	r0, [r6, #36]	; 0x24
 800c02c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c030:	6004      	str	r4, [r0, #0]
 800c032:	60c4      	str	r4, [r0, #12]
 800c034:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c038:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c03c:	b94c      	cbnz	r4, 800c052 <__pow5mult+0x56>
 800c03e:	f240 2171 	movw	r1, #625	; 0x271
 800c042:	4630      	mov	r0, r6
 800c044:	f7ff ff3c 	bl	800bec0 <__i2b>
 800c048:	2300      	movs	r3, #0
 800c04a:	4604      	mov	r4, r0
 800c04c:	f8c8 0008 	str.w	r0, [r8, #8]
 800c050:	6003      	str	r3, [r0, #0]
 800c052:	f04f 0800 	mov.w	r8, #0
 800c056:	07eb      	lsls	r3, r5, #31
 800c058:	d50a      	bpl.n	800c070 <__pow5mult+0x74>
 800c05a:	4639      	mov	r1, r7
 800c05c:	4622      	mov	r2, r4
 800c05e:	4630      	mov	r0, r6
 800c060:	f7ff ff37 	bl	800bed2 <__multiply>
 800c064:	4681      	mov	r9, r0
 800c066:	4639      	mov	r1, r7
 800c068:	4630      	mov	r0, r6
 800c06a:	f7ff fe89 	bl	800bd80 <_Bfree>
 800c06e:	464f      	mov	r7, r9
 800c070:	106d      	asrs	r5, r5, #1
 800c072:	d00b      	beq.n	800c08c <__pow5mult+0x90>
 800c074:	6820      	ldr	r0, [r4, #0]
 800c076:	b938      	cbnz	r0, 800c088 <__pow5mult+0x8c>
 800c078:	4622      	mov	r2, r4
 800c07a:	4621      	mov	r1, r4
 800c07c:	4630      	mov	r0, r6
 800c07e:	f7ff ff28 	bl	800bed2 <__multiply>
 800c082:	6020      	str	r0, [r4, #0]
 800c084:	f8c0 8000 	str.w	r8, [r0]
 800c088:	4604      	mov	r4, r0
 800c08a:	e7e4      	b.n	800c056 <__pow5mult+0x5a>
 800c08c:	4638      	mov	r0, r7
 800c08e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c092:	bf00      	nop
 800c094:	0800cab8 	.word	0x0800cab8

0800c098 <__lshift>:
 800c098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c09c:	460c      	mov	r4, r1
 800c09e:	4607      	mov	r7, r0
 800c0a0:	4616      	mov	r6, r2
 800c0a2:	6923      	ldr	r3, [r4, #16]
 800c0a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c0a8:	eb0a 0903 	add.w	r9, sl, r3
 800c0ac:	6849      	ldr	r1, [r1, #4]
 800c0ae:	68a3      	ldr	r3, [r4, #8]
 800c0b0:	f109 0501 	add.w	r5, r9, #1
 800c0b4:	42ab      	cmp	r3, r5
 800c0b6:	db32      	blt.n	800c11e <__lshift+0x86>
 800c0b8:	4638      	mov	r0, r7
 800c0ba:	f7ff fe2d 	bl	800bd18 <_Balloc>
 800c0be:	2300      	movs	r3, #0
 800c0c0:	4680      	mov	r8, r0
 800c0c2:	461a      	mov	r2, r3
 800c0c4:	f100 0114 	add.w	r1, r0, #20
 800c0c8:	4553      	cmp	r3, sl
 800c0ca:	db2b      	blt.n	800c124 <__lshift+0x8c>
 800c0cc:	6920      	ldr	r0, [r4, #16]
 800c0ce:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c0d2:	f104 0314 	add.w	r3, r4, #20
 800c0d6:	f016 021f 	ands.w	r2, r6, #31
 800c0da:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c0de:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c0e2:	d025      	beq.n	800c130 <__lshift+0x98>
 800c0e4:	2000      	movs	r0, #0
 800c0e6:	f1c2 0e20 	rsb	lr, r2, #32
 800c0ea:	468a      	mov	sl, r1
 800c0ec:	681e      	ldr	r6, [r3, #0]
 800c0ee:	4096      	lsls	r6, r2
 800c0f0:	4330      	orrs	r0, r6
 800c0f2:	f84a 0b04 	str.w	r0, [sl], #4
 800c0f6:	f853 0b04 	ldr.w	r0, [r3], #4
 800c0fa:	459c      	cmp	ip, r3
 800c0fc:	fa20 f00e 	lsr.w	r0, r0, lr
 800c100:	d814      	bhi.n	800c12c <__lshift+0x94>
 800c102:	6048      	str	r0, [r1, #4]
 800c104:	b108      	cbz	r0, 800c10a <__lshift+0x72>
 800c106:	f109 0502 	add.w	r5, r9, #2
 800c10a:	3d01      	subs	r5, #1
 800c10c:	4638      	mov	r0, r7
 800c10e:	f8c8 5010 	str.w	r5, [r8, #16]
 800c112:	4621      	mov	r1, r4
 800c114:	f7ff fe34 	bl	800bd80 <_Bfree>
 800c118:	4640      	mov	r0, r8
 800c11a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c11e:	3101      	adds	r1, #1
 800c120:	005b      	lsls	r3, r3, #1
 800c122:	e7c7      	b.n	800c0b4 <__lshift+0x1c>
 800c124:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c128:	3301      	adds	r3, #1
 800c12a:	e7cd      	b.n	800c0c8 <__lshift+0x30>
 800c12c:	4651      	mov	r1, sl
 800c12e:	e7dc      	b.n	800c0ea <__lshift+0x52>
 800c130:	3904      	subs	r1, #4
 800c132:	f853 2b04 	ldr.w	r2, [r3], #4
 800c136:	459c      	cmp	ip, r3
 800c138:	f841 2f04 	str.w	r2, [r1, #4]!
 800c13c:	d8f9      	bhi.n	800c132 <__lshift+0x9a>
 800c13e:	e7e4      	b.n	800c10a <__lshift+0x72>

0800c140 <__mcmp>:
 800c140:	6903      	ldr	r3, [r0, #16]
 800c142:	690a      	ldr	r2, [r1, #16]
 800c144:	b530      	push	{r4, r5, lr}
 800c146:	1a9b      	subs	r3, r3, r2
 800c148:	d10c      	bne.n	800c164 <__mcmp+0x24>
 800c14a:	0092      	lsls	r2, r2, #2
 800c14c:	3014      	adds	r0, #20
 800c14e:	3114      	adds	r1, #20
 800c150:	1884      	adds	r4, r0, r2
 800c152:	4411      	add	r1, r2
 800c154:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c158:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c15c:	4295      	cmp	r5, r2
 800c15e:	d003      	beq.n	800c168 <__mcmp+0x28>
 800c160:	d305      	bcc.n	800c16e <__mcmp+0x2e>
 800c162:	2301      	movs	r3, #1
 800c164:	4618      	mov	r0, r3
 800c166:	bd30      	pop	{r4, r5, pc}
 800c168:	42a0      	cmp	r0, r4
 800c16a:	d3f3      	bcc.n	800c154 <__mcmp+0x14>
 800c16c:	e7fa      	b.n	800c164 <__mcmp+0x24>
 800c16e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c172:	e7f7      	b.n	800c164 <__mcmp+0x24>

0800c174 <__mdiff>:
 800c174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c178:	460d      	mov	r5, r1
 800c17a:	4607      	mov	r7, r0
 800c17c:	4611      	mov	r1, r2
 800c17e:	4628      	mov	r0, r5
 800c180:	4614      	mov	r4, r2
 800c182:	f7ff ffdd 	bl	800c140 <__mcmp>
 800c186:	1e06      	subs	r6, r0, #0
 800c188:	d108      	bne.n	800c19c <__mdiff+0x28>
 800c18a:	4631      	mov	r1, r6
 800c18c:	4638      	mov	r0, r7
 800c18e:	f7ff fdc3 	bl	800bd18 <_Balloc>
 800c192:	2301      	movs	r3, #1
 800c194:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800c198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c19c:	bfa4      	itt	ge
 800c19e:	4623      	movge	r3, r4
 800c1a0:	462c      	movge	r4, r5
 800c1a2:	4638      	mov	r0, r7
 800c1a4:	6861      	ldr	r1, [r4, #4]
 800c1a6:	bfa6      	itte	ge
 800c1a8:	461d      	movge	r5, r3
 800c1aa:	2600      	movge	r6, #0
 800c1ac:	2601      	movlt	r6, #1
 800c1ae:	f7ff fdb3 	bl	800bd18 <_Balloc>
 800c1b2:	f04f 0e00 	mov.w	lr, #0
 800c1b6:	60c6      	str	r6, [r0, #12]
 800c1b8:	692b      	ldr	r3, [r5, #16]
 800c1ba:	6926      	ldr	r6, [r4, #16]
 800c1bc:	f104 0214 	add.w	r2, r4, #20
 800c1c0:	f105 0914 	add.w	r9, r5, #20
 800c1c4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800c1c8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800c1cc:	f100 0114 	add.w	r1, r0, #20
 800c1d0:	f852 ab04 	ldr.w	sl, [r2], #4
 800c1d4:	f859 5b04 	ldr.w	r5, [r9], #4
 800c1d8:	fa1f f38a 	uxth.w	r3, sl
 800c1dc:	4473      	add	r3, lr
 800c1de:	b2ac      	uxth	r4, r5
 800c1e0:	1b1b      	subs	r3, r3, r4
 800c1e2:	0c2c      	lsrs	r4, r5, #16
 800c1e4:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800c1e8:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800c1ec:	b29b      	uxth	r3, r3
 800c1ee:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800c1f2:	45c8      	cmp	r8, r9
 800c1f4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800c1f8:	4694      	mov	ip, r2
 800c1fa:	f841 4b04 	str.w	r4, [r1], #4
 800c1fe:	d8e7      	bhi.n	800c1d0 <__mdiff+0x5c>
 800c200:	45bc      	cmp	ip, r7
 800c202:	d304      	bcc.n	800c20e <__mdiff+0x9a>
 800c204:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800c208:	b183      	cbz	r3, 800c22c <__mdiff+0xb8>
 800c20a:	6106      	str	r6, [r0, #16]
 800c20c:	e7c4      	b.n	800c198 <__mdiff+0x24>
 800c20e:	f85c 4b04 	ldr.w	r4, [ip], #4
 800c212:	b2a2      	uxth	r2, r4
 800c214:	4472      	add	r2, lr
 800c216:	1413      	asrs	r3, r2, #16
 800c218:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800c21c:	b292      	uxth	r2, r2
 800c21e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c222:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800c226:	f841 2b04 	str.w	r2, [r1], #4
 800c22a:	e7e9      	b.n	800c200 <__mdiff+0x8c>
 800c22c:	3e01      	subs	r6, #1
 800c22e:	e7e9      	b.n	800c204 <__mdiff+0x90>

0800c230 <__d2b>:
 800c230:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800c234:	461c      	mov	r4, r3
 800c236:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800c23a:	2101      	movs	r1, #1
 800c23c:	4690      	mov	r8, r2
 800c23e:	f7ff fd6b 	bl	800bd18 <_Balloc>
 800c242:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800c246:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800c24a:	4607      	mov	r7, r0
 800c24c:	bb34      	cbnz	r4, 800c29c <__d2b+0x6c>
 800c24e:	9201      	str	r2, [sp, #4]
 800c250:	f1b8 0200 	subs.w	r2, r8, #0
 800c254:	d027      	beq.n	800c2a6 <__d2b+0x76>
 800c256:	a802      	add	r0, sp, #8
 800c258:	f840 2d08 	str.w	r2, [r0, #-8]!
 800c25c:	f7ff fe01 	bl	800be62 <__lo0bits>
 800c260:	9900      	ldr	r1, [sp, #0]
 800c262:	b1f0      	cbz	r0, 800c2a2 <__d2b+0x72>
 800c264:	9a01      	ldr	r2, [sp, #4]
 800c266:	f1c0 0320 	rsb	r3, r0, #32
 800c26a:	fa02 f303 	lsl.w	r3, r2, r3
 800c26e:	430b      	orrs	r3, r1
 800c270:	40c2      	lsrs	r2, r0
 800c272:	617b      	str	r3, [r7, #20]
 800c274:	9201      	str	r2, [sp, #4]
 800c276:	9b01      	ldr	r3, [sp, #4]
 800c278:	2b00      	cmp	r3, #0
 800c27a:	bf14      	ite	ne
 800c27c:	2102      	movne	r1, #2
 800c27e:	2101      	moveq	r1, #1
 800c280:	61bb      	str	r3, [r7, #24]
 800c282:	6139      	str	r1, [r7, #16]
 800c284:	b1c4      	cbz	r4, 800c2b8 <__d2b+0x88>
 800c286:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c28a:	4404      	add	r4, r0
 800c28c:	6034      	str	r4, [r6, #0]
 800c28e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c292:	6028      	str	r0, [r5, #0]
 800c294:	4638      	mov	r0, r7
 800c296:	b002      	add	sp, #8
 800c298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c29c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800c2a0:	e7d5      	b.n	800c24e <__d2b+0x1e>
 800c2a2:	6179      	str	r1, [r7, #20]
 800c2a4:	e7e7      	b.n	800c276 <__d2b+0x46>
 800c2a6:	a801      	add	r0, sp, #4
 800c2a8:	f7ff fddb 	bl	800be62 <__lo0bits>
 800c2ac:	2101      	movs	r1, #1
 800c2ae:	9b01      	ldr	r3, [sp, #4]
 800c2b0:	6139      	str	r1, [r7, #16]
 800c2b2:	617b      	str	r3, [r7, #20]
 800c2b4:	3020      	adds	r0, #32
 800c2b6:	e7e5      	b.n	800c284 <__d2b+0x54>
 800c2b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c2bc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c2c0:	6030      	str	r0, [r6, #0]
 800c2c2:	6918      	ldr	r0, [r3, #16]
 800c2c4:	f7ff fdae 	bl	800be24 <__hi0bits>
 800c2c8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c2cc:	e7e1      	b.n	800c292 <__d2b+0x62>

0800c2ce <_calloc_r>:
 800c2ce:	b538      	push	{r3, r4, r5, lr}
 800c2d0:	fb02 f401 	mul.w	r4, r2, r1
 800c2d4:	4621      	mov	r1, r4
 800c2d6:	f7fd feeb 	bl	800a0b0 <_malloc_r>
 800c2da:	4605      	mov	r5, r0
 800c2dc:	b118      	cbz	r0, 800c2e6 <_calloc_r+0x18>
 800c2de:	4622      	mov	r2, r4
 800c2e0:	2100      	movs	r1, #0
 800c2e2:	f7fd fe90 	bl	800a006 <memset>
 800c2e6:	4628      	mov	r0, r5
 800c2e8:	bd38      	pop	{r3, r4, r5, pc}

0800c2ea <__sfputc_r>:
 800c2ea:	6893      	ldr	r3, [r2, #8]
 800c2ec:	b410      	push	{r4}
 800c2ee:	3b01      	subs	r3, #1
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	6093      	str	r3, [r2, #8]
 800c2f4:	da07      	bge.n	800c306 <__sfputc_r+0x1c>
 800c2f6:	6994      	ldr	r4, [r2, #24]
 800c2f8:	42a3      	cmp	r3, r4
 800c2fa:	db01      	blt.n	800c300 <__sfputc_r+0x16>
 800c2fc:	290a      	cmp	r1, #10
 800c2fe:	d102      	bne.n	800c306 <__sfputc_r+0x1c>
 800c300:	bc10      	pop	{r4}
 800c302:	f7fe bc0b 	b.w	800ab1c <__swbuf_r>
 800c306:	6813      	ldr	r3, [r2, #0]
 800c308:	1c58      	adds	r0, r3, #1
 800c30a:	6010      	str	r0, [r2, #0]
 800c30c:	7019      	strb	r1, [r3, #0]
 800c30e:	4608      	mov	r0, r1
 800c310:	bc10      	pop	{r4}
 800c312:	4770      	bx	lr

0800c314 <__sfputs_r>:
 800c314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c316:	4606      	mov	r6, r0
 800c318:	460f      	mov	r7, r1
 800c31a:	4614      	mov	r4, r2
 800c31c:	18d5      	adds	r5, r2, r3
 800c31e:	42ac      	cmp	r4, r5
 800c320:	d101      	bne.n	800c326 <__sfputs_r+0x12>
 800c322:	2000      	movs	r0, #0
 800c324:	e007      	b.n	800c336 <__sfputs_r+0x22>
 800c326:	463a      	mov	r2, r7
 800c328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c32c:	4630      	mov	r0, r6
 800c32e:	f7ff ffdc 	bl	800c2ea <__sfputc_r>
 800c332:	1c43      	adds	r3, r0, #1
 800c334:	d1f3      	bne.n	800c31e <__sfputs_r+0xa>
 800c336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c338 <_vfiprintf_r>:
 800c338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c33c:	460c      	mov	r4, r1
 800c33e:	b09d      	sub	sp, #116	; 0x74
 800c340:	4617      	mov	r7, r2
 800c342:	461d      	mov	r5, r3
 800c344:	4606      	mov	r6, r0
 800c346:	b118      	cbz	r0, 800c350 <_vfiprintf_r+0x18>
 800c348:	6983      	ldr	r3, [r0, #24]
 800c34a:	b90b      	cbnz	r3, 800c350 <_vfiprintf_r+0x18>
 800c34c:	f7ff fbd8 	bl	800bb00 <__sinit>
 800c350:	4b7c      	ldr	r3, [pc, #496]	; (800c544 <_vfiprintf_r+0x20c>)
 800c352:	429c      	cmp	r4, r3
 800c354:	d158      	bne.n	800c408 <_vfiprintf_r+0xd0>
 800c356:	6874      	ldr	r4, [r6, #4]
 800c358:	89a3      	ldrh	r3, [r4, #12]
 800c35a:	0718      	lsls	r0, r3, #28
 800c35c:	d55e      	bpl.n	800c41c <_vfiprintf_r+0xe4>
 800c35e:	6923      	ldr	r3, [r4, #16]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d05b      	beq.n	800c41c <_vfiprintf_r+0xe4>
 800c364:	2300      	movs	r3, #0
 800c366:	9309      	str	r3, [sp, #36]	; 0x24
 800c368:	2320      	movs	r3, #32
 800c36a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c36e:	2330      	movs	r3, #48	; 0x30
 800c370:	f04f 0b01 	mov.w	fp, #1
 800c374:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c378:	9503      	str	r5, [sp, #12]
 800c37a:	46b8      	mov	r8, r7
 800c37c:	4645      	mov	r5, r8
 800c37e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c382:	b10b      	cbz	r3, 800c388 <_vfiprintf_r+0x50>
 800c384:	2b25      	cmp	r3, #37	; 0x25
 800c386:	d154      	bne.n	800c432 <_vfiprintf_r+0xfa>
 800c388:	ebb8 0a07 	subs.w	sl, r8, r7
 800c38c:	d00b      	beq.n	800c3a6 <_vfiprintf_r+0x6e>
 800c38e:	4653      	mov	r3, sl
 800c390:	463a      	mov	r2, r7
 800c392:	4621      	mov	r1, r4
 800c394:	4630      	mov	r0, r6
 800c396:	f7ff ffbd 	bl	800c314 <__sfputs_r>
 800c39a:	3001      	adds	r0, #1
 800c39c:	f000 80c2 	beq.w	800c524 <_vfiprintf_r+0x1ec>
 800c3a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3a2:	4453      	add	r3, sl
 800c3a4:	9309      	str	r3, [sp, #36]	; 0x24
 800c3a6:	f898 3000 	ldrb.w	r3, [r8]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	f000 80ba 	beq.w	800c524 <_vfiprintf_r+0x1ec>
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c3b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3ba:	9304      	str	r3, [sp, #16]
 800c3bc:	9307      	str	r3, [sp, #28]
 800c3be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c3c2:	931a      	str	r3, [sp, #104]	; 0x68
 800c3c4:	46a8      	mov	r8, r5
 800c3c6:	2205      	movs	r2, #5
 800c3c8:	f818 1b01 	ldrb.w	r1, [r8], #1
 800c3cc:	485e      	ldr	r0, [pc, #376]	; (800c548 <_vfiprintf_r+0x210>)
 800c3ce:	f7ff fc93 	bl	800bcf8 <memchr>
 800c3d2:	9b04      	ldr	r3, [sp, #16]
 800c3d4:	bb78      	cbnz	r0, 800c436 <_vfiprintf_r+0xfe>
 800c3d6:	06d9      	lsls	r1, r3, #27
 800c3d8:	bf44      	itt	mi
 800c3da:	2220      	movmi	r2, #32
 800c3dc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c3e0:	071a      	lsls	r2, r3, #28
 800c3e2:	bf44      	itt	mi
 800c3e4:	222b      	movmi	r2, #43	; 0x2b
 800c3e6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c3ea:	782a      	ldrb	r2, [r5, #0]
 800c3ec:	2a2a      	cmp	r2, #42	; 0x2a
 800c3ee:	d02a      	beq.n	800c446 <_vfiprintf_r+0x10e>
 800c3f0:	46a8      	mov	r8, r5
 800c3f2:	2000      	movs	r0, #0
 800c3f4:	250a      	movs	r5, #10
 800c3f6:	9a07      	ldr	r2, [sp, #28]
 800c3f8:	4641      	mov	r1, r8
 800c3fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3fe:	3b30      	subs	r3, #48	; 0x30
 800c400:	2b09      	cmp	r3, #9
 800c402:	d969      	bls.n	800c4d8 <_vfiprintf_r+0x1a0>
 800c404:	b360      	cbz	r0, 800c460 <_vfiprintf_r+0x128>
 800c406:	e024      	b.n	800c452 <_vfiprintf_r+0x11a>
 800c408:	4b50      	ldr	r3, [pc, #320]	; (800c54c <_vfiprintf_r+0x214>)
 800c40a:	429c      	cmp	r4, r3
 800c40c:	d101      	bne.n	800c412 <_vfiprintf_r+0xda>
 800c40e:	68b4      	ldr	r4, [r6, #8]
 800c410:	e7a2      	b.n	800c358 <_vfiprintf_r+0x20>
 800c412:	4b4f      	ldr	r3, [pc, #316]	; (800c550 <_vfiprintf_r+0x218>)
 800c414:	429c      	cmp	r4, r3
 800c416:	bf08      	it	eq
 800c418:	68f4      	ldreq	r4, [r6, #12]
 800c41a:	e79d      	b.n	800c358 <_vfiprintf_r+0x20>
 800c41c:	4621      	mov	r1, r4
 800c41e:	4630      	mov	r0, r6
 800c420:	f7fe fbce 	bl	800abc0 <__swsetup_r>
 800c424:	2800      	cmp	r0, #0
 800c426:	d09d      	beq.n	800c364 <_vfiprintf_r+0x2c>
 800c428:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c42c:	b01d      	add	sp, #116	; 0x74
 800c42e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c432:	46a8      	mov	r8, r5
 800c434:	e7a2      	b.n	800c37c <_vfiprintf_r+0x44>
 800c436:	4a44      	ldr	r2, [pc, #272]	; (800c548 <_vfiprintf_r+0x210>)
 800c438:	4645      	mov	r5, r8
 800c43a:	1a80      	subs	r0, r0, r2
 800c43c:	fa0b f000 	lsl.w	r0, fp, r0
 800c440:	4318      	orrs	r0, r3
 800c442:	9004      	str	r0, [sp, #16]
 800c444:	e7be      	b.n	800c3c4 <_vfiprintf_r+0x8c>
 800c446:	9a03      	ldr	r2, [sp, #12]
 800c448:	1d11      	adds	r1, r2, #4
 800c44a:	6812      	ldr	r2, [r2, #0]
 800c44c:	9103      	str	r1, [sp, #12]
 800c44e:	2a00      	cmp	r2, #0
 800c450:	db01      	blt.n	800c456 <_vfiprintf_r+0x11e>
 800c452:	9207      	str	r2, [sp, #28]
 800c454:	e004      	b.n	800c460 <_vfiprintf_r+0x128>
 800c456:	4252      	negs	r2, r2
 800c458:	f043 0302 	orr.w	r3, r3, #2
 800c45c:	9207      	str	r2, [sp, #28]
 800c45e:	9304      	str	r3, [sp, #16]
 800c460:	f898 3000 	ldrb.w	r3, [r8]
 800c464:	2b2e      	cmp	r3, #46	; 0x2e
 800c466:	d10e      	bne.n	800c486 <_vfiprintf_r+0x14e>
 800c468:	f898 3001 	ldrb.w	r3, [r8, #1]
 800c46c:	2b2a      	cmp	r3, #42	; 0x2a
 800c46e:	d138      	bne.n	800c4e2 <_vfiprintf_r+0x1aa>
 800c470:	9b03      	ldr	r3, [sp, #12]
 800c472:	f108 0802 	add.w	r8, r8, #2
 800c476:	1d1a      	adds	r2, r3, #4
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	9203      	str	r2, [sp, #12]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	bfb8      	it	lt
 800c480:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c484:	9305      	str	r3, [sp, #20]
 800c486:	4d33      	ldr	r5, [pc, #204]	; (800c554 <_vfiprintf_r+0x21c>)
 800c488:	2203      	movs	r2, #3
 800c48a:	f898 1000 	ldrb.w	r1, [r8]
 800c48e:	4628      	mov	r0, r5
 800c490:	f7ff fc32 	bl	800bcf8 <memchr>
 800c494:	b140      	cbz	r0, 800c4a8 <_vfiprintf_r+0x170>
 800c496:	2340      	movs	r3, #64	; 0x40
 800c498:	1b40      	subs	r0, r0, r5
 800c49a:	fa03 f000 	lsl.w	r0, r3, r0
 800c49e:	9b04      	ldr	r3, [sp, #16]
 800c4a0:	f108 0801 	add.w	r8, r8, #1
 800c4a4:	4303      	orrs	r3, r0
 800c4a6:	9304      	str	r3, [sp, #16]
 800c4a8:	f898 1000 	ldrb.w	r1, [r8]
 800c4ac:	2206      	movs	r2, #6
 800c4ae:	482a      	ldr	r0, [pc, #168]	; (800c558 <_vfiprintf_r+0x220>)
 800c4b0:	f108 0701 	add.w	r7, r8, #1
 800c4b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c4b8:	f7ff fc1e 	bl	800bcf8 <memchr>
 800c4bc:	2800      	cmp	r0, #0
 800c4be:	d037      	beq.n	800c530 <_vfiprintf_r+0x1f8>
 800c4c0:	4b26      	ldr	r3, [pc, #152]	; (800c55c <_vfiprintf_r+0x224>)
 800c4c2:	bb1b      	cbnz	r3, 800c50c <_vfiprintf_r+0x1d4>
 800c4c4:	9b03      	ldr	r3, [sp, #12]
 800c4c6:	3307      	adds	r3, #7
 800c4c8:	f023 0307 	bic.w	r3, r3, #7
 800c4cc:	3308      	adds	r3, #8
 800c4ce:	9303      	str	r3, [sp, #12]
 800c4d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4d2:	444b      	add	r3, r9
 800c4d4:	9309      	str	r3, [sp, #36]	; 0x24
 800c4d6:	e750      	b.n	800c37a <_vfiprintf_r+0x42>
 800c4d8:	fb05 3202 	mla	r2, r5, r2, r3
 800c4dc:	2001      	movs	r0, #1
 800c4de:	4688      	mov	r8, r1
 800c4e0:	e78a      	b.n	800c3f8 <_vfiprintf_r+0xc0>
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	250a      	movs	r5, #10
 800c4e6:	4619      	mov	r1, r3
 800c4e8:	f108 0801 	add.w	r8, r8, #1
 800c4ec:	9305      	str	r3, [sp, #20]
 800c4ee:	4640      	mov	r0, r8
 800c4f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4f4:	3a30      	subs	r2, #48	; 0x30
 800c4f6:	2a09      	cmp	r2, #9
 800c4f8:	d903      	bls.n	800c502 <_vfiprintf_r+0x1ca>
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d0c3      	beq.n	800c486 <_vfiprintf_r+0x14e>
 800c4fe:	9105      	str	r1, [sp, #20]
 800c500:	e7c1      	b.n	800c486 <_vfiprintf_r+0x14e>
 800c502:	fb05 2101 	mla	r1, r5, r1, r2
 800c506:	2301      	movs	r3, #1
 800c508:	4680      	mov	r8, r0
 800c50a:	e7f0      	b.n	800c4ee <_vfiprintf_r+0x1b6>
 800c50c:	ab03      	add	r3, sp, #12
 800c50e:	9300      	str	r3, [sp, #0]
 800c510:	4622      	mov	r2, r4
 800c512:	4b13      	ldr	r3, [pc, #76]	; (800c560 <_vfiprintf_r+0x228>)
 800c514:	a904      	add	r1, sp, #16
 800c516:	4630      	mov	r0, r6
 800c518:	f7fd feb6 	bl	800a288 <_printf_float>
 800c51c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800c520:	4681      	mov	r9, r0
 800c522:	d1d5      	bne.n	800c4d0 <_vfiprintf_r+0x198>
 800c524:	89a3      	ldrh	r3, [r4, #12]
 800c526:	065b      	lsls	r3, r3, #25
 800c528:	f53f af7e 	bmi.w	800c428 <_vfiprintf_r+0xf0>
 800c52c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c52e:	e77d      	b.n	800c42c <_vfiprintf_r+0xf4>
 800c530:	ab03      	add	r3, sp, #12
 800c532:	9300      	str	r3, [sp, #0]
 800c534:	4622      	mov	r2, r4
 800c536:	4b0a      	ldr	r3, [pc, #40]	; (800c560 <_vfiprintf_r+0x228>)
 800c538:	a904      	add	r1, sp, #16
 800c53a:	4630      	mov	r0, r6
 800c53c:	f7fe f950 	bl	800a7e0 <_printf_i>
 800c540:	e7ec      	b.n	800c51c <_vfiprintf_r+0x1e4>
 800c542:	bf00      	nop
 800c544:	0800c984 	.word	0x0800c984
 800c548:	0800cac4 	.word	0x0800cac4
 800c54c:	0800c9a4 	.word	0x0800c9a4
 800c550:	0800c964 	.word	0x0800c964
 800c554:	0800caca 	.word	0x0800caca
 800c558:	0800cace 	.word	0x0800cace
 800c55c:	0800a289 	.word	0x0800a289
 800c560:	0800c315 	.word	0x0800c315

0800c564 <__sread>:
 800c564:	b510      	push	{r4, lr}
 800c566:	460c      	mov	r4, r1
 800c568:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c56c:	f000 f8a6 	bl	800c6bc <_read_r>
 800c570:	2800      	cmp	r0, #0
 800c572:	bfab      	itete	ge
 800c574:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c576:	89a3      	ldrhlt	r3, [r4, #12]
 800c578:	181b      	addge	r3, r3, r0
 800c57a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c57e:	bfac      	ite	ge
 800c580:	6563      	strge	r3, [r4, #84]	; 0x54
 800c582:	81a3      	strhlt	r3, [r4, #12]
 800c584:	bd10      	pop	{r4, pc}

0800c586 <__swrite>:
 800c586:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c58a:	461f      	mov	r7, r3
 800c58c:	898b      	ldrh	r3, [r1, #12]
 800c58e:	4605      	mov	r5, r0
 800c590:	05db      	lsls	r3, r3, #23
 800c592:	460c      	mov	r4, r1
 800c594:	4616      	mov	r6, r2
 800c596:	d505      	bpl.n	800c5a4 <__swrite+0x1e>
 800c598:	2302      	movs	r3, #2
 800c59a:	2200      	movs	r2, #0
 800c59c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5a0:	f000 f868 	bl	800c674 <_lseek_r>
 800c5a4:	89a3      	ldrh	r3, [r4, #12]
 800c5a6:	4632      	mov	r2, r6
 800c5a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c5ac:	81a3      	strh	r3, [r4, #12]
 800c5ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c5b2:	463b      	mov	r3, r7
 800c5b4:	4628      	mov	r0, r5
 800c5b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c5ba:	f000 b817 	b.w	800c5ec <_write_r>

0800c5be <__sseek>:
 800c5be:	b510      	push	{r4, lr}
 800c5c0:	460c      	mov	r4, r1
 800c5c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5c6:	f000 f855 	bl	800c674 <_lseek_r>
 800c5ca:	1c43      	adds	r3, r0, #1
 800c5cc:	89a3      	ldrh	r3, [r4, #12]
 800c5ce:	bf15      	itete	ne
 800c5d0:	6560      	strne	r0, [r4, #84]	; 0x54
 800c5d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c5d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c5da:	81a3      	strheq	r3, [r4, #12]
 800c5dc:	bf18      	it	ne
 800c5de:	81a3      	strhne	r3, [r4, #12]
 800c5e0:	bd10      	pop	{r4, pc}

0800c5e2 <__sclose>:
 800c5e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5e6:	f000 b813 	b.w	800c610 <_close_r>
	...

0800c5ec <_write_r>:
 800c5ec:	b538      	push	{r3, r4, r5, lr}
 800c5ee:	4605      	mov	r5, r0
 800c5f0:	4608      	mov	r0, r1
 800c5f2:	4611      	mov	r1, r2
 800c5f4:	2200      	movs	r2, #0
 800c5f6:	4c05      	ldr	r4, [pc, #20]	; (800c60c <_write_r+0x20>)
 800c5f8:	6022      	str	r2, [r4, #0]
 800c5fa:	461a      	mov	r2, r3
 800c5fc:	f7f5 fef7 	bl	80023ee <_write>
 800c600:	1c43      	adds	r3, r0, #1
 800c602:	d102      	bne.n	800c60a <_write_r+0x1e>
 800c604:	6823      	ldr	r3, [r4, #0]
 800c606:	b103      	cbz	r3, 800c60a <_write_r+0x1e>
 800c608:	602b      	str	r3, [r5, #0]
 800c60a:	bd38      	pop	{r3, r4, r5, pc}
 800c60c:	20001d94 	.word	0x20001d94

0800c610 <_close_r>:
 800c610:	b538      	push	{r3, r4, r5, lr}
 800c612:	2300      	movs	r3, #0
 800c614:	4c05      	ldr	r4, [pc, #20]	; (800c62c <_close_r+0x1c>)
 800c616:	4605      	mov	r5, r0
 800c618:	4608      	mov	r0, r1
 800c61a:	6023      	str	r3, [r4, #0]
 800c61c:	f7f6 fdf9 	bl	8003212 <_close>
 800c620:	1c43      	adds	r3, r0, #1
 800c622:	d102      	bne.n	800c62a <_close_r+0x1a>
 800c624:	6823      	ldr	r3, [r4, #0]
 800c626:	b103      	cbz	r3, 800c62a <_close_r+0x1a>
 800c628:	602b      	str	r3, [r5, #0]
 800c62a:	bd38      	pop	{r3, r4, r5, pc}
 800c62c:	20001d94 	.word	0x20001d94

0800c630 <_fstat_r>:
 800c630:	b538      	push	{r3, r4, r5, lr}
 800c632:	2300      	movs	r3, #0
 800c634:	4c06      	ldr	r4, [pc, #24]	; (800c650 <_fstat_r+0x20>)
 800c636:	4605      	mov	r5, r0
 800c638:	4608      	mov	r0, r1
 800c63a:	4611      	mov	r1, r2
 800c63c:	6023      	str	r3, [r4, #0]
 800c63e:	f7f6 fdf3 	bl	8003228 <_fstat>
 800c642:	1c43      	adds	r3, r0, #1
 800c644:	d102      	bne.n	800c64c <_fstat_r+0x1c>
 800c646:	6823      	ldr	r3, [r4, #0]
 800c648:	b103      	cbz	r3, 800c64c <_fstat_r+0x1c>
 800c64a:	602b      	str	r3, [r5, #0]
 800c64c:	bd38      	pop	{r3, r4, r5, pc}
 800c64e:	bf00      	nop
 800c650:	20001d94 	.word	0x20001d94

0800c654 <_isatty_r>:
 800c654:	b538      	push	{r3, r4, r5, lr}
 800c656:	2300      	movs	r3, #0
 800c658:	4c05      	ldr	r4, [pc, #20]	; (800c670 <_isatty_r+0x1c>)
 800c65a:	4605      	mov	r5, r0
 800c65c:	4608      	mov	r0, r1
 800c65e:	6023      	str	r3, [r4, #0]
 800c660:	f7f6 fdf1 	bl	8003246 <_isatty>
 800c664:	1c43      	adds	r3, r0, #1
 800c666:	d102      	bne.n	800c66e <_isatty_r+0x1a>
 800c668:	6823      	ldr	r3, [r4, #0]
 800c66a:	b103      	cbz	r3, 800c66e <_isatty_r+0x1a>
 800c66c:	602b      	str	r3, [r5, #0]
 800c66e:	bd38      	pop	{r3, r4, r5, pc}
 800c670:	20001d94 	.word	0x20001d94

0800c674 <_lseek_r>:
 800c674:	b538      	push	{r3, r4, r5, lr}
 800c676:	4605      	mov	r5, r0
 800c678:	4608      	mov	r0, r1
 800c67a:	4611      	mov	r1, r2
 800c67c:	2200      	movs	r2, #0
 800c67e:	4c05      	ldr	r4, [pc, #20]	; (800c694 <_lseek_r+0x20>)
 800c680:	6022      	str	r2, [r4, #0]
 800c682:	461a      	mov	r2, r3
 800c684:	f7f6 fde9 	bl	800325a <_lseek>
 800c688:	1c43      	adds	r3, r0, #1
 800c68a:	d102      	bne.n	800c692 <_lseek_r+0x1e>
 800c68c:	6823      	ldr	r3, [r4, #0]
 800c68e:	b103      	cbz	r3, 800c692 <_lseek_r+0x1e>
 800c690:	602b      	str	r3, [r5, #0]
 800c692:	bd38      	pop	{r3, r4, r5, pc}
 800c694:	20001d94 	.word	0x20001d94

0800c698 <__ascii_mbtowc>:
 800c698:	b082      	sub	sp, #8
 800c69a:	b901      	cbnz	r1, 800c69e <__ascii_mbtowc+0x6>
 800c69c:	a901      	add	r1, sp, #4
 800c69e:	b142      	cbz	r2, 800c6b2 <__ascii_mbtowc+0x1a>
 800c6a0:	b14b      	cbz	r3, 800c6b6 <__ascii_mbtowc+0x1e>
 800c6a2:	7813      	ldrb	r3, [r2, #0]
 800c6a4:	600b      	str	r3, [r1, #0]
 800c6a6:	7812      	ldrb	r2, [r2, #0]
 800c6a8:	1c10      	adds	r0, r2, #0
 800c6aa:	bf18      	it	ne
 800c6ac:	2001      	movne	r0, #1
 800c6ae:	b002      	add	sp, #8
 800c6b0:	4770      	bx	lr
 800c6b2:	4610      	mov	r0, r2
 800c6b4:	e7fb      	b.n	800c6ae <__ascii_mbtowc+0x16>
 800c6b6:	f06f 0001 	mvn.w	r0, #1
 800c6ba:	e7f8      	b.n	800c6ae <__ascii_mbtowc+0x16>

0800c6bc <_read_r>:
 800c6bc:	b538      	push	{r3, r4, r5, lr}
 800c6be:	4605      	mov	r5, r0
 800c6c0:	4608      	mov	r0, r1
 800c6c2:	4611      	mov	r1, r2
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	4c05      	ldr	r4, [pc, #20]	; (800c6dc <_read_r+0x20>)
 800c6c8:	6022      	str	r2, [r4, #0]
 800c6ca:	461a      	mov	r2, r3
 800c6cc:	f7f6 fd84 	bl	80031d8 <_read>
 800c6d0:	1c43      	adds	r3, r0, #1
 800c6d2:	d102      	bne.n	800c6da <_read_r+0x1e>
 800c6d4:	6823      	ldr	r3, [r4, #0]
 800c6d6:	b103      	cbz	r3, 800c6da <_read_r+0x1e>
 800c6d8:	602b      	str	r3, [r5, #0]
 800c6da:	bd38      	pop	{r3, r4, r5, pc}
 800c6dc:	20001d94 	.word	0x20001d94

0800c6e0 <__ascii_wctomb>:
 800c6e0:	b149      	cbz	r1, 800c6f6 <__ascii_wctomb+0x16>
 800c6e2:	2aff      	cmp	r2, #255	; 0xff
 800c6e4:	bf8b      	itete	hi
 800c6e6:	238a      	movhi	r3, #138	; 0x8a
 800c6e8:	700a      	strbls	r2, [r1, #0]
 800c6ea:	6003      	strhi	r3, [r0, #0]
 800c6ec:	2001      	movls	r0, #1
 800c6ee:	bf88      	it	hi
 800c6f0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c6f4:	4770      	bx	lr
 800c6f6:	4608      	mov	r0, r1
 800c6f8:	4770      	bx	lr
	...

0800c6fc <_init>:
 800c6fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6fe:	bf00      	nop
 800c700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c702:	bc08      	pop	{r3}
 800c704:	469e      	mov	lr, r3
 800c706:	4770      	bx	lr

0800c708 <_fini>:
 800c708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c70a:	bf00      	nop
 800c70c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c70e:	bc08      	pop	{r3}
 800c710:	469e      	mov	lr, r3
 800c712:	4770      	bx	lr
