Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Sep 21 02:19:35 2020
| Host         : Kevin-II running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file basys3_timing_summary_routed.rpt -pb basys3_timing_summary_routed.pb -rpx basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.095        0.000                      0                   44        0.254        0.000                      0                   44        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.095        0.000                      0                   44        0.254        0.000                      0                   44        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 1.806ns (62.322%)  route 1.092ns (37.678%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.092     6.616    motorAB/ena/reset_reg
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  motorAB/ena/period[0]_i_4/O
                         net (fo=1, routed)           0.000     6.740    motorAB/ena/period[0]_i_4_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.290 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  motorAB/ena/period_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.632    motorAB/ena/period_reg[12]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.966 r  motorAB/ena/period_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.966    motorAB/ena/period_reg[16]_i_1_n_6
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.433    14.774    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[17]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)        0.062    15.061    motorAB/ena/period_reg[17]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 1.695ns (60.821%)  route 1.092ns (39.179%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.092     6.616    motorAB/ena/reset_reg
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  motorAB/ena/period[0]_i_4/O
                         net (fo=1, routed)           0.000     6.740    motorAB/ena/period[0]_i_4_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.290 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  motorAB/ena/period_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.632    motorAB/ena/period_reg[12]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.855 r  motorAB/ena/period_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.855    motorAB/ena/period_reg[16]_i_1_n_7
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.433    14.774    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[16]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)        0.062    15.061    motorAB/ena/period_reg[16]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  7.206    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 1.692ns (60.779%)  route 1.092ns (39.221%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.092     6.616    motorAB/ena/reset_reg
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  motorAB/ena/period[0]_i_4/O
                         net (fo=1, routed)           0.000     6.740    motorAB/ena/period[0]_i_4_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.290 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.852 r  motorAB/ena/period_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.852    motorAB/ena/period_reg[12]_i_1_n_6
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.435    14.776    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[13]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.062    15.063    motorAB/ena/period_reg[13]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.671ns (60.481%)  route 1.092ns (39.519%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.092     6.616    motorAB/ena/reset_reg
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  motorAB/ena/period[0]_i_4/O
                         net (fo=1, routed)           0.000     6.740    motorAB/ena/period[0]_i_4_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.290 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.831 r  motorAB/ena/period_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.831    motorAB/ena/period_reg[12]_i_1_n_4
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.435    14.776    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[15]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.062    15.063    motorAB/ena/period_reg[15]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 1.597ns (59.393%)  route 1.092ns (40.607%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.092     6.616    motorAB/ena/reset_reg
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  motorAB/ena/period[0]_i_4/O
                         net (fo=1, routed)           0.000     6.740    motorAB/ena/period[0]_i_4_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.290 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.757 r  motorAB/ena/period_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.757    motorAB/ena/period_reg[12]_i_1_n_5
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.435    14.776    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[14]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.062    15.063    motorAB/ena/period_reg[14]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  7.306    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 1.581ns (59.150%)  route 1.092ns (40.850%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.092     6.616    motorAB/ena/reset_reg
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  motorAB/ena/period[0]_i_4/O
                         net (fo=1, routed)           0.000     6.740    motorAB/ena/period[0]_i_4_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.290 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.741 r  motorAB/ena/period_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.741    motorAB/ena/period_reg[12]_i_1_n_7
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.435    14.776    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[12]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.062    15.063    motorAB/ena/period_reg[12]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 1.578ns (59.104%)  route 1.092ns (40.896%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.092     6.616    motorAB/ena/reset_reg
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  motorAB/ena/period[0]_i_4/O
                         net (fo=1, routed)           0.000     6.740    motorAB/ena/period[0]_i_4_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.290 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  motorAB/ena/period_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.738    motorAB/ena/period_reg[8]_i_1_n_6
    SLICE_X28Y20         FDRE                                         r  motorAB/ena/period_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.436    14.777    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  motorAB/ena/period_reg[9]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)        0.062    15.064    motorAB/ena/period_reg[9]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 1.557ns (58.780%)  route 1.092ns (41.220%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.092     6.616    motorAB/ena/reset_reg
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  motorAB/ena/period[0]_i_4/O
                         net (fo=1, routed)           0.000     6.740    motorAB/ena/period[0]_i_4_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.290 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.717 r  motorAB/ena/period_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.717    motorAB/ena/period_reg[8]_i_1_n_4
    SLICE_X28Y20         FDRE                                         r  motorAB/ena/period_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.436    14.777    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  motorAB/ena/period_reg[11]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)        0.062    15.064    motorAB/ena/period_reg[11]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 1.483ns (57.595%)  route 1.092ns (42.405%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.092     6.616    motorAB/ena/reset_reg
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  motorAB/ena/period[0]_i_4/O
                         net (fo=1, routed)           0.000     6.740    motorAB/ena/period[0]_i_4_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.290 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.643 r  motorAB/ena/period_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.643    motorAB/ena/period_reg[8]_i_1_n_5
    SLICE_X28Y20         FDRE                                         r  motorAB/ena/period_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.436    14.777    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  motorAB/ena/period_reg[10]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)        0.062    15.064    motorAB/ena/period_reg[10]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 1.467ns (57.330%)  route 1.092ns (42.670%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.092     6.616    motorAB/ena/reset_reg
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.740 r  motorAB/ena/period[0]_i_4/O
                         net (fo=1, routed)           0.000     6.740    motorAB/ena/period[0]_i_4_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.290 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.627 r  motorAB/ena/period_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.627    motorAB/ena/period_reg[8]_i_1_n_7
    SLICE_X28Y20         FDRE                                         r  motorAB/ena/period_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.436    14.777    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  motorAB/ena/period_reg[8]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)        0.062    15.064    motorAB/ena/period_reg[8]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  7.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y23         FDCE                                         r  SevSeg/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  SevSeg/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.745    SevSeg/count_reg_n_0_[10]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  SevSeg/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    SevSeg/count_reg[8]_i_1_n_5
    SLICE_X64Y23         FDCE                                         r  SevSeg/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     1.978    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y23         FDCE                                         r  SevSeg/count_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.134     1.600    SevSeg/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.465    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  SevSeg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SevSeg/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.744    SevSeg/count_reg_n_0_[14]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  SevSeg/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    SevSeg/count_reg[12]_i_1_n_5
    SLICE_X64Y24         FDCE                                         r  SevSeg/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.850     1.977    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  SevSeg/count_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDCE (Hold_fdce_C_D)         0.134     1.599    SevSeg/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  SevSeg/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  SevSeg/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.747    SevSeg/count_reg_n_0_[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  SevSeg/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    SevSeg/count_reg[0]_i_1_n_5
    SLICE_X64Y21         FDCE                                         r  SevSeg/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.981    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  SevSeg/count_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.134     1.602    SevSeg/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  SevSeg/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  SevSeg/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    SevSeg/count_reg_n_0_[6]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  SevSeg/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    SevSeg/count_reg[4]_i_1_n_5
    SLICE_X64Y22         FDCE                                         r  SevSeg/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     1.980    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  SevSeg/count_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.134     1.602    SevSeg/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SevSeg/sseg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/sseg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  SevSeg/sseg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SevSeg/sseg_reg[3]/Q
                         net (fo=5, routed)           0.170     1.777    SevSeg/seg_OBUF[1]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  SevSeg/sseg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    SevSeg/sseg[3]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  SevSeg/sseg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     1.978    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  SevSeg/sseg_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.092     1.558    SevSeg/sseg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/reset_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.849%)  route 0.194ns (48.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.465    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  SevSeg/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SevSeg/count_reg[16]/Q
                         net (fo=8, routed)           0.194     1.823    SevSeg/p_2_in[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  SevSeg/reset_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.868    SevSeg/reset_reg_i_1__0_n_0
    SLICE_X64Y26         FDRE                                         r  SevSeg/reset_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     1.978    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  SevSeg/reset_reg_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120     1.599    SevSeg/reset_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/reset_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.551     1.434    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          0.187     1.762    motorAB/reset_reg
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.807 r  motorAB/reset_reg_i_1/O
                         net (fo=1, routed)           0.000     1.807    motorAB/reset_reg_i_1_n_0
    SLICE_X32Y26         FDRE                                         r  motorAB/reset_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.944    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  motorAB/reset_reg_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.091     1.525    motorAB/reset_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y23         FDCE                                         r  SevSeg/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  SevSeg/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.745    SevSeg/count_reg_n_0_[10]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.891 r  SevSeg/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    SevSeg/count_reg[8]_i_1_n_4
    SLICE_X64Y23         FDCE                                         r  SevSeg/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     1.978    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y23         FDCE                                         r  SevSeg/count_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.134     1.600    SevSeg/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.465    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  SevSeg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SevSeg/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.744    SevSeg/count_reg_n_0_[14]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.890 r  SevSeg/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    SevSeg/count_reg[12]_i_1_n_4
    SLICE_X64Y24         FDCE                                         r  SevSeg/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.850     1.977    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  SevSeg/count_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDCE (Hold_fdce_C_D)         0.134     1.599    SevSeg/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SevSeg/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  SevSeg/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  SevSeg/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.747    SevSeg/count_reg_n_0_[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.893 r  SevSeg/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    SevSeg/count_reg[0]_i_1_n_4
    SLICE_X64Y21         FDCE                                         r  SevSeg/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.981    SevSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  SevSeg/count_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.134     1.602    SevSeg/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   SevSeg/an_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   SevSeg/an_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   SevSeg/an_temp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   SevSeg/an_temp_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   SevSeg/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   SevSeg/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   SevSeg/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   SevSeg/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   SevSeg/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SevSeg/an_temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SevSeg/an_temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SevSeg/an_temp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SevSeg/an_temp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   SevSeg/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   SevSeg/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   SevSeg/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   SevSeg/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   SevSeg/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   SevSeg/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SevSeg/an_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SevSeg/an_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SevSeg/an_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SevSeg/an_temp_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   SevSeg/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   SevSeg/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   SevSeg/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   SevSeg/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   SevSeg/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   SevSeg/count_reg[15]/C



