[2025-09-18 02:34:26] START suite=qualcomm_srv trace=srv301_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv301_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2604864 heartbeat IPC: 3.839 cumulative IPC: 3.839 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5049529 heartbeat IPC: 4.091 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5049529 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5049529 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14179192 heartbeat IPC: 1.095 cumulative IPC: 1.095 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 23320594 heartbeat IPC: 1.094 cumulative IPC: 1.095 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 32563795 heartbeat IPC: 1.082 cumulative IPC: 1.09 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 41724730 heartbeat IPC: 1.092 cumulative IPC: 1.091 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 50853410 heartbeat IPC: 1.095 cumulative IPC: 1.092 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 59987637 heartbeat IPC: 1.095 cumulative IPC: 1.092 (Simulation time: 00 hr 07 min 58 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 69003429 heartbeat IPC: 1.109 cumulative IPC: 1.095 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 75133751 heartbeat IPC: 1.631 cumulative IPC: 1.141 (Simulation time: 00 hr 10 min 03 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv301_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000010 cycles: 84247059 heartbeat IPC: 1.097 cumulative IPC: 1.136 (Simulation time: 00 hr 11 min 13 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 88384285 cumulative IPC: 1.131 (Simulation time: 00 hr 12 min 25 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 88384285 cumulative IPC: 1.131 (Simulation time: 00 hr 12 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv301_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.131 instructions: 100000002 cycles: 88384285
CPU 0 Branch Prediction Accuracy: 91.33% MPKI: 15.39 Average ROB Occupancy at Mispredict: 27.19
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.352
BRANCH_INDIRECT: 0.3846
BRANCH_CONDITIONAL: 12.67
BRANCH_DIRECT_CALL: 0.8571
BRANCH_INDIRECT_CALL: 0.5488
BRANCH_RETURN: 0.576


====Backend Stall Breakdown====
ROB_STALL: 28582
LQ_STALL: 0
SQ_STALL: 489281


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 146.52
REPLAY_LOAD: 57.583332
NON_REPLAY_LOAD: 10.117804

== Total ==
ADDR_TRANS: 3663
REPLAY_LOAD: 2073
NON_REPLAY_LOAD: 22846

== Counts ==
ADDR_TRANS: 25
REPLAY_LOAD: 36
NON_REPLAY_LOAD: 2258

cpu0->cpu0_STLB TOTAL        ACCESS:    1780276 HIT:    1775843 MISS:       4433 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1780276 HIT:    1775843 MISS:       4433 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 236 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8002756 HIT:    6873389 MISS:    1129367 MSHR_MERGE:      51389
cpu0->cpu0_L2C LOAD         ACCESS:    6302817 HIT:    5408540 MISS:     894277 MSHR_MERGE:       5245
cpu0->cpu0_L2C RFO          ACCESS:     518583 HIT:     384160 MISS:     134423 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     236199 HIT:     154148 MISS:      82051 MSHR_MERGE:      46144
cpu0->cpu0_L2C WRITE        ACCESS:     937122 HIT:     925639 MISS:      11483 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8035 HIT:        902 MISS:       7133 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     167118 ISSUED:     156228 USEFUL:       7443 USELESS:       9241
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.17 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14768488 HIT:    8246609 MISS:    6521879 MSHR_MERGE:    1547055
cpu0->cpu0_L1I LOAD         ACCESS:   14768488 HIT:    8246609 MISS:    6521879 MSHR_MERGE:    1547055
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.27 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30792200 HIT:   27400547 MISS:    3391653 MSHR_MERGE:    1452636
cpu0->cpu0_L1D LOAD         ACCESS:   17034356 HIT:   15345295 MISS:    1689061 MSHR_MERGE:     361049
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     429186 HIT:     279250 MISS:     149936 MSHR_MERGE:      65557
cpu0->cpu0_L1D WRITE        ACCESS:   13319592 HIT:   11775064 MISS:    1544528 MSHR_MERGE:    1025937
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9066 HIT:        938 MISS:       8128 MSHR_MERGE:         93
cpu0->cpu0_L1D PREFETCH REQUESTED:     605394 ISSUED:     429186 USEFUL:      22155 USELESS:      42222
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12223527 HIT:   10432917 MISS:    1790610 MSHR_MERGE:     900424
cpu0->cpu0_ITLB LOAD         ACCESS:   12223527 HIT:   10432917 MISS:    1790610 MSHR_MERGE:     900424
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.132 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28771953 HIT:   27573449 MISS:    1198504 MSHR_MERGE:     308414
cpu0->cpu0_DTLB LOAD         ACCESS:   28771953 HIT:   27573449 MISS:    1198504 MSHR_MERGE:     308414
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.046 cycles
cpu0->LLC TOTAL        ACCESS:    1281120 HIT:    1227010 MISS:      54110 MSHR_MERGE:       1780
cpu0->LLC LOAD         ACCESS:     889031 HIT:     871995 MISS:      17036 MSHR_MERGE:        198
cpu0->LLC RFO          ACCESS:     134423 HIT:     112370 MISS:      22053 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      35907 HIT:      25056 MISS:      10851 MSHR_MERGE:       1582
cpu0->LLC WRITE        ACCESS:     214626 HIT:     214382 MISS:        244 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7133 HIT:       3207 MISS:       3926 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2753
  ROW_BUFFER_MISS:      49332
  AVG DBUS CONGESTED CYCLE: 3.528
Channel 0 WQ ROW_BUFFER_HIT:        878
  ROW_BUFFER_MISS:      18007
  FULL:          0
Channel 0 REFRESHES ISSUED:       7366

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       534667       406133        74296         2313
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          209          300          277
  STLB miss resolved @ L2C                0           66          125          258           84
  STLB miss resolved @ LLC                0          171          309         1448          555
  STLB miss resolved @ MEM                0            3          279         2159         2149

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154900        47781      1170587       143156          375
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          220           70           47
  STLB miss resolved @ L2C                0          138          415           91           10
  STLB miss resolved @ LLC                0           97          554          430           80
  STLB miss resolved @ MEM                0            1           76          220          147
[2025-09-18 02:46:52] END   suite=qualcomm_srv trace=srv301_ap (rc=0)
