/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [8:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_19z;
  wire [24:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_0z | ~(celloutsig_0_1z[1]);
  assign celloutsig_0_12z = celloutsig_0_9z | ~(celloutsig_0_10z[0]);
  assign celloutsig_1_2z = celloutsig_1_1z[22] | ~(in_data[141]);
  assign celloutsig_1_5z = celloutsig_1_3z[0] | ~(celloutsig_1_3z[4]);
  assign celloutsig_0_4z = celloutsig_0_3z[0] | celloutsig_0_3z[4];
  assign celloutsig_0_9z = celloutsig_0_1z[4] ^ celloutsig_0_4z;
  assign celloutsig_1_4z = in_data[111] ^ celloutsig_1_2z;
  assign celloutsig_1_8z = celloutsig_1_1z[0] ^ celloutsig_1_6z[2];
  assign celloutsig_1_3z = in_data[153:144] & celloutsig_1_1z[19:10];
  assign celloutsig_1_13z = ! { in_data[188], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[22:15], in_data[0] };
  assign celloutsig_1_0z = in_data[189:183] % { 1'h1, in_data[135:130] };
  assign celloutsig_1_1z = in_data[169:145] % { 1'h1, in_data[185:183], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_0z[6:4] % { 1'h1, celloutsig_1_3z[4], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_13z } | { celloutsig_1_3z[3], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_11z[2], celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_0_10z = celloutsig_0_1z[6:3] | celloutsig_0_1z[6:3];
  assign celloutsig_1_6z = celloutsig_1_1z[16:12] | celloutsig_1_0z[4:0];
  assign celloutsig_0_0z = & in_data[6:1];
  assign celloutsig_1_10z = & celloutsig_1_0z[5:2];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_1z = in_data[18:10];
  assign celloutsig_0_13z = ~((celloutsig_0_10z[0] & celloutsig_0_9z) | (celloutsig_0_0z & celloutsig_0_4z));
  assign celloutsig_1_9z = ~((celloutsig_1_5z & celloutsig_1_1z[16]) | (celloutsig_1_6z[1] & celloutsig_1_0z[2]));
  assign out_data[9:0] = celloutsig_0_3z | { celloutsig_0_1z[4:1], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_12z };
  assign { out_data[128], out_data[101:96], out_data[32], out_data[10] } = { celloutsig_1_11z[2], celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_1z[5] };
endmodule
