/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,sdm845";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. SDM845 v1 SoC";
	qcom,board-id = <0x0 0x0 0x0 0x0>;
	qcom,msm-id = <0x141 0x10000>;

	__symbols__ {
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		CPU5 = "/cpus/cpu@500";
		CPU6 = "/cpus/cpu@600";
		CPU7 = "/cpus/cpu@700";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L1_TLB_0 = "/cpus/cpu@0/l1-tlb";
		L1_TLB_100 = "/cpus/cpu@100/l1-tlb";
		L1_TLB_200 = "/cpus/cpu@200/l1-tlb";
		L1_TLB_300 = "/cpus/cpu@300/l1-tlb";
		L1_TLB_400 = "/cpus/cpu@400/l1-tlb";
		L1_TLB_500 = "/cpus/cpu@500/l1-tlb";
		L1_TLB_600 = "/cpus/cpu@600/l1-tlb";
		L1_TLB_700 = "/cpus/cpu@700/l1-tlb";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L2_100 = "/cpus/cpu@100/l2-cache";
		L2_200 = "/cpus/cpu@200/l2-cache";
		L2_300 = "/cpus/cpu@300/l2-cache";
		L2_400 = "/cpus/cpu@400/l2-cache";
		L2_500 = "/cpus/cpu@500/l2-cache";
		L2_600 = "/cpus/cpu@600/l2-cache";
		L2_700 = "/cpus/cpu@700/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		LLCC_1 = "/soc/qcom,llcc@1100000/llcc_1_dcache";
		LLCC_2 = "/soc/qcom,llcc@1100000/llcc_2_dcache";
		LLCC_3 = "/soc/qcom,llcc@1100000/llcc_3_dcache";
		LLCC_4 = "/soc/qcom,llcc@1100000/llcc_4_dcache";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		adsp_mem = "/reserved-memory/adsp_region";
		adsp_tbu = "/soc/apps-smmu@0x15000000/adsp_tbu@0x150dd000";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		afe = "/soc/qcom,msm-pcm-afe";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-loopback-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		anoc_1_pcie_tbu = "/soc/apps-smmu@0x15000000/anoc_1_pcie_tbu@0x150e1000";
		anoc_1_tbu = "/soc/apps-smmu@0x15000000/anoc_1_tbu@0x150c5000";
		anoc_2_tbu = "/soc/apps-smmu@0x15000000/anoc_2_tbu@0x150c9000";
		aoss0_trip = "/soc/thermal-zones/aoss0-lowf/trips/aoss0-trip";
		aoss1_trip = "/soc/thermal-zones/aoss1-lowf/trips/aoss1-trip";
		ap2mdm_active = "/soc/pinctrl@03400000/ap2mdm/ap2mdm_active";
		ap2mdm_sleep = "/soc/pinctrl@03400000/ap2mdm/ap2mdm_sleep";
		apps_rsc = "/soc/mailbox@179e0000";
		apps_smmu = "/soc/apps-smmu@0x15000000";
		audio_apr = "/soc/qcom,msm-audio-apr";
		audio_etm0_out_funnel_lpass_1 = "/soc/audio_etm0/port/endpoint";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_mm2_display = "/soc/ad-hoc-bus/bcm-mm2_display";
		bcm_mm3 = "/soc/ad-hoc-bus/bcm-mm3";
		bcm_mm3_display = "/soc/ad-hoc-bus/bcm-mm3_display";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		bcm_sh1 = "/soc/ad-hoc-bus/bcm-sh1";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_sh4 = "/soc/ad-hoc-bus/bcm-sh4";
		bcm_sh5 = "/soc/ad-hoc-bus/bcm-sh5";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_sn11 = "/soc/ad-hoc-bus/bcm-sn11";
		bcm_sn12 = "/soc/ad-hoc-bus/bcm-sn12";
		bcm_sn14 = "/soc/ad-hoc-bus/bcm-sn14";
		bcm_sn15 = "/soc/ad-hoc-bus/bcm-sn15";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn3 = "/soc/ad-hoc-bus/bcm-sn3";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn5 = "/soc/ad-hoc-bus/bcm-sn5";
		bcm_sn6 = "/soc/ad-hoc-bus/bcm-sn6";
		bcm_sn7 = "/soc/ad-hoc-bus/bcm-sn7";
		bcm_sn8 = "/soc/ad-hoc-bus/bcm-sn8";
		bcm_sn9 = "/soc/ad-hoc-bus/bcm-sn9";
		bootloader_log_mem = "/reserved-memory/bootloader_log_mem@0x9FFF7000";
		bps_gdsc = "/soc/qcom,gdsc@0xad06004";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		btfmslim_codec = "/soc/slim@17240000/wcn3990";
		bwmon = "/soc/qcom,cpu-bwmon";
		cam_a5 = "/soc/qcom,a5@ac00000";
		cam_bps = "/soc/qcom,bps";
		cam_cci = "/soc/qcom,cci@ac4a000";
		cam_csid0 = "/soc/qcom,csid0@acb3000";
		cam_csid1 = "/soc/qcom,csid1@acba000";
		cam_csid_lite = "/soc/qcom,csid-lite@acc8000";
		cam_csiphy0 = "/soc/qcom,csiphy@ac65000";
		cam_csiphy1 = "/soc/qcom,csiphy@ac66000";
		cam_csiphy2 = "/soc/qcom,csiphy@ac67000";
		cam_fd = "/soc/qcom,fd@ac5a000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_ipe1 = "/soc/qcom,ipe1";
		cam_jpeg_dma = "/soc/qcom,jpegdma@0xac52000";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac4e000";
		cam_res_mgr_active = "/soc/pinctrl@03400000/cam_res_mgr_active";
		cam_res_mgr_suspend = "/soc/pinctrl@03400000/cam_res_mgr_suspend";
		cam_sensor_depth_active = "/soc/pinctrl@03400000/cam_sensor_depth_active";
		cam_sensor_depth_suspend = "/soc/pinctrl@03400000/cam_sensor_depth_suspend";
		cam_sensor_fisheye_active = "/soc/pinctrl@03400000/cam_sensor_fisheye_active";
		cam_sensor_fisheye_suspend = "/soc/pinctrl@03400000/cam_sensor_fisheye_suspend";
		cam_sensor_front_active = "/soc/pinctrl@03400000/cam_sensor_front_active";
		cam_sensor_front_suspend = "/soc/pinctrl@03400000/cam_sensor_front_suspend";
		cam_sensor_iris_active = "/soc/pinctrl@03400000/cam_sensor_iris_active";
		cam_sensor_iris_suspend = "/soc/pinctrl@03400000/cam_sensor_iris_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@03400000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@03400000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@03400000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@03400000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@03400000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@03400000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@03400000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@03400000/cam_sensor_mclk3_suspend";
		cam_sensor_rear2_active = "/soc/pinctrl@03400000/cam_sensor_rear2_active";
		cam_sensor_rear2_suspend = "/soc/pinctrl@03400000/cam_sensor_rear2_suspend";
		cam_sensor_rear_active = "/soc/pinctrl@03400000/cam_sensor_rear_active";
		cam_sensor_rear_suspend = "/soc/pinctrl@03400000/cam_sensor_rear_suspend";
		cam_sensor_rear_vana = "/soc/pinctrl@03400000/cam_sensor_rear_vana";
		cam_vfe0 = "/soc/qcom,vfe0@acaf000";
		cam_vfe1 = "/soc/qcom,vfe1@acb6000";
		cam_vfe_lite = "/soc/qcom,vfe-lite@acc4000";
		camera_dvdd_en_default = "/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/camera_dvdd_en/camera_dvdd_en_default";
		camera_rear_avdd_en_default = "/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/camera_rear_avdd_en/camera_rear_avdd_en_default";
		camera_rear_dvdd_en_default = "/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/camera_rear_dvdd_en/camera_rear_dvdd_en_default";
		camera_trip = "/soc/thermal-zones/camera-lowf/trips/camera-trip";
		cci0_active = "/soc/pinctrl@03400000/cci0_active";
		cci0_suspend = "/soc/pinctrl@03400000/cci0_suspend";
		cci1_active = "/soc/pinctrl@03400000/cci1_active";
		cci1_suspend = "/soc/pinctrl@03400000/cci1_suspend";
		cdc_reset_active = "/soc/pinctrl@03400000/cdc_reset_ctrl/cdc_reset_active";
		cdc_reset_sleep = "/soc/pinctrl@03400000/cdc_reset_ctrl/cdc_reset_sleep";
		cdsp_vdd = "/soc/qmi-tmd-devices/cdsp/cdsp_vdd";
		clock_aop = "/soc/qcom,aopclk";
		clock_camcc = "/soc/qcom,camcc@ad00000";
		clock_cpucc = "/soc/qcom,cpucc@0x17d41000";
		clock_debug = "/soc/qcom,cc-debug@100000";
		clock_dispcc = "/soc/qcom,dispcc@af00000";
		clock_gcc = "/soc/qcom,gcc@100000";
		clock_gfx = "/soc/qcom,gfxcc@5090000";
		clock_gpucc = "/soc/qcom,gpucc@5090000";
		clock_rpmh = "/soc/qcom,rpmhclk";
		clock_videocc = "/soc/qcom,videocc@ab00000";
		cmd_db = "/soc/qcom,cmd-db@861e0000";
		compr = "/soc/qcom,msm-compr-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		compute_dsp_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_tbu@0x150d9000";
		cont_splash_memory = "/reserved-memory/cont_splash_region@9d400000";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cpu0_trip = "/soc/thermal-zones/cpu0-silver-lowf/trips/cpu0-trip";
		cpu1_trip = "/soc/thermal-zones/cpu1-silver-lowf/trips/cpu1-trip";
		cpu2_trip = "/soc/thermal-zones/cpu2-silver-lowf/trips/cpu2-trip";
		cpu3_trip = "/soc/thermal-zones/cpu3-silver-lowf/trips/cpu3-trip";
		cpu_pmu = "/soc/cpu-pmu";
		cpubw = "/soc/qcom,cpubw";
		cpucc_debug = "/soc/syscon@17970018";
		cpug0_trip = "/soc/thermal-zones/cpu0-gold-lowf/trips/cpug0-trip";
		cpug1_trip = "/soc/thermal-zones/cpu1-gold-lowf/trips/cpug1-trip";
		cpug2_trip = "/soc/thermal-zones/cpu2-gold-lowf/trips/cpug2-trip";
		cpug3_trip = "/soc/thermal-zones/cpu3-gold-lowf/trips/cpug3-trip";
		csr = "/soc/csr@6001000";
		cti0 = "/soc/cti@6010000";
		cti0_apss = "/soc/cti@78e0000";
		cti0_ddr0 = "/soc/cti@69e1000";
		cti0_ddr1 = "/soc/cti@69e4000";
		cti0_dlmm = "/soc/cti@6c09000";
		cti0_swao = "/soc/cti@6b04000";
		cti1 = "/soc/cti@6011000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti1_apss = "/soc/cti@78f0000";
		cti1_ddr1 = "/soc/cti@69e5000";
		cti1_dlmm = "/soc/cti@6c0a000";
		cti2 = "/soc/cti@6012000";
		cti2_apss = "/soc/cti@7900000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		cx_cdev = "/soc/rpmh-regulator-cxlvl/regulator-cdev";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_rx_1 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-1";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dbm_1p5 = "/soc/dbm@a6f8000";
		dcc = "/soc/dcc_v2@10a2000";
		ddr_trip = "/soc/thermal-zones/ddr-lowf/trips/ddr-trip";
		devfreq_compute = "/soc/qcom,devfreq-compute";
		devfreq_cpufreq = "/soc/devfreq-cpufreq";
		devfreq_l3lat_0 = "/soc/qcom,cpu0-l3lat-mon";
		devfreq_l3lat_4 = "/soc/qcom,cpu4-l3lat-mon";
		devfreq_memlat_0 = "/soc/qcom,cpu0-memlat-mon";
		devfreq_memlat_4 = "/soc/qcom,cpu4-memlat-mon";
		disp_rsc = "/soc/mailbox@af20000";
		dsp_trip = "/soc/thermal-zones/mdm-dsp-lowf/trips/dsp-trip";
		dummy_eud = "/soc/dummy_sink";
		dump_mem = "/reserved-memory/mem_dump_region";
		ebi_cdev = "/soc/rpmh-regulator-ebilvl/regulator-cdev";
		emerg_config0 = "/soc/thermal-zones/cpu0-silver-step/trips/emerg-config0";
		emerg_config1 = "/soc/thermal-zones/cpu1-silver-step/trips/emerg-config1";
		emerg_config2 = "/soc/thermal-zones/cpu2-silver-step/trips/emerg-config2";
		emerg_config3 = "/soc/thermal-zones/cpu3-silver-step/trips/emerg-config3";
		emerg_config4 = "/soc/thermal-zones/cpu0-gold-step/trips/emerg-config4";
		emerg_config5 = "/soc/thermal-zones/cpu1-gold-step/trips/emerg-config5";
		emerg_config6 = "/soc/thermal-zones/cpu2-gold-step/trips/emerg-config6";
		emerg_config7 = "/soc/thermal-zones/cpu3-gold-step/trips/emerg-config7";
		energy_costs = "/energy-costs";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/port/endpoint";
		eud = "/soc/qcom,msm-eud@88e0000";
		eud_in_replicator_swao = "/soc/dummy_sink/port/endpoint";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_aggre2_noc = "/soc/ad-hoc-bus/fab-aggre2_noc";
		fab_camnoc_virt = "/soc/ad-hoc-bus/fab-camnoc_virt";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gladiator_noc = "/soc/ad-hoc-bus/fab-gladiator_noc";
		fab_ipa_virt = "/soc/ad-hoc-bus/fab-ipa_virt";
		fab_mc_virt = "/soc/ad-hoc-bus/fab-mc_virt";
		fab_mc_virt_display = "/soc/ad-hoc-bus/fab-mc_virt_display";
		fab_mem_noc = "/soc/ad-hoc-bus/fab-mem_noc";
		fab_mem_noc_display = "/soc/ad-hoc-bus/fab-mem_noc_display";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fd_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_fd/iova-mem-map";
		firmware = "/firmware";
		flash_led3_front_dis = "/soc/pinctrl@03400000/flash_led3_front/flash_led3_front_dis";
		flash_led3_front_en = "/soc/pinctrl@03400000/flash_led3_front/flash_led3_front_en";
		flash_led3_iris_dis = "/soc/pinctrl@03400000/flash_led3_iris/flash_led3_iris_dis";
		flash_led3_iris_en = "/soc/pinctrl@03400000/flash_led3_iris/flash_led3_iris_en";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/ports/port@8/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/ports/port@1/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/ports/port@3/endpoint";
		funnel_apss_merg_in_tpda_llm_gold = "/soc/funnel@7810000/ports/port@5/endpoint";
		funnel_apss_merg_in_tpda_llm_silver = "/soc/funnel@7810000/ports/port@4/endpoint";
		funnel_apss_merg_in_tpda_olc = "/soc/funnel@7810000/ports/port@2/endpoint";
		funnel_apss_merg_out_funnel_in2 = "/soc/funnel@7810000/ports/port@0/endpoint";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/ports/port@0/endpoint";
		funnel_ddr_0 = "/soc/funnel@69e2000";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@69e2000/ports/port@1/endpoint";
		funnel_ddr_0_out_tpda = "/soc/funnel@69e2000/ports/port@0/endpoint";
		funnel_dl_mm = "/soc/funnel@6c0b000";
		funnel_dl_mm_in_tpdm_mm = "/soc/funnel@6c0b000/ports/port@1/endpoint";
		funnel_dl_mm_out_tpda = "/soc/funnel@6c0b000/ports/port@0/endpoint";
		funnel_gfx = "/soc/funnel@0x6943000";
		funnel_gfx_out_funnel_in2 = "/soc/funnel@0x6943000/ports/port@0/endpoint";
		funnel_in0 = "/soc/funnel@0x6041000";
		funnel_in0_in_funnel_qatb = "/soc/funnel@0x6041000/ports/port@2/endpoint";
		funnel_in0_in_funnel_spss = "/soc/funnel@0x6041000/ports/port@1/endpoint";
		funnel_in0_in_stm = "/soc/funnel@0x6041000/ports/port@3/endpoint";
		funnel_in0_out_funnel_merg = "/soc/funnel@0x6041000/ports/port@0/endpoint";
		funnel_in2 = "/soc/funnel@0x6043000";
		funnel_in2_in_funnel_apss_merg = "/soc/funnel@0x6043000/ports/port@4/endpoint";
		funnel_in2_in_funnel_gfx = "/soc/funnel@0x6043000/ports/port@5/endpoint";
		funnel_in2_in_funnel_modem = "/soc/funnel@0x6043000/ports/port@3/endpoint";
		funnel_in2_in_gfx = "/soc/funnel@0x6943000/ports/port@1/endpoint";
		funnel_in2_in_gfx_cx = "/soc/funnel@0x6943000/ports/port@2/endpoint";
		funnel_in2_in_modem_etm0 = "/soc/funnel@0x6043000/ports/port@1/endpoint";
		funnel_in2_in_replicator_swao = "/soc/funnel@0x6043000/ports/port@2/endpoint";
		funnel_in2_out_funnel_merg = "/soc/funnel@0x6043000/ports/port@0/endpoint";
		funnel_lpass = "/soc/funnel@6845000";
		funnel_lpass_1 = "/soc/funnel_1@6845000";
		funnel_lpass_1_in_audio_etm0 = "/soc/funnel_1@6845000/ports/port@1/endpoint";
		funnel_lpass_1_out_funnel_qatb = "/soc/funnel_1@6845000/ports/port@0/endpoint";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6845000/ports/port@1/endpoint";
		funnel_lpass_out_tpda = "/soc/funnel@6845000/ports/port@0/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in2 = "/soc/funnel@6045000/ports/port@2/endpoint";
		funnel_merg_out_tmc_etf = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_modem = "/soc/funnel@6832000";
		funnel_modem_in_tpda_modem = "/soc/funnel@6832000/ports/port@1/endpoint";
		funnel_modem_out_funnel_in2 = "/soc/funnel@6832000/ports/port@0/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_in_funnel_lpass_1 = "/soc/funnel@6005000/ports/port@2/endpoint";
		funnel_qatb_in_funnel_turing_1 = "/soc/funnel@6005000/ports/port@3/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_spss = "/soc/funnel@6883000";
		funnel_spss_in_spss_etm0 = "/soc/funnel@6883000/ports/port@2/endpoint";
		funnel_spss_in_tpda_spss = "/soc/funnel@6883000/ports/port@1/endpoint";
		funnel_spss_out_funnel_in0 = "/soc/funnel@6883000/ports/port@0/endpoint";
		funnel_swao = "/soc/funnel@0x6b08000";
		funnel_swao_in_sensor_etm0 = "/soc/funnel@0x6b08000/ports/port@1/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@0x6b08000/ports/port@2/endpoint";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@0x6b08000/ports/port@0/endpoint";
		funnel_turing = "/soc/funnel@6861000";
		funnel_turing_1 = "/soc/funnel_1@6861000";
		funnel_turing_1_in_turing_etm0 = "/soc/funnel_1@6861000/ports/port@1/endpoint";
		funnel_turing_1_out_funnel_qatb = "/soc/funnel_1@6861000/ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6861000/ports/port@1/endpoint";
		funnel_turing_out_tpda = "/soc/funnel@6861000/ports/port@0/endpoint";
		gfx3d_secure = "/soc/qcom,kgsl-iommu/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu/gfx3d_user";
		gfx_cx_out_funnel_in2 = "/soc/qcom,kgsl-3d0@5000000/qcom,gpu-coresights/qcom,gpu-coresight@1/port/endpoint";
		gfx_out_funnel_in2 = "/soc/qcom,kgsl-3d0@5000000/qcom,gpu-coresights/qcom,gpu-coresight@0/port/endpoint";
		glink_cdsp = "/soc/qcom,glink-ssr-cdsp";
		glink_dsps = "/soc/qcom,glink-ssr-dsps";
		glink_fifo_wdsp = "/soc/qcom,glink-fifo-config-wdsp";
		glink_lpass = "/soc/qcom,glink-ssr-adsp";
		glink_mpss = "/soc/qcom,glink-ssr-modem";
		glink_qos_adsp = "/soc/qcom,glink-qos-config-adsp";
		glink_qos_wdsp = "/soc/qcom,glink-qos-config-wdsp";
		glink_spi_xprt_wdsp = "/soc/qcom,glink-spi-xprt-wdsp";
		glink_spss = "/soc/qcom,glink-ssr-spss";
		gmu = "/soc/qcom,gmu";
		gmu_kernel = "/soc/qcom,gmu/gmu_kernel";
		gmu_user = "/soc/qcom,gmu/gmu_user";
		gpi_dma0 = "/soc/qcom,gpi-dma@0x800000";
		gpi_dma1 = "/soc/qcom,gpi-dma@0xa00000";
		gpu0_trip_l = "/soc/thermal-zones/gpu0-lowf/trips/gpu0-trip";
		gpu1_trip_l = "/soc/thermal-zones/gpu1-lowf/trips/gpu1-trip_l";
		gpu_cx_gdsc = "/soc/qcom,gdsc@0x509106c";
		gpu_cx_hw_ctrl = "/soc/syscon@0x5091540";
		gpu_gx_gdsc = "/soc/qcom,gdsc@0x509100c";
		gpu_trip0 = "/soc/thermal-zones/gpu-virt-max-step/trips/gpu-trip0";
		gpubw = "/soc/qcom,gpubw";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc = "/soc/qcom,gdsc@0x17d030";
		hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc = "/soc/qcom,gdsc@0x17d03c";
		hlos1_vote_aggre_noc_mmu_tbu1_gdsc = "/soc/qcom,gdsc@0x17d034";
		hlos1_vote_aggre_noc_mmu_tbu2_gdsc = "/soc/qcom,gdsc@0x17d038";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@0x17d040";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@0x17d048";
		hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = "/soc/qcom,gdsc@0x17d044";
		hostless = "/soc/qcom,msm-pcm-hostless";
		hvx_trip = "/soc/thermal-zones/compute-hvx-lowf/trips/hvx-trip";
		hwevent = "/soc/hwevent@0x014066f0";
		hyp_region = "/reserved-memory/hyp_region@85700000";
		i2c_freq_100Khz = "/soc/qcom,cci@ac4a000/qcom,i2c_standard_mode";
		i2c_freq_1Mhz = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_mode";
		i2c_freq_custom = "/soc/qcom,cci@ac4a000/qcom,i2c_custom_mode";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		ife_0_gdsc = "/soc/qcom,gdsc@0xad09004";
		ife_1_gdsc = "/soc/qcom,gdsc@0xad0a004";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		intc = "/soc/interrupt-controller@17a00000";
		iommu_qupv3_0_geni_se_cb = "/soc/qcom,qupv3_0_geni_se@8c0000/qcom,iommu_qupv3_0_geni_se_cb";
		iommu_qupv3_1_geni_se_cb = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,iommu_qupv3_1_geni_se_cb";
		iommu_slim_aud_ctrl_cb = "/soc/slim@171c0000/qcom,iommu_slim_ctrl_cb";
		iommu_slim_qca_ctrl_cb = "/soc/slim@17240000/qcom,iommu_slim_ctrl_cb";
		ipa_hw = "/soc/qcom,ipa@01e00000";
		ipa_smmu_ap = "/soc/qcom,ipa@01e00000/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/qcom,ipa@01e00000/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/qcom,ipa@01e00000/ipa_smmu_wlan";
		ipcb_tgu = "/soc/tgu@6b0c000";
		ipe_0_gdsc = "/soc/qcom,gdsc@0xad07004";
		ipe_1_gdsc = "/soc/qcom,gdsc@0xad08004";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		key_cam_focus_default = "/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/key_cam_focus/key_cam_focus_default";
		key_cam_snapshot_default = "/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/key_cam_snapshot/key_cam_snapshot_default";
		key_home_default = "/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/key_home/key_home_default";
		key_vol_up_default = "/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/key_vol_up/key_vol_up_default";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu";
		kgsl_smmu = "/soc/arm,smmu-kgsl@5040000";
		l3_0_trip = "/soc/thermal-zones/kryo-l3-0-lowf/trips/l3-0-trip";
		l3_1_trip = "/soc/thermal-zones/kryo-l3-1-lowf/trips/l3-1-trip";
		l3_cdsp = "/soc/qcom,l3-cdsp";
		l3_cpu0 = "/soc/qcom,l3-cpu0";
		l3_cpu4 = "/soc/qcom,l3-cpu4";
		led_bt_default = "/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/led_bt/led_bt_default";
		led_wifi_default = "/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/led_wifi/led_wifi_default";
		llcc = "/soc/qcom,llcc@1100000/qcom,sdm845-llcc";
		llcc_bwmon = "/soc/qcom,llcc-bwmon";
		llccbw = "/soc/qcom,llccbw";
		lmh_dcvs0 = "/soc/qcom,cpucc@0x17d41000/qcom,limits-dcvs@0";
		lmh_dcvs1 = "/soc/qcom,cpucc@0x17d41000/qcom,limits-dcvs@1";
		loopback = "/soc/qcom,msm-pcm-loopback";
		lsm = "/soc/qcom,msm-lsm-client";
		lt9611_pins = "/soc/pinctrl@03400000/ext_bridge_mux/lt9611_pins";
		mas_acm_l3 = "/soc/ad-hoc-bus/mas-acm-l3";
		mas_acm_tcu = "/soc/ad-hoc-bus/mas-acm-tcu";
		mas_alc = "/soc/ad-hoc-bus/mas-alc";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_pm_gnoc_cfg = "/soc/ad-hoc-bus/mas-pm-gnoc-cfg";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_a2noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a2noc-cfg";
		mas_qhm_cnoc = "/soc/ad-hoc-bus/mas-qhm-cnoc";
		mas_qhm_memnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-memnoc-cfg";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qup1 = "/soc/ad-hoc-bus/mas-qhm-qup1";
		mas_qhm_qup2 = "/soc/ad-hoc-bus/mas-qhm-qup2";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qhm_spdm = "/soc/ad-hoc-bus/mas-qhm-spdm";
		mas_qhm_tsif = "/soc/ad-hoc-bus/mas-qhm-tsif";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_aggre2_noc = "/soc/ad-hoc-bus/mas-qnm-aggre2-noc";
		mas_qnm_apps = "/soc/ad-hoc-bus/mas-qnm-apps";
		mas_qnm_cnoc = "/soc/ad-hoc-bus/mas-qnm-cnoc";
		mas_qnm_gladiator_sodv = "/soc/ad-hoc-bus/mas-qnm-gladiator-sodv";
		mas_qnm_memnoc = "/soc/ad-hoc-bus/mas-qnm-memnoc";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_qnm_pcie_anoc = "/soc/ad-hoc-bus/mas-qnm-pcie-anoc";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_qxm_camnoc_hf0 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0";
		mas_qxm_camnoc_hf0_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0-uncomp";
		mas_qxm_camnoc_hf1 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1";
		mas_qxm_camnoc_hf1_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1-uncomp";
		mas_qxm_camnoc_sf = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf";
		mas_qxm_camnoc_sf_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf-uncomp";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_gpu = "/soc/ad-hoc-bus/mas-qxm-gpu";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		mas_qxm_mdp1 = "/soc/ad-hoc-bus/mas-qxm-mdp1";
		mas_qxm_mdp1_display = "/soc/ad-hoc-bus/mas-qxm-mdp1_display";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_qxm_rot = "/soc/ad-hoc-bus/mas-qxm-rot";
		mas_qxm_rot_display = "/soc/ad-hoc-bus/mas-qxm-rot_display";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus1 = "/soc/ad-hoc-bus/mas-qxm-venus1";
		mas_qxm_venus_arm9 = "/soc/ad-hoc-bus/mas-qxm-venus-arm9";
		mas_xm_gic = "/soc/ad-hoc-bus/mas-xm-gic";
		mas_xm_pcie3_1 = "/soc/ad-hoc-bus/mas-xm-pcie3-1";
		mas_xm_pcie_0 = "/soc/ad-hoc-bus/mas-xm-pcie-0";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_sdc4 = "/soc/ad-hoc-bus/mas-xm-sdc4";
		mas_xm_ufs_card = "/soc/ad-hoc-bus/mas-xm-ufs-card";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_xm_usb3_1 = "/soc/ad-hoc-bus/mas-xm-usb3-1";
		max_6dof_active = "/soc/pinctrl@03400000/max_6dof_active";
		max_6dof_suspend = "/soc/pinctrl@03400000/max_6dof_suspend";
		max_rst_active = "/soc/pinctrl@03400000/max_rst_active";
		max_rst_suspend = "/soc/pinctrl@03400000/max_rst_suspend";
		mdm2ap_active = "/soc/pinctrl@03400000/mdm2ap/mdm2ap_active";
		mdm2ap_sleep = "/soc/pinctrl@03400000/mdm2ap/mdm2ap_sleep";
		mdm_trip = "/soc/thermal-zones/mdm-core-lowf/trips/mdm-trip";
		mdss_core_gdsc = "/soc/qcom,gdsc@0xaf03000";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@c011000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@ae94a00";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi1_pll = "/soc/qcom,mdss_dsi_pll@ae96a00";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94400";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy0@ae96400";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		mdss_rotator = "/soc/qcom,mdss_rotator@ae00000";
		memlat_cpu0 = "/soc/qcom,memlat-cpu0";
		memlat_cpu4 = "/soc/qcom,memlat-cpu4";
		mincpubw = "/soc/qcom,mincpubw";
		mmss_trip = "/soc/thermal-zones/mmss-lowf/trips/mmss-trip";
		mnoc_hf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_0_tbu@0x150cd000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_1_tbu@0x150d1000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_sf_0_tbu@0x150d5000";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_etm0_out_funnel_in2 = "/soc/modem_etm0/port/endpoint";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		msm_audio_ion = "/soc/qcom,msm-audio-ion";
		msm_bus = "/soc/qcom,kgsl-busmon";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		msm_dai_tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		msm_gpu = "/soc/qcom,kgsl-3d0@5000000";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		mtp_mem = "/reserved-memory/mtp_mem@ac700000";
		mx_cdev = "/soc/rpmh-regulator-mxlvl/mx-cdev-lvl";
		nfc_clk_default = "/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/nfc_clk/nfc_clk_default";
		nfc_enable_active = "/soc/pinctrl@03400000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@03400000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@03400000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@03400000/nfc/nfc_int_suspend";
		param_mem = "/reserved-memory/param_mem@ac200000";
		pcie0 = "/soc/qcom,pcie@0x1c00000";
		pcie0_1v5_on = "/soc/pinctrl@03400000/pcie0/pcie0_1v5_on";
		pcie0_3v3_on = "/soc/pinctrl@03400000/pcie0/pcie0_3v3_on";
		pcie0_clkreq_default = "/soc/pinctrl@03400000/pcie0/pcie0_clkreq_default";
		pcie0_perst_default = "/soc/pinctrl@03400000/pcie0/pcie0_perst_default";
		pcie0_wake_default = "/soc/pinctrl@03400000/pcie0/pcie0_wake_default";
		pcie1 = "/soc/qcom,pcie@0x1c08000";
		pcie1_clkreq_default = "/soc/pinctrl@03400000/pcie1/pcie1_clkreq_default";
		pcie1_perst_default = "/soc/pinctrl@03400000/pcie1/pcie1_perst_default";
		pcie1_wake_default = "/soc/pinctrl@03400000/pcie1/pcie1_wake_default";
		pcie_0_gdsc = "/soc/qcom,gdsc@0x16b004";
		pcie_1_gdsc = "/soc/qcom,gdsc@0x18d004";
		pcm0 = "/soc/qcom,msm-pcm";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pdc = "/soc/interrupt-controller@b220000";
		pil_adsp_mem = "/reserved-memory/adsp_region@0x8c500000";
		pil_camera_mem = "/reserved-memory/camera_region@0x8bf00000";
		pil_cdsp_mem = "/reserved-memory/cdsp_region@0x95d00000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		pil_gpu_mem = "/reserved-memory/gpu_region@0x8c415000";
		pil_ipa_fw_mem = "/reserved-memory/ips_fw_region@0x8c400000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@0x8c410000";
		pil_mba_mem = "/reserved-memory/mba_region@0x96600000";
		pil_modem = "/soc/qcom,mss@4080000";
		pil_modem_mem = "/reserved-memory/modem_region@0x8e000000";
		pil_slpi_mem = "/reserved-memory/slpi_region@0x96800000";
		pil_spss_mem = "/reserved-memory/pil_spss_region@0x97c00000";
		pil_video_mem = "/reserved-memory/video_region@0x95800000";
		pm8005_gpios = "/soc/qcom,spmi@c440000/qcom,pm8005@4/pinctrl@c000";
		pm8005_revid = "/soc/qcom,spmi@c440000/qcom,pm8005@4/qcom,revid@100";
		pm8005_s1_level = "/soc/rpmh-regulator-gfxlvl/regulator-s1-level";
		pm8005_s2_level = "/soc/rpmh-regulator-msslvl/regulator-s2-level";
		pm8005_s3 = "/soc/rpmh-regulator-smpc3/regulator-s3";
		pm8005_tz = "/soc/qcom,spmi@c440000/qcom,pm8005@4/qcom,temp-alarm@2400";
		pm8998_adc_tm = "/soc/qcom,spmi@c440000/qcom,pm8998@0/vadc@3400";
		pm8998_coincell = "/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,coincell@2800";
		pm8998_div_clk1 = "/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,clkdiv@5b00";
		pm8998_div_clk2 = "/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,clkdiv@5c00";
		pm8998_div_clk3 = "/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,clkdiv@5d00";
		pm8998_gpios = "/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000";
		pm8998_l1 = "/soc/rpmh-regulator-ldoa1/regulator-l1";
		pm8998_l10 = "/soc/rpmh-regulator-ldoa10/regulator-l10";
		pm8998_l11 = "/soc/rpmh-regulator-ldoa11/regulator-l11";
		pm8998_l12 = "/soc/rpmh-regulator-ldoa12/regulator-l12";
		pm8998_l13 = "/soc/rpmh-regulator-ldoa13/regulator-l13";
		pm8998_l14 = "/soc/rpmh-regulator-ldoa14/regulator-l14";
		pm8998_l15 = "/soc/rpmh-regulator-ldoa15/regulator-l15";
		pm8998_l16 = "/soc/rpmh-regulator-ldoa16/regulator-l16";
		pm8998_l17 = "/soc/rpmh-regulator-ldoa17/regulator-l17";
		pm8998_l18 = "/soc/rpmh-regulator-ldoa18/regulator-l18";
		pm8998_l19 = "/soc/rpmh-regulator-ldoa19/regulator-l19";
		pm8998_l1_ao = "/soc/rpmh-regulator-ldoa1/regulator-l1-ao";
		pm8998_l2 = "/soc/rpmh-regulator-ldoa2/regulator-l2";
		pm8998_l20 = "/soc/rpmh-regulator-ldoa20/regulator-l20";
		pm8998_l21 = "/soc/rpmh-regulator-ldoa21/regulator-l21";
		pm8998_l22 = "/soc/rpmh-regulator-ldoa22/regulator-l22";
		pm8998_l23 = "/soc/rpmh-regulator-ldoa23/regulator-l23";
		pm8998_l24 = "/soc/rpmh-regulator-ldoa24/regulator-l24";
		pm8998_l25 = "/soc/rpmh-regulator-ldoa25/regulator-l25";
		pm8998_l26 = "/soc/rpmh-regulator-ldoa26/regulator-l26";
		pm8998_l27_level = "/soc/rpmh-regulator-lcxlvl/regulator-l27-level";
		pm8998_l28 = "/soc/rpmh-regulator-ldoa28/regulator-l28";
		pm8998_l3 = "/soc/rpmh-regulator-ldoa3/regulator-l3";
		pm8998_l4_level = "/soc/rpmh-regulator-lmxlvl/regulator-l4-level";
		pm8998_l5 = "/soc/rpmh-regulator-ldoa5/regulator-l5";
		pm8998_l6 = "/soc/rpmh-regulator-ldoa6/regulator-l6";
		pm8998_l7 = "/soc/rpmh-regulator-ldoa7/regulator-l7";
		pm8998_l8 = "/soc/rpmh-regulator-ldoa8/regulator-l8";
		pm8998_l9 = "/soc/rpmh-regulator-ldoa9/regulator-l9";
		pm8998_lvs1 = "/soc/rpmh-regulator-vsa1/regulator-lvs1";
		pm8998_lvs2 = "/soc/rpmh-regulator-vsa2/regulator-lvs2";
		pm8998_revid = "/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,revid@100";
		pm8998_rtc = "/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,pm8998_rtc";
		pm8998_s1_level = "/soc/rpmh-regulator-ebilvl/regulator-s1";
		pm8998_s2 = "/soc/rpmh-regulator-smpa2/regulator-s2";
		pm8998_s3 = "/soc/rpmh-regulator-smpa3/regulator-s3";
		pm8998_s4 = "/regulator-pm8998-s4";
		pm8998_s5 = "/soc/rpmh-regulator-smpa5/regulator-s5";
		pm8998_s6_level = "/soc/rpmh-regulator-mxlvl/regulator-s6-level";
		pm8998_s6_level_ao = "/soc/rpmh-regulator-mxlvl/regulator-s6-level-ao";
		pm8998_s7 = "/soc/rpmh-regulator-smpa7/regulator-s7";
		pm8998_s9_level = "/soc/rpmh-regulator-cxlvl/regulator-s9-level";
		pm8998_s9_level_ao = "/soc/rpmh-regulator-cxlvl/regulator-s9-level-ao";
		pm8998_temp_alarm = "/soc/thermal-zones/pm8998_tz";
		pm8998_trip0 = "/soc/thermal-zones/pm8998_tz/trips/pm8998-trip0";
		pm8998_trip1 = "/soc/thermal-zones/pm8998_tz/trips/pm8998-trip1";
		pm8998_trip2 = "/soc/thermal-zones/pm8998_tz/trips/pm8998-trip2";
		pm8998_tz = "/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,temp-alarm@2400";
		pm8998_vadc = "/soc/qcom,spmi@c440000/qcom,pm8998@0/vadc@3100";
		pmi8998_bob = "/soc/rpmh-regulator-bobb1/regulator-bob";
		pmi8998_bob_ao = "/soc/rpmh-regulator-bobb1/regulator-bob-ao";
		pmx_sde = "/soc/pinctrl@03400000/pmx_sde";
		pop_trip = "/soc/thermal-zones/pop-mem-step/trips/pop-trip";
		pri_aux_pcm_clk_active = "/soc/pinctrl@03400000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@03400000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@03400000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@03400000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@03400000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@03400000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@03400000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@03400000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@03400000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@03400000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@03400000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@03400000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@03400000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@03400000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@03400000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@03400000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@03400000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@03400000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_rng = "/soc/qrng@793000";
		qcom_seecom = "/soc/qseecom@86d00000";
		qcom_tzlog = "/soc/tz-log@146bf720";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		qseecom_mem = "/reserved-memory/qseecom_region@0x8ab00000";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		quat_aux_pcm_active = "/soc/pinctrl@03400000/quat_aux_pcm/quat_aux_pcm_active";
		quat_aux_pcm_din_active = "/soc/pinctrl@03400000/quat_aux_pcm_din/quat_aux_pcm_din_active";
		quat_aux_pcm_din_sleep = "/soc/pinctrl@03400000/quat_aux_pcm_din/quat_aux_pcm_din_sleep";
		quat_aux_pcm_dout_active = "/soc/pinctrl@03400000/quat_aux_pcm_dout/quat_aux_pcm_dout_active";
		quat_aux_pcm_dout_sleep = "/soc/pinctrl@03400000/quat_aux_pcm_dout/quat_aux_pcm_dout_sleep";
		quat_aux_pcm_sleep = "/soc/pinctrl@03400000/quat_aux_pcm/quat_aux_pcm_sleep";
		quat_mi2s_active = "/soc/pinctrl@03400000/quat_mi2s/quat_mi2s_active";
		quat_mi2s_mclk_active = "/soc/pinctrl@03400000/quat_mi2s_mclk/quat_mi2s_mclk_active";
		quat_mi2s_mclk_sleep = "/soc/pinctrl@03400000/quat_mi2s_mclk/quat_mi2s_mclk_sleep";
		quat_mi2s_sd0_active = "/soc/pinctrl@03400000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd0_sleep = "/soc/pinctrl@03400000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd1_active = "/soc/pinctrl@03400000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd1_sleep = "/soc/pinctrl@03400000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd2_active = "/soc/pinctrl@03400000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd2_sleep = "/soc/pinctrl@03400000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd3_active = "/soc/pinctrl@03400000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		quat_mi2s_sd3_sleep = "/soc/pinctrl@03400000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_sleep = "/soc/pinctrl@03400000/quat_mi2s/quat_mi2s_sleep";
		quat_tdm_active = "/soc/pinctrl@03400000/quat_tdm/quat_tdm_active";
		quat_tdm_din_active = "/soc/pinctrl@03400000/quat_tdm_din/quat_tdm_din_active";
		quat_tdm_din_sleep = "/soc/pinctrl@03400000/quat_tdm_din/quat_tdm_din_sleep";
		quat_tdm_dout_active = "/soc/pinctrl@03400000/quat_tdm_dout/quat_tdm_dout_active";
		quat_tdm_dout_sleep = "/soc/pinctrl@03400000/quat_tdm_dout/quat_tdm_dout_sleep";
		quat_tdm_sleep = "/soc/pinctrl@03400000/quat_tdm/quat_tdm_sleep";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@8c0000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		qupv3_se0_i2c = "/soc/i2c@880000";
		qupv3_se0_i2c_active = "/soc/pinctrl@03400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_pins = "/soc/pinctrl@03400000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi = "/soc/spi@880000";
		qupv3_se0_spi_active = "/soc/pinctrl@03400000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@03400000/qupv3_se0_spi_pins";
		qupv3_se0_spi_sleep = "/soc/pinctrl@03400000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se10_2uart = "/soc/qcom,qup_uart@0xa88000";
		qupv3_se10_2uart_active = "/soc/pinctrl@03400000/qupv3_se10_2uart_pins/qupv3_se10_2uart_active";
		qupv3_se10_2uart_pins = "/soc/pinctrl@03400000/qupv3_se10_2uart_pins";
		qupv3_se10_2uart_sleep = "/soc/pinctrl@03400000/qupv3_se10_2uart_pins/qupv3_se10_2uart_sleep";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se10_i2c_active = "/soc/pinctrl@03400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_pins = "/soc/pinctrl@03400000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_reset = "/soc/pinctrl@03400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_reset";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se10_spi_active = "/soc/pinctrl@03400000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_pins = "/soc/pinctrl@03400000/qupv3_se10_spi_pins";
		qupv3_se10_spi_sleep = "/soc/pinctrl@03400000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se11_i2c_active = "/soc/pinctrl@03400000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_pins = "/soc/pinctrl@03400000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi = "/soc/spi@a8c000";
		qupv3_se11_spi_active = "/soc/pinctrl@03400000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_pins = "/soc/pinctrl@03400000/qupv3_se11_spi_pins";
		qupv3_se11_spi_sleep = "/soc/pinctrl@03400000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se12_i2c_active = "/soc/pinctrl@03400000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_pins = "/soc/pinctrl@03400000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se12_spi_active = "/soc/pinctrl@03400000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_pins = "/soc/pinctrl@03400000/qupv3_se12_spi_pins";
		qupv3_se12_spi_sleep = "/soc/pinctrl@03400000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_i2c = "/soc/i2c@a94000";
		qupv3_se13_i2c_active = "/soc/pinctrl@03400000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_pins = "/soc/pinctrl@03400000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi = "/soc/spi@a94000";
		qupv3_se13_spi_active = "/soc/pinctrl@03400000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_pins = "/soc/pinctrl@03400000/qupv3_se13_spi_pins";
		qupv3_se13_spi_sleep = "/soc/pinctrl@03400000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_i2c = "/soc/i2c@a98000";
		qupv3_se14_i2c_active = "/soc/pinctrl@03400000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_pins = "/soc/pinctrl@03400000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_spi = "/soc/spi@a98000";
		qupv3_se14_spi_active = "/soc/pinctrl@03400000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_pins = "/soc/pinctrl@03400000/qupv3_se14_spi_pins";
		qupv3_se14_spi_sleep = "/soc/pinctrl@03400000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		qupv3_se15_i2c = "/soc/i2c@a9c000";
		qupv3_se15_i2c_active = "/soc/pinctrl@03400000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		qupv3_se15_i2c_pins = "/soc/pinctrl@03400000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se15_spi = "/soc/spi@a9c000";
		qupv3_se15_spi_active = "/soc/pinctrl@03400000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		qupv3_se15_spi_pins = "/soc/pinctrl@03400000/qupv3_se15_spi_pins";
		qupv3_se15_spi_sleep = "/soc/pinctrl@03400000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		qupv3_se1_i2c = "/soc/i2c@884000";
		qupv3_se1_i2c_active = "/soc/pinctrl@03400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_pins = "/soc/pinctrl@03400000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi = "/soc/spi@884000";
		qupv3_se1_spi_active = "/soc/pinctrl@03400000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_pins = "/soc/pinctrl@03400000/qupv3_se1_spi_pins";
		qupv3_se1_spi_sleep = "/soc/pinctrl@03400000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c = "/soc/i2c@888000";
		qupv3_se2_i2c_active = "/soc/pinctrl@03400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_pins = "/soc/pinctrl@03400000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi = "/soc/spi@888000";
		qupv3_se2_spi_active = "/soc/pinctrl@03400000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_pins = "/soc/pinctrl@03400000/qupv3_se2_spi_pins";
		qupv3_se2_spi_sleep = "/soc/pinctrl@03400000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c = "/soc/i2c@88c000";
		qupv3_se3_i2c_active = "/soc/pinctrl@03400000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_pins = "/soc/pinctrl@03400000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi = "/soc/spi@88c000";
		qupv3_se3_spi_active = "/soc/pinctrl@03400000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_pins = "/soc/pinctrl@03400000/qupv3_se3_spi_pins";
		qupv3_se3_spi_sleep = "/soc/pinctrl@03400000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c = "/soc/i2c@890000";
		qupv3_se4_i2c_active = "/soc/pinctrl@03400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_pins = "/soc/pinctrl@03400000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi = "/soc/spi@890000";
		qupv3_se4_spi_active = "/soc/pinctrl@03400000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_pins = "/soc/pinctrl@03400000/qupv3_se4_spi_pins";
		qupv3_se4_spi_sleep = "/soc/pinctrl@03400000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c = "/soc/i2c@894000";
		qupv3_se5_i2c_active = "/soc/pinctrl@03400000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_pins = "/soc/pinctrl@03400000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi = "/soc/spi@894000";
		qupv3_se5_spi_active = "/soc/pinctrl@03400000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_pins = "/soc/pinctrl@03400000/qupv3_se5_spi_pins";
		qupv3_se5_spi_sleep = "/soc/pinctrl@03400000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_4uart = "/soc/qcom,qup_uart@0x898000";
		qupv3_se6_4uart_pins = "/soc/pinctrl@03400000/qupv3_se6_4uart_pins";
		qupv3_se6_ctsrx = "/soc/pinctrl@03400000/qupv3_se6_4uart_pins/qupv3_se6_ctsrx";
		qupv3_se6_i2c = "/soc/i2c@898000";
		qupv3_se6_i2c_active = "/soc/pinctrl@03400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_pins = "/soc/pinctrl@03400000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_rts = "/soc/pinctrl@03400000/qupv3_se6_4uart_pins/qupv3_se6_rts";
		qupv3_se6_spi = "/soc/spi@898000";
		qupv3_se6_spi_active = "/soc/pinctrl@03400000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_pins = "/soc/pinctrl@03400000/qupv3_se6_spi_pins";
		qupv3_se6_spi_sleep = "/soc/pinctrl@03400000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se6_tx = "/soc/pinctrl@03400000/qupv3_se6_4uart_pins/qupv3_se6_tx";
		qupv3_se7_4uart = "/soc/qcom,qup_uart@0x89c000";
		qupv3_se7_4uart_active = "/soc/pinctrl@03400000/qupv3_se7_4uart_pins/qupv3_se7_4uart_active";
		qupv3_se7_4uart_pins = "/soc/pinctrl@03400000/qupv3_se7_4uart_pins";
		qupv3_se7_4uart_sleep = "/soc/pinctrl@03400000/qupv3_se7_4uart_pins/qupv3_se7_4uart_sleep";
		qupv3_se7_i2c = "/soc/i2c@89c000";
		qupv3_se7_i2c_active = "/soc/pinctrl@03400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_pins = "/soc/pinctrl@03400000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se7_spi = "/soc/spi@89c000";
		qupv3_se7_spi_active = "/soc/pinctrl@03400000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_pins = "/soc/pinctrl@03400000/qupv3_se7_spi_pins";
		qupv3_se7_spi_sleep = "/soc/pinctrl@03400000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se8_i2c_active = "/soc/pinctrl@03400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_pins = "/soc/pinctrl@03400000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se8_spi_active = "/soc/pinctrl@03400000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_pins = "/soc/pinctrl@03400000/qupv3_se8_spi_pins";
		qupv3_se8_spi_sleep = "/soc/pinctrl@03400000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_2uart = "/soc/qcom,qup_uart@0xa84000";
		qupv3_se9_2uart_active = "/soc/pinctrl@03400000/qupv3_se9_2uart_pins/qupv3_se9_2uart_active";
		qupv3_se9_2uart_pins = "/soc/pinctrl@03400000/qupv3_se9_2uart_pins";
		qupv3_se9_2uart_sleep = "/soc/pinctrl@03400000/qupv3_se9_2uart_pins/qupv3_se9_2uart_sleep";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se9_i2c_active = "/soc/pinctrl@03400000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_pins = "/soc/pinctrl@03400000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@03400000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se9_spi_active = "/soc/pinctrl@03400000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_pins = "/soc/pinctrl@03400000/qupv3_se9_spi_pins";
		qupv3_se9_spi_sleep = "/soc/pinctrl@03400000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qusb_phy0 = "/soc/qusb@88e2000";
		qusb_phy1 = "/soc/qusb@88e3000";
		ramoops = "/reserved-memory/ramoops@0xAC300000";
		refgen = "/soc/refgen-regulator@ff1000";
		removed_region = "/reserved-memory/removed_region@85fc0000";
		replicator_in_tmc_etf = "/soc/replicator@6046000/ports/port@1/endpoint";
		replicator_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator_qdss = "/soc/replicator@6046000";
		replicator_swao = "/soc/replicator@6b0a000";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b0a000/ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@6b0a000/ports/port@1/endpoint";
		replicator_swao_out_funnel_in2 = "/soc/replicator@6b0a000/ports/port@2/endpoint";
		rot_reg = "/soc/qcom,mdss_rotator@ae00000/qcom,rot-reg-bus";
		routing = "/soc/qcom,msm-pcm-routing";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sdc2_clk_ds_100MHz = "/soc/pinctrl@03400000/sdc2_clk_ds_100MHz";
		sdc2_clk_ds_200MHz = "/soc/pinctrl@03400000/sdc2_clk_ds_200MHz";
		sdc2_clk_ds_400KHz = "/soc/pinctrl@03400000/sdc2_clk_ds_400KHz";
		sdc2_clk_ds_50MHz = "/soc/pinctrl@03400000/sdc2_clk_ds_50MHz";
		sdc2_clk_off = "/soc/pinctrl@03400000/sdc2_clk_off";
		sdc2_clk_on = "/soc/pinctrl@03400000/sdc2_clk_on";
		sdc2_cmd_ds_100MHz = "/soc/pinctrl@03400000/sdc2_cmd_ds_100MHz";
		sdc2_cmd_ds_200MHz = "/soc/pinctrl@03400000/sdc2_cmd_ds_200MHz";
		sdc2_cmd_ds_400KHz = "/soc/pinctrl@03400000/sdc2_cmd_ds_400KHz";
		sdc2_cmd_ds_50MHz = "/soc/pinctrl@03400000/sdc2_cmd_ds_50MHz";
		sdc2_cmd_off = "/soc/pinctrl@03400000/sdc2_cmd_off";
		sdc2_cmd_on = "/soc/pinctrl@03400000/sdc2_cmd_on";
		sdc2_data_ds_100MHz = "/soc/pinctrl@03400000/sdc2_data_ds_100MHz";
		sdc2_data_ds_200MHz = "/soc/pinctrl@03400000/sdc2_data_ds_200MHz";
		sdc2_data_ds_400KHz = "/soc/pinctrl@03400000/sdc2_data_ds_400KHz";
		sdc2_data_ds_50MHz = "/soc/pinctrl@03400000/sdc2_data_ds_50MHz";
		sdc2_data_off = "/soc/pinctrl@03400000/sdc2_data_off";
		sdc2_data_on = "/soc/pinctrl@03400000/sdc2_data_on";
		sde_dp = "/soc/qcom,dp_display@0";
		sde_dp_aux_active = "/soc/pinctrl@03400000/sde_dp_aux_active";
		sde_dp_aux_suspend = "/soc/pinctrl@03400000/sde_dp_aux_suspend";
		sde_dp_usbplug_cc_active = "/soc/pinctrl@03400000/sde_dp_usbplug_cc_active";
		sde_dp_usbplug_cc_suspend = "/soc/pinctrl@03400000/sde_dp_usbplug_cc_suspend";
		sde_dsi_active = "/soc/pinctrl@03400000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@03400000/pmx_sde/sde_dsi_suspend";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		sde_te_active = "/soc/pinctrl@03400000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@03400000/pmx_sde_te/sde_te_suspend";
		sdhc_2 = "/soc/sdhci@8804000";
		sec_aux_pcm_active = "/soc/pinctrl@03400000/sec_aux_pcm/sec_aux_pcm_active";
		sec_aux_pcm_din_active = "/soc/pinctrl@03400000/sec_aux_pcm_din/sec_aux_pcm_din_active";
		sec_aux_pcm_din_sleep = "/soc/pinctrl@03400000/sec_aux_pcm_din/sec_aux_pcm_din_sleep";
		sec_aux_pcm_dout_active = "/soc/pinctrl@03400000/sec_aux_pcm_dout/sec_aux_pcm_dout_active";
		sec_aux_pcm_dout_sleep = "/soc/pinctrl@03400000/sec_aux_pcm_dout/sec_aux_pcm_dout_sleep";
		sec_aux_pcm_sleep = "/soc/pinctrl@03400000/sec_aux_pcm/sec_aux_pcm_sleep";
		sec_mi2s_active = "/soc/pinctrl@03400000/sec_mi2s/sec_mi2s_active";
		sec_mi2s_mclk_active = "/soc/pinctrl@03400000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@03400000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_sd0_active = "/soc/pinctrl@03400000/sec_mi2s_sd0/sec_mi2s_sd0_active";
		sec_mi2s_sd0_sleep = "/soc/pinctrl@03400000/sec_mi2s_sd0/sec_mi2s_sd0_sleep";
		sec_mi2s_sd1_active = "/soc/pinctrl@03400000/sec_mi2s_sd1/sec_mi2s_sd1_active";
		sec_mi2s_sd1_sleep = "/soc/pinctrl@03400000/sec_mi2s_sd1/sec_mi2s_sd1_sleep";
		sec_mi2s_sleep = "/soc/pinctrl@03400000/sec_mi2s/sec_mi2s_sleep";
		secure_display_memory = "/reserved-memory/secure_display_region";
		secure_sp_mem = "/reserved-memory/secure_sp_region";
		sensor_etm0_out_funnel_swao = "/soc/sensor_etm0/port/endpoint";
		slim_aud = "/soc/slim@171c0000";
		slim_qca = "/soc/slim@17240000";
		slpi_vdd = "/soc/qmi-tmd-devices/slpi/slpi_vdd";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_a2_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a2-noc-cfg";
		slv_qhs_aop = "/soc/ad-hoc-bus/slv-qhs-aop";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_compute_dsp_cfg = "/soc/ad-hoc-bus/slv-qhs-compute-dsp-cfg";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_dcc_cfg = "/soc/ad-hoc-bus/slv-qhs-dcc-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_glm = "/soc/ad-hoc-bus/slv-qhs-glm";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_mdsp_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg";
		slv_qhs_memnoc = "/soc/ad-hoc-bus/slv-qhs-memnoc";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_pcie0_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie0-cfg";
		slv_qhs_pcie_gen3_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie-gen3-cfg";
		slv_qhs_pdm = "/soc/ad-hoc-bus/slv-qhs-pdm";
		slv_qhs_phy_refgen_south = "/soc/ad-hoc-bus/slv-qhs-phy-refgen-south";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qupv3_north = "/soc/ad-hoc-bus/slv-qhs-qupv3-north";
		slv_qhs_qupv3_south = "/soc/ad-hoc-bus/slv-qhs-qupv3-south";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_sdc4 = "/soc/ad-hoc-bus/slv-qhs-sdc4";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_spdm = "/soc/ad-hoc-bus/slv-qhs-spdm";
		slv_qhs_spss_cfg = "/soc/ad-hoc-bus/slv-qhs-spss-cfg";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm_north = "/soc/ad-hoc-bus/slv-qhs-tlmm-north";
		slv_qhs_tlmm_south = "/soc/ad-hoc-bus/slv-qhs-tlmm-south";
		slv_qhs_tsif = "/soc/ad-hoc-bus/slv-qhs-tsif";
		slv_qhs_ufs_card_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-card-cfg";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb3_0 = "/soc/ad-hoc-bus/slv-qhs-usb3-0";
		slv_qhs_usb3_1 = "/soc/ad-hoc-bus/slv-qhs-usb3-1";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_qns2_mem_noc = "/soc/ad-hoc-bus/slv-qns2-mem-noc";
		slv_qns2_mem_noc_display = "/soc/ad-hoc-bus/slv-qns2-mem-noc_display";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_qns_a2noc_snoc = "/soc/ad-hoc-bus/slv-qns-a2noc-snoc";
		slv_qns_apps_io = "/soc/ad-hoc-bus/slv-qns-apps-io";
		slv_qns_camnoc_uncomp = "/soc/ad-hoc-bus/slv-qns-camnoc-uncomp";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_cnoc_a2noc = "/soc/ad-hoc-bus/slv-qns-cnoc-a2noc";
		slv_qns_gladiator_sodv = "/soc/ad-hoc-bus/slv-qns-gladiator-sodv";
		slv_qns_gnoc_memnoc = "/soc/ad-hoc-bus/slv-qns-gnoc-memnoc";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		slv_qns_memnoc_gc = "/soc/ad-hoc-bus/slv-qns-memnoc-gc";
		slv_qns_memnoc_sf = "/soc/ad-hoc-bus/slv-qns-memnoc-sf";
		slv_qns_memnoc_snoc = "/soc/ad-hoc-bus/slv-qns-memnoc-snoc";
		slv_qns_pcie_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-pcie-a1noc-snoc";
		slv_qns_pcie_snoc = "/soc/ad-hoc-bus/slv-qns-pcie-snoc";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pcie = "/soc/ad-hoc-bus/slv-qxs-pcie";
		slv_qxs_pcie_gen3 = "/soc/ad-hoc-bus/slv-qxs-pcie-gen3";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_aggre1_noc = "/soc/ad-hoc-bus/slv-srvc-aggre1-noc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_srvc_gnoc = "/soc/ad-hoc-bus/slv-srvc-gnoc";
		slv_srvc_memnoc = "/soc/ad-hoc-bus/slv-srvc-memnoc";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		smmu_rot_sec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_sec_cb";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_unsec_cb";
		smmu_sde_sec = "/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_sec_cb";
		smp2pgpio_ipa_1_in = "/soc/qcom,smp2pgpio-ipa-1-in";
		smp2pgpio_ipa_1_out = "/soc/qcom,smp2pgpio-ipa-1-out";
		smp2pgpio_rdbg_1_in = "/soc/qcom,smp2pgpio-rdbg-1-in";
		smp2pgpio_rdbg_1_out = "/soc/qcom,smp2pgpio-rdbg-1-out";
		smp2pgpio_rdbg_2_in = "/soc/qcom,smp2pgpio-rdbg-2-in";
		smp2pgpio_rdbg_2_out = "/soc/qcom,smp2pgpio-rdbg-2-out";
		smp2pgpio_rdbg_5_in = "/soc/qcom,smp2pgpio-rdbg-5-in";
		smp2pgpio_rdbg_5_out = "/soc/qcom,smp2pgpio-rdbg-5-out";
		smp2pgpio_sleepstate_3_out = "/soc/qcom,smp2pgpio-sleepstate-gpio-3-out";
		smp2pgpio_smp2p_15_in = "/soc/qcom,smp2pgpio-smp2p-15-in";
		smp2pgpio_smp2p_15_out = "/soc/qcom,smp2pgpio-smp2p-15-out";
		smp2pgpio_smp2p_1_in = "/soc/qcom,smp2pgpio-smp2p-1-in";
		smp2pgpio_smp2p_1_out = "/soc/qcom,smp2pgpio-smp2p-1-out";
		smp2pgpio_smp2p_2_in = "/soc/qcom,smp2pgpio-smp2p-2-in";
		smp2pgpio_smp2p_2_out = "/soc/qcom,smp2pgpio-smp2p-2-out";
		smp2pgpio_smp2p_3_in = "/soc/qcom,smp2pgpio-smp2p-3-in";
		smp2pgpio_smp2p_3_out = "/soc/qcom,smp2pgpio-smp2p-3-out";
		smp2pgpio_smp2p_5_in = "/soc/qcom,smp2pgpio-smp2p-5-in";
		smp2pgpio_smp2p_5_out = "/soc/qcom,smp2pgpio-smp2p-5-out";
		smp2pgpio_ssr_smp2p_1_in = "/soc/qcom,smp2pgpio-ssr-smp2p-1-in";
		smp2pgpio_ssr_smp2p_1_out = "/soc/qcom,smp2pgpio-ssr-smp2p-1-out";
		smp2pgpio_ssr_smp2p_2_in = "/soc/qcom,smp2pgpio-ssr-smp2p-2-in";
		smp2pgpio_ssr_smp2p_2_out = "/soc/qcom,smp2pgpio-ssr-smp2p-2-out";
		smp2pgpio_ssr_smp2p_3_in = "/soc/qcom,smp2pgpio-ssr-smp2p-3-in";
		smp2pgpio_ssr_smp2p_3_out = "/soc/qcom,smp2pgpio-ssr-smp2p-3-out";
		smp2pgpio_ssr_smp2p_5_in = "/soc/qcom,smp2pgpio-ssr-smp2p-5-in";
		smp2pgpio_ssr_smp2p_5_out = "/soc/qcom,smp2pgpio-ssr-smp2p-5-out";
		smp2pgpio_wlan_1_in = "/soc/qcom,smp2pgpio-wlan-1-in";
		snd_934x = "/soc/qcom,msm-audio-apr/sound-tavil";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		soc = "/soc";
		spkr_i2s_clk_active = "/soc/pinctrl@03400000/spkr_i2s_clk_pin/spkr_i2s_clk_active";
		spkr_i2s_clk_sleep = "/soc/pinctrl@03400000/spkr_i2s_clk_pin/spkr_i2s_clk_sleep";
		spmi_bus = "/soc/qcom,spmi@c440000";
		spmi_debug_bus = "/soc/qcom,spmi-debug@6b22000";
		spss_etm0_out_funnel_spss = "/soc/spss_etm0/port/endpoint";
		spss_utils = "/soc/qcom,spss_utils";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		storage_cd = "/soc/pinctrl@03400000/storage_cd";
		stub_codec = "/soc/qcom,msm-stub-codec";
		swao_csr = "/soc/csr@6b0e000";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		tert_aux_pcm_active = "/soc/pinctrl@03400000/tert_aux_pcm/tert_aux_pcm_active";
		tert_aux_pcm_din_active = "/soc/pinctrl@03400000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@03400000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@03400000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@03400000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_sleep = "/soc/pinctrl@03400000/tert_aux_pcm/tert_aux_pcm_sleep";
		tert_mi2s_active = "/soc/pinctrl@03400000/tert_mi2s/tert_mi2s_active";
		tert_mi2s_mclk_active = "/soc/pinctrl@03400000/tert_mi2s_mclk/tert_mi2s_mclk_active";
		tert_mi2s_mclk_sleep = "/soc/pinctrl@03400000/tert_mi2s_mclk/tert_mi2s_mclk_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@03400000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@03400000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@03400000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@03400000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_sleep = "/soc/pinctrl@03400000/tert_mi2s/tert_mi2s_sleep";
		thermal_zones = "/soc/thermal-zones";
		titan_top_gdsc = "/soc/qcom,gdsc@0xad0b134";
		tlmm = "/soc/pinctrl@03400000";
		tmc_etf = "/soc/tmc@6047000";
		tmc_etf_in_funnel_merg = "/soc/tmc@6047000/ports/port@1/endpoint";
		tmc_etf_out_replicator = "/soc/tmc@6047000/ports/port@0/endpoint";
		tmc_etf_swao = "/soc/tmc@6b09000";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b09000/ports/port@1/endpoint";
		tmc_etf_swao_out_replicator = "/soc/tmc@6b09000/ports/port@0/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator = "/soc/tmc@6048000/port/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_apss = "/soc/tpda@7862000";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7862000/ports/port@1/endpoint";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7862000/ports/port@0/endpoint";
		tpda_in_funnel_ddr_0 = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda_in_funnel_dl_mm = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda_in_funnel_lpass = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda_in_funnel_turing = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda_in_tpdm_center = "/soc/tpda@6004000/ports/port@1/endpoint";
		tpda_in_tpdm_north = "/soc/tpda@6004000/ports/port@9/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/ports/port@10/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda_llm_gold = "/soc/tpda@78d0000";
		tpda_llm_gold_in_tpdm_llm_gold = "/soc/tpda@78d0000/ports/port@1/endpoint";
		tpda_llm_gold_out_funnel_apss_merg = "/soc/tpda@78d0000/ports/port@0/endpoint";
		tpda_llm_silver = "/soc/tpda@78c0000";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@78c0000/ports/port@1/endpoint";
		tpda_llm_silver_out_funnel_apss_merg = "/soc/tpda@78c0000/ports/port@0/endpoint";
		tpda_modem = "/soc/tpda@6831000";
		tpda_modem_in_tpdm_modem = "/soc/tpda@6831000/ports/port@1/endpoint";
		tpda_modem_out_funnel_modem = "/soc/tpda@6831000/ports/port@0/endpoint";
		tpda_olc = "/soc/tpda@7832000";
		tpda_olc_in_tpdm_olc = "/soc/tpda@7832000/ports/port@1/endpoint";
		tpda_olc_out_funnel_apss_merg = "/soc/tpda@7832000/ports/port@0/endpoint";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda_spss = "/soc/tpda@6882000";
		tpda_spss_in_tpdm_spss = "/soc/tpda@6882000/ports/port@1/endpoint";
		tpda_spss_out_funnel_spss = "/soc/tpda@6882000/ports/port@0/endpoint";
		tpda_swao = "/soc/tpda@6b01000";
		tpda_swao_in_tpdm_swao0 = "/soc/tpda@6b01000/ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b01000/ports/port@2/endpoint";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b01000/ports/port@0/endpoint";
		tpdm_apss = "/soc/tpdm@7860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7860000/port/endpoint";
		tpdm_center = "/soc/tpdm@6c28000";
		tpdm_center_out_tpda = "/soc/tpdm@6c28000/port/endpoint";
		tpdm_ddr = "/soc/tpdm@69e0000";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@69e0000/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_llm_gold = "/soc/tpdm@78b0000/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@78a0000/port/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/port/endpoint";
		tpdm_mm = "/soc/tpdm@6c08000";
		tpdm_mm_out_funnel_dl_mm = "/soc/tpdm@6c08000/port/endpoint";
		tpdm_modem = "/soc/tpdm@6830000";
		tpdm_modem_out_tpda_modem = "/soc/tpdm@6830000/port/endpoint";
		tpdm_north = "/soc/tpdm@6a24000";
		tpdm_north_out_tpda = "/soc/tpdm@6a24000/port/endpoint";
		tpdm_olc = "/soc/tpdm@7830000";
		tpdm_olc_out_tpda_olc = "/soc/tpdm@7830000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/port/endpoint";
		tpdm_prng = "/soc/tpdm@684c000";
		tpdm_prng_out_tpda = "/soc/tpdm@684c000/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda = "/soc/tpdm@69d0000/port/endpoint";
		tpdm_spss = "/soc/tpdm@6880000";
		tpdm_spss_out_tpda_spss = "/soc/tpdm@6880000/port/endpoint";
		tpdm_swao0 = "/soc/tpdm@6b02000";
		tpdm_swao0_out_tpda_swao = "/soc/tpdm@6b02000/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b03000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b03000/port/endpoint";
		tpdm_turing = "/soc/tpdm@6860000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6860000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/port/endpoint";
		trigout_a = "/soc/pinctrl@03400000/trigout_a";
		ts_active = "/soc/pinctrl@03400000/ts_mux/ts_active";
		ts_int_active = "/soc/pinctrl@03400000/pmx_ts_int_active/ts_int_active";
		ts_int_suspend = "/soc/pinctrl@03400000/ts_mux/ts_int_suspend";
		ts_int_suspend1 = "/soc/pinctrl@03400000/pmx_ts_int_suspend/ts_int_suspend1";
		ts_release = "/soc/pinctrl@03400000/pmx_ts_release/ts_release";
		ts_reset_active = "/soc/pinctrl@03400000/pmx_ts_reset_active/ts_reset_active";
		ts_reset_suspend = "/soc/pinctrl@03400000/ts_mux/ts_reset_suspend";
		ts_reset_suspend1 = "/soc/pinctrl@03400000/pmx_ts_reset_suspend/ts_reset_suspend1";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		tsif0_signals_active = "/soc/pinctrl@03400000/tsif0_signals_active";
		tsif0_sync_active = "/soc/pinctrl@03400000/tsif0_sync_active";
		tsif1_signals_active = "/soc/pinctrl@03400000/tsif1_signals_active";
		tsif1_sync_active = "/soc/pinctrl@03400000/tsif1_sync_active";
		tspp = "/soc/msm_tspp@0x8880000";
		turing_etm0_out_funnel_turing_1 = "/soc/turing_etm0/port/endpoint";
		ufs_card_gdsc = "/soc/qcom,gdsc@0x175004";
		ufs_dev_reset_assert = "/soc/pinctrl@03400000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@03400000/ufs_dev_reset_deassert";
		ufs_ice = "/soc/ufsice@1d90000";
		ufs_phy_gdsc = "/soc/qcom,gdsc@0x177004";
		ufshc_mem = "/soc/ufshc@1d84000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		usb0 = "/soc/ssusb@a600000";
		usb1 = "/soc/ssusb@a800000";
		usb30_prim_gdsc = "/soc/qcom,gdsc@0x10f004";
		usb30_sec_gdsc = "/soc/qcom,gdsc@0x110004";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		usb_qmp_phy = "/soc/ssphy@88eb000";
		vcodec0_gdsc = "/soc/qcom,gdsc@0xab00874";
		vcodec1_gdsc = "/soc/qcom,gdsc@0xab008b4";
		vendor = "/vendor";
		venus_gdsc = "/soc/qcom,gdsc@0xab00814";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		wcd_gnd_mic_swap_active = "/soc/pinctrl@03400000/wcd_gnd_mic_swap/wcd_gnd_mic_swap_active";
		wcd_gnd_mic_swap_idle = "/soc/pinctrl@03400000/wcd_gnd_mic_swap/wcd_gnd_mic_swap_idle";
		wcd_intr_default = "/soc/pinctrl@03400000/wcd9xxx_intr/wcd_intr_default";
		wcd_usbc_analog_en1_active = "/soc/pinctrl@03400000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_active";
		wcd_usbc_analog_en1_idle = "/soc/pinctrl@03400000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_idle";
		wcd_usbc_analog_en2_active = "/soc/pinctrl@03400000/wcd_usbc_analog_en2/wcd_usbc_ana_en2_active";
		wcd_usbc_analog_en2_idle = "/soc/pinctrl@03400000/wcd_usbc_analog_en2/wcd_usbc_ana_en2_idle";
		wdog = "/soc/qcom,wdt@17980000";
		wil6210 = "/soc/qcom,cpucc@0x17d41000/qcom,wil6210";
		wlan_fw_region = "/reserved-memory/wlan_fw_region@0x8df00000";
		wlan_trip = "/soc/thermal-zones/wlan-lowf/trips/wlan-trip";
		xbl_region = "/reserved-memory/xbl_region@85e00000";
	};

	aliases {
		hsuart0 = "/soc/qcom,qup_uart@0x898000";
		i2c0 = "/soc/i2c@a88000";
		i2c1 = "/soc/i2c@88c000";
		pci-domain0 = "/soc/qcom,pcie@0x1c00000";
		pci-domain1 = "/soc/qcom,pcie@0x1c08000";
		sdhc2 = "/soc/sdhci@8804000";
		serial0 = "/soc/qcom,qup_uart@0xa84000";
		spi0 = "/soc/spi@a80000";
		ufshc1 = "/soc/ufshc@1d84000";
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1";
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				core2 {
					cpu = <0x13>;
				};

				core3 {
					cpu = <0x14>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x15>;
				};

				core1 {
					cpu = <0x16>;
				};

				core2 {
					cpu = <0x17>;
				};

				core3 {
					cpu = <0x18>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x2>;
			cache-size = <0x8000>;
			compatible = "arm,armv8";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			efficiency = <0x400>;
			enable-method = "psci";
			next-level-cache = <0x3>;
			phandle = <0x11>;
			qcom,lmh-dcvs = <0x2>;
			reg = <0x0 0x0>;
			sched-energy-costs = <0x4 0x5>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xc8>;
				qcom,dump-size = <0xa000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xc0>;
				qcom,dump-size = <0x12000>;
			};

			l1-tlb {
				phandle = <0xd4>;
				qcom,dump-size = <0x6000>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x20000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x3>;

				l3-cache {
					cache-level = <0x3>;
					cache-size = <0x200000>;
					compatible = "arm,arch-cache";
					phandle = <0x6>;
				};
			};
		};

		cpu@100 {
			#cooling-cells = <0x2>;
			cache-size = <0x8000>;
			compatible = "arm,armv8";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			efficiency = <0x400>;
			enable-method = "psci";
			next-level-cache = <0x7>;
			phandle = <0x12>;
			qcom,lmh-dcvs = <0x2>;
			reg = <0x0 0x100>;
			sched-energy-costs = <0x4 0x5>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xc9>;
				qcom,dump-size = <0xa000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xc1>;
				qcom,dump-size = <0x12000>;
			};

			l1-tlb {
				phandle = <0xd5>;
				qcom,dump-size = <0x6000>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x20000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x7>;
			};
		};

		cpu@200 {
			#cooling-cells = <0x2>;
			cache-size = <0x8000>;
			compatible = "arm,armv8";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			efficiency = <0x400>;
			enable-method = "psci";
			next-level-cache = <0x8>;
			phandle = <0x13>;
			qcom,lmh-dcvs = <0x2>;
			reg = <0x0 0x200>;
			sched-energy-costs = <0x4 0x5>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xca>;
				qcom,dump-size = <0xa000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xc2>;
				qcom,dump-size = <0x12000>;
			};

			l1-tlb {
				phandle = <0xd6>;
				qcom,dump-size = <0x6000>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x20000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x8>;
			};
		};

		cpu@300 {
			#cooling-cells = <0x2>;
			cache-size = <0x8000>;
			compatible = "arm,armv8";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			efficiency = <0x400>;
			enable-method = "psci";
			next-level-cache = <0x9>;
			phandle = <0x14>;
			qcom,lmh-dcvs = <0x2>;
			reg = <0x0 0x300>;
			sched-energy-costs = <0x4 0x5>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xcb>;
				qcom,dump-size = <0xa000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xc3>;
				qcom,dump-size = <0x12000>;
			};

			l1-tlb {
				phandle = <0xd7>;
				qcom,dump-size = <0x6000>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x20000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x9>;
			};
		};

		cpu@400 {
			#cooling-cells = <0x2>;
			cache-size = <0x20000>;
			compatible = "arm,armv8";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			efficiency = <0x6cc>;
			enable-method = "psci";
			next-level-cache = <0xb>;
			phandle = <0x15>;
			qcom,lmh-dcvs = <0xa>;
			reg = <0x0 0x400>;
			sched-energy-costs = <0xc 0xd>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xcc>;
				qcom,dump-size = <0x14000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xc4>;
				qcom,dump-size = <0x24000>;
			};

			l1-tlb {
				phandle = <0xd8>;
				qcom,dump-size = <0x6800>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x40000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0xb>;
			};
		};

		cpu@500 {
			#cooling-cells = <0x2>;
			cache-size = <0x20000>;
			compatible = "arm,armv8";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			efficiency = <0x6cc>;
			enable-method = "psci";
			next-level-cache = <0xe>;
			phandle = <0x16>;
			qcom,lmh-dcvs = <0xa>;
			reg = <0x0 0x500>;
			sched-energy-costs = <0xc 0xd>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xcd>;
				qcom,dump-size = <0x14000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xc5>;
				qcom,dump-size = <0x24000>;
			};

			l1-tlb {
				phandle = <0xd9>;
				qcom,dump-size = <0x6800>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x40000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0xe>;
			};
		};

		cpu@600 {
			#cooling-cells = <0x2>;
			cache-size = <0x20000>;
			compatible = "arm,armv8";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			efficiency = <0x6cc>;
			enable-method = "psci";
			next-level-cache = <0xf>;
			phandle = <0x17>;
			qcom,lmh-dcvs = <0xa>;
			reg = <0x0 0x600>;
			sched-energy-costs = <0xc 0xd>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xce>;
				qcom,dump-size = <0x14000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xc6>;
				qcom,dump-size = <0x24000>;
			};

			l1-tlb {
				phandle = <0xda>;
				qcom,dump-size = <0x6800>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x40000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0xf>;
			};
		};

		cpu@700 {
			#cooling-cells = <0x2>;
			cache-size = <0x20000>;
			compatible = "arm,armv8";
			cpu-release-addr = <0x0 0x90000000>;
			device_type = "cpu";
			efficiency = <0x6cc>;
			enable-method = "psci";
			next-level-cache = <0x10>;
			phandle = <0x18>;
			qcom,lmh-dcvs = <0xa>;
			reg = <0x0 0x700>;
			sched-energy-costs = <0xc 0xd>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0xcf>;
				qcom,dump-size = <0x14000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0xc7>;
				qcom,dump-size = <0x24000>;
			};

			l1-tlb {
				phandle = <0xdb>;
				qcom,dump-size = <0x6800>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x40000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x10>;
			};
		};
	};

	energy-costs {
		compatible = "sched-energy";
		phandle = <0x4c3>;

		cluster-cost0 {
			busy-cost-data = <0x493e0 0x3 0x67200 0x4 0x79e00 0x4 0x8ca00 0x4 0x9f600 0x5 0xb6d00 0x5 0xc9900 0x6 0xdc500 0x7 0xef100 0x7 0x101d00 0x8 0x114900 0x9 0x127500 0x9 0x13a100 0xa 0x14cd00 0xb 0x15f900 0xc 0x172500 0xd 0x185100 0xf 0x193200 0x11 0x197d00 0x13 0x1a1300 0x15 0x1aa900 0x17>;
			idle-cost-data = <0x4 0x3 0x2 0x1>;
			phandle = <0x5>;
		};

		cluster-cost1 {
			busy-cost-data = <0x493e0 0x18 0x67200 0x18 0x79e00 0x19 0x8ca00 0x19 0x9f600 0x1a 0xb2200 0x1b 0xc4e00 0x1c 0xd7a00 0x1d 0xea600 0x1e 0xfd200 0x20 0x10fe00 0x22 0x122a00 0x25 0x135600 0x28 0x148200 0x2d 0x15ae00 0x32 0x16da00 0x39 0x180600 0x40 0x193200 0x4a 0x1a5e00 0x54 0x1b8a00 0x60 0x1cb600 0x6a 0x1de200 0x71 0x1f0d38 0x78 0x1febe0 0x7d 0x203a00 0x7f 0x21b100 0x82>;
			idle-cost-data = <0x4 0x3 0x2 0x1>;
			phandle = <0xd>;
		};

		core-cost0 {
			busy-cost-data = <0x493e0 0x1f 0x67200 0x26 0x79e00 0x2a 0x8ca00 0x2e 0x9f600 0x33 0xb6d00 0x3a 0xc9900 0x40 0xdc500 0x46 0xef100 0x4c 0x101d00 0x53 0x114900 0x5a 0x127500 0x61 0x13a100 0x69 0x14cd00 0x72 0x15f900 0x7c 0x172500 0x88 0x185100 0x98 0x193200 0xa7 0x197d00 0xad 0x1a1300 0xba 0x1aa900 0xc9>;
			idle-cost-data = <0x16 0x12 0xe 0xc>;
			phandle = <0x4>;
		};

		core-cost1 {
			busy-cost-data = <0x493e0 0x102 0x67200 0x104 0x79e00 0x105 0x8ca00 0x107 0x9f600 0x10b 0xb2200 0x110 0xc4e00 0x118 0xd7a00 0x123 0xea600 0x131 0xfd200 0x144 0x10fe00 0x15c 0x122a00 0x17a 0x135600 0x19f 0x148200 0x1cc 0x15ae00 0x201 0x16da00 0x240 0x180600 0x289 0x193200 0x2dc 0x1a5e00 0x338 0x1b8a00 0x39b 0x1cb600 0x403 0x1de200 0x46b 0x1f0d38 0x4cc 0x1febe0 0x50a 0x203a00 0x51c 0x21b100 0x553>;
			idle-cost-data = <0x64 0x50 0x3c 0x28>;
			phandle = <0xc>;
		};
	};

	firmware {
		phandle = <0x4c5>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					fsmgr_flags = "wait,slotselect,avb";
					mnt_flags = "ro,barrier=1,discard";
					status = "ok";
					type = "ext4";
				};
			};

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
			};
		};
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	regulator-pm8998-s4 {
		compatible = "qcom,stub-regulator";
		phandle = <0x4cf>;
		qcom,hpm-min-load = <0x186a0>;
		regulator-max-microvolt = <0x1b7740>;
		regulator-min-microvolt = <0x1b7740>;
		regulator-name = "pm8998_s4";
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		adsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xbd>;
			reusable;
			size = <0x0 0x1000000>;
		};

		adsp_region@0x8c500000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xb0>;
			reg = <0x0 0x8c500000 0x0 0x1a00000>;
		};

		bootloader_log_mem@0x9FFF7000 {
			label = "bootloader_log_mem";
			phandle = <0x2b3>;
			reg = <0x0 0x9fff7000 0x0 0x100000>;
		};

		camera_region@0x8bf00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1be>;
			reg = <0x0 0x8bf00000 0x0 0x500000>;
		};

		cdsp_region@0x95d00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xba>;
			reg = <0x0 0x95d00000 0x0 0x900000>;
		};

		cont_splash_region@9d400000 {
			label = "cont_splash_region";
			phandle = <0x4cb>;
			reg = <0x0 0x9d400000 0x0 0x2400000>;
		};

		gpu_region@0x8c415000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x2a6>;
			reg = <0x0 0x8c415000 0x0 0x2000>;
		};

		hyp_region@85700000 {
			no-map;
			phandle = <0x4c6>;
			reg = <0x0 0x85700000 0x0 0x600000>;
		};

		ipa_gsi_region@0x8c410000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x4c9>;
			reg = <0x0 0x8c410000 0x0 0x5000>;
		};

		ips_fw_region@0x8c400000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xe7>;
			reg = <0x0 0x8c400000 0x0 0x10000>;
		};

		linux,cma {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			reusable;
			size = <0x0 0x2000000>;
		};

		mba_region@0x96600000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xaf>;
			reg = <0x0 0x96600000 0x0 0x200000>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			phandle = <0x119>;
			reusable;
			size = <0x0 0x2400000>;
		};

		modem_region@0x8e000000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xac>;
			reg = <0x0 0x8e000000 0x0 0x7800000>;
		};

		mtp_mem@ac700000 {
			label = "mtp_mem";
			phandle = <0x4ce>;
			reg = <0x0 0xac700000 0x0 0xb00000>;
		};

		param_mem@ac200000 {
			label = "param_mem";
			phandle = <0x4cc>;
			reg = <0x0 0xac200000 0x0 0x100000>;
		};

		pil_spss_region@0x97c00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xb9>;
			reg = <0x0 0x97c00000 0x0 0x100000>;
		};

		qseecom_region@0x8ab00000 {
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x1aa>;
			reg = <0x0 0x8ab00000 0x0 0x1400000>;
		};

		qseecom_ta_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x1ab>;
			reusable;
			size = <0x0 0x1000000>;
		};

		ramoops@0xAC300000 {
			compatible = "ramoops";
			console-size = <0x40000>;
			devinfo-size = <0x1000>;
			ecc-size = <0x0>;
			ftrace-size = <0x40000>;
			phandle = <0x4cd>;
			pmsg-size = <0x200000>;
			record-size = <0x40000>;
			reg = <0x0 0xac300000 0x0 0x400000>;
		};

		removed_region@85fc0000 {
			no-map;
			phandle = <0x4c8>;
			reg = <0x0 0x85fc0000 0x0 0x4b40000>;
		};

		secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x1ad>;
			reusable;
			size = <0x0 0x5c00000>;
		};

		secure_sp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x1ac>;
			reusable;
			size = <0x0 0x800000>;
		};

		slpi_region@0x96800000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xb5>;
			reg = <0x0 0x96800000 0x0 0x1400000>;
		};

		video_region@0x95800000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xbf>;
			reg = <0x0 0x95800000 0x0 0x500000>;
		};

		wlan_fw_region@0x8df00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x4ca>;
			reg = <0x0 0x8df00000 0x0 0x100000>;
		};

		xbl_region@85e00000 {
			no-map;
			phandle = <0x4c7>;
			reg = <0x0 0x85e00000 0x0 0x100000>;
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x2b4>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			mbox-names = "apps_rsc", "disp_rsc";
			mboxes = <0x89 0x0 0x29 0x0>;
			phandle = <0x3ba>;
			reg = <0x16e0000 0x40000 0x1700000 0x40000 0x1500000 0x40000 0x14e0000 0x40000 0x17900000 0x40000 0x1380000 0x40000 0x1380000 0x40000 0x1740000 0x40000 0x1620000 0x40000 0x1620000 0x40000 0x1620000 0x40000>;
			reg-names = "aggre1_noc-base", "aggre2_noc-base", "config_noc-base", "dc_noc-base", "gladiator_noc-base", "mc_virt-base", "mem_noc-base", "mmss_noc-base", "system_noc-base", "ipa_virt-base", "camnoc_virt-base";

			bcm-acv {
				cell-id = <0x1b7d>;
				label = "ACV";
				phandle = <0x242>;
				qcom,bcm-dev;
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x1c4>;
			};

			bcm-alc {
				cell-id = <0x1b7e>;
				label = "ALC";
				phandle = <0x22a>;
				qcom,bcm-dev;
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x1c4>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				phandle = <0x1ce>;
				qcom,bcm-dev;
				qcom,bcm-name = "CE0";
				qcom,rscs = <0x1c4>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				phandle = <0x1d5>;
				qcom,bcm-dev;
				qcom,bcm-name = "CN0";
				qcom,rscs = <0x1c4>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				phandle = <0x240>;
				qcom,bcm-dev;
				qcom,bcm-name = "IP0";
				qcom,rscs = <0x1c4>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				phandle = <0x241>;
				qcom,bcm-dev;
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x1c4>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				phandle = <0x257>;
				qcom,bcm-dev;
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x1c5>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				phandle = <0x24b>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x1c4>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				phandle = <0x25d>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x1c5>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				phandle = <0x1d2>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x1c4>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				phandle = <0x231>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x1c5>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				phandle = <0x249>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x1c4>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				phandle = <0x25b>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x1c5>;
			};

			bcm-mm3 {
				cell-id = <0x1b66>;
				label = "MM3";
				phandle = <0x217>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM3";
				qcom,rscs = <0x1c4>;
			};

			bcm-mm3_display {
				cell-id = <0x697d>;
				label = "MM3_DISPLAY";
				phandle = <0x233>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM3";
				qcom,rscs = <0x1c5>;
			};

			bcm-qup0 {
				cell-id = <0x1b7f>;
				label = "QUP0";
				phandle = <0x1c9>;
				qcom,bcm-dev;
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0x1c4>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				phandle = <0x245>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x1c4>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				phandle = <0x259>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x1c5>;
			};

			bcm-sh1 {
				cell-id = <0x1b5c>;
				label = "SH1";
				phandle = <0x243>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH1";
				qcom,rscs = <0x1c4>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				phandle = <0x247>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH2";
				qcom,rscs = <0x1c4>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				phandle = <0x20f>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH3";
				qcom,rscs = <0x1c4>;
			};

			bcm-sh4 {
				cell-id = <0x1b5f>;
				label = "SH4";
				phandle = <0x3bb>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH4";
				qcom,rscs = <0x1c4>;
			};

			bcm-sh5 {
				cell-id = <0x1b60>;
				label = "SH5";
				phandle = <0x212>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH5";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				phandle = <0x252>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN0";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				phandle = <0x253>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN1";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn11 {
				cell-id = <0x1b75>;
				label = "SN11";
				phandle = <0x224>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN11";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn12 {
				cell-id = <0x1b76>;
				label = "SN12";
				phandle = <0x225>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN12";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn14 {
				cell-id = <0x1b78>;
				label = "SN14";
				phandle = <0x227>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN14";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn15 {
				cell-id = <0x1b79>;
				label = "SN15";
				phandle = <0x226>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN15";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				phandle = <0x250>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN2";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				phandle = <0x24e>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN3";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				phandle = <0x229>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN4";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn5 {
				cell-id = <0x1b6f>;
				label = "SN5";
				phandle = <0x256>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN5";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn6 {
				cell-id = <0x1b70>;
				label = "SN6";
				phandle = <0x24c>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN6";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn7 {
				cell-id = <0x1b71>;
				label = "SN7";
				phandle = <0x254>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN7";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn8 {
				cell-id = <0x1b72>;
				label = "SN8";
				phandle = <0x255>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN8";
				qcom,rscs = <0x1c4>;
			};

			bcm-sn9 {
				cell-id = <0x1b73>;
				label = "SN9";
				phandle = <0x220>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN9";
				qcom,rscs = <0x1c4>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				clocks;
				label = "fab-aggre1_noc";
				phandle = <0x1c7>;
				qcom,base-name = "aggre1_noc-base";
				qcom,base-offset = <0x4000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			fab-aggre2_noc {
				cell-id = <0x1803>;
				clocks;
				label = "fab-aggre2_noc";
				phandle = <0x1cc>;
				qcom,base-name = "aggre2_noc-base";
				qcom,base-offset = <0x4000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			fab-camnoc_virt {
				cell-id = <0x180a>;
				clocks;
				label = "fab-camnoc_virt";
				phandle = <0x1d1>;
				qcom,base-name = "camnoc_virt-base";
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				clocks;
				label = "fab-config_noc";
				phandle = <0x1d4>;
				qcom,base-name = "config_noc-base";
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				clocks;
				label = "fab-dc_noc";
				phandle = <0x202>;
				qcom,base-name = "dc_noc-base";
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-gladiator_noc {
				cell-id = <0x1804>;
				clocks;
				label = "fab-gladiator_noc";
				phandle = <0x206>;
				qcom,base-name = "gladiator_noc-base";
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				clocks;
				label = "fab-ipa_virt";
				phandle = <0x208>;
				qcom,base-name = "ipa_virt-base";
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				clocks;
				label = "fab-mc_virt";
				phandle = <0x20a>;
				qcom,base-name = "mc_virt-base";
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				clocks;
				label = "fab-mc_virt_display";
				phandle = <0x22c>;
				qcom,base-name = "mc_virt-base";
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-mem_noc {
				cell-id = <0x1808>;
				clocks;
				label = "fab-mem_noc";
				phandle = <0x20e>;
				qcom,base-name = "mem_noc-base";
				qcom,base-offset = <0x10000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			fab-mem_noc_display {
				cell-id = <0x6591>;
				clocks;
				label = "fab-mem_noc_display";
				phandle = <0x22e>;
				qcom,base-name = "mem_noc-base";
				qcom,base-offset = <0x10000>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				clocks;
				label = "fab-mmss_noc";
				phandle = <0x214>;
				qcom,base-name = "mmss_noc-base";
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				clocks;
				label = "fab-mmss_noc_display";
				phandle = <0x230>;
				qcom,base-name = "mmss_noc-base";
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-system_noc {
				cell-id = <0x400>;
				clocks;
				label = "fab-system_noc";
				phandle = <0x219>;
				qcom,base-name = "system_noc-base";
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			mas-acm-l3 {
				cell-id = <0x1>;
				label = "mas-acm-l3";
				phandle = <0x3cf>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x206>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x203 0x204 0x205>;
			};

			mas-acm-tcu {
				cell-id = <0x68>;
				label = "mas-acm-tcu";
				phandle = <0x3d2>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x20f>;
				qcom,bus-dev = <0x20e>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x20b 0x20c 0x20d>;
				qcom,prio = <0x7>;
				qcom,qport = <0x0>;
			};

			mas-alc {
				cell-id = <0x90>;
				label = "mas-alc";
				phandle = <0x3df>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x22a>;
				qcom,bus-dev = <0x20a>;
				qcom,buswidth = <0x1>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				phandle = <0x3d1>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x208>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x207>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				phandle = <0x244>;
				qcom,agg-ports = <0x4>;
				qcom,bus-dev = <0x20a>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x209>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				phandle = <0x258>;
				qcom,agg-ports = <0x4>;
				qcom,bus-dev = <0x22c>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x22b>;
			};

			mas-pm-gnoc-cfg {
				cell-id = <0x7f>;
				label = "mas-pm-gnoc-cfg";
				phandle = <0x3d0>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x206>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x203>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				phandle = <0x237>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c7>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x1c6>;
			};

			mas-qhm-a2noc-cfg {
				cell-id = <0x7c>;
				label = "mas-qhm-a2noc-cfg";
				phandle = <0x238>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1cc>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x1cb>;
			};

			mas-qhm-cnoc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc";
				phandle = <0x239>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x202>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x200 0x201>;
			};

			mas-qhm-memnoc-cfg {
				cell-id = <0x82>;
				label = "mas-qhm-memnoc-cfg";
				phandle = <0x23d>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x20e>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x210 0x211>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				phandle = <0x23a>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x214>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x213>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				phandle = <0x3c3>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1cc>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x1cd>;
			};

			mas-qhm-qup1 {
				cell-id = <0x56>;
				label = "mas-qhm-qup1";
				phandle = <0x3bc>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1c9>;
				qcom,bus-dev = <0x1c7>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x1c8>;
			};

			mas-qhm-qup2 {
				cell-id = <0x54>;
				label = "mas-qhm-qup2";
				phandle = <0x3c4>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1c9>;
				qcom,bus-dev = <0x1cc>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x1cd>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				phandle = <0x23b>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x218>;
			};

			mas-qhm-spdm {
				cell-id = <0x24>;
				label = "mas-qhm-spdm";
				phandle = <0x3ce>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x1d3>;
			};

			mas-qhm-tsif {
				cell-id = <0x52>;
				label = "mas-qhm-tsif";
				phandle = <0x3bd>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c7>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x1c8>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				phandle = <0x234>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x220>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x21a 0x21b 0x21c 0x21d 0x21e 0x21f>;
			};

			mas-qnm-aggre2-noc {
				cell-id = <0x2750>;
				label = "mas-qnm-aggre2-noc";
				phandle = <0x236>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x224>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x21a 0x21b 0x221 0x21c 0x21d 0x21e 0x222 0x223 0x21f>;
			};

			mas-qnm-apps {
				cell-id = <0x83>;
				label = "mas-qnm-apps";
				phandle = <0x23f>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bcms = <0x212>;
				qcom,bus-dev = <0x20e>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x20c>;
				qcom,prio = <0x0>;
				qcom,qport = <0x2 0x3>;
			};

			mas-qnm-cnoc {
				cell-id = <0x76>;
				label = "mas-qnm-cnoc";
				phandle = <0x23c>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1cc>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x1cd>;
				qcom,prio = <0x1>;
				qcom,qport = <0x0>;
			};

			mas-qnm-gladiator-sodv {
				cell-id = <0x8b>;
				label = "mas-qnm-gladiator-sodv";
				phandle = <0x23e>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x225>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x21a 0x221 0x21c 0x21d 0x21e 0x222 0x223 0x21f>;
			};

			mas-qnm-memnoc {
				cell-id = <0x8e>;
				label = "mas-qnm-memnoc";
				phandle = <0x246>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x226>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x21c 0x21d 0x21a 0x21e 0x21f>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				phandle = <0x24a>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0x20e>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x20b 0x20c>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x4 0x5>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				phandle = <0x25c>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x22e>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x22d>;
				qcom,qport = <0x4 0x5>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				phandle = <0x248>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x20e>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x20b 0x20c 0x20d>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x7>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				phandle = <0x25a>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x22e>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x22d>;
				qcom,qport = <0x7>;
			};

			mas-qnm-pcie-anoc {
				cell-id = <0x8c>;
				label = "mas-qnm-pcie-anoc";
				phandle = <0x235>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x227>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x21c 0x21d 0x21e 0x21b 0x21f>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				phandle = <0x24d>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x1d6 0x1d7 0x1d8 0x1d9 0x1da 0x1db 0x1dc 0x1dd 0x1de 0x1df 0x1e0 0x1e1 0x1e2 0x1e3 0x1e4 0x1e5 0x1e6 0x1e7 0x1e8 0x1e9 0x1ea 0x1eb 0x1ec 0x1ed 0x1ee 0x1ef 0x1f0 0x1f1 0x1f2 0x1f3 0x1f4 0x1f5 0x1f6 0x1f7 0x1f8 0x1f9 0x1fa 0x1fb 0x1fc 0x1fd 0x1fe 0x1ff>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				phandle = <0x24f>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x20e>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x20c>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x8>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				phandle = <0x251>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x20e>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x20b 0x20c>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x9>;
			};

			mas-qxm-camnoc-hf0 {
				cell-id = <0x88>;
				label = "mas-qxm-camnoc-hf0";
				phandle = <0x3d4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x1d2>;
				qcom,bus-dev = <0x214>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x215>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x1>;
			};

			mas-qxm-camnoc-hf0-uncomp {
				cell-id = <0x92>;
				label = "mas-qxm-camnoc-hf0-uncomp";
				phandle = <0x3cb>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d2>;
				qcom,bus-dev = <0x1d1>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x1d0>;
			};

			mas-qxm-camnoc-hf1 {
				cell-id = <0x91>;
				label = "mas-qxm-camnoc-hf1";
				phandle = <0x3d5>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x1d2>;
				qcom,bus-dev = <0x214>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x215>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x2>;
			};

			mas-qxm-camnoc-hf1-uncomp {
				cell-id = <0x93>;
				label = "mas-qxm-camnoc-hf1-uncomp";
				phandle = <0x3cc>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d2>;
				qcom,bus-dev = <0x1d1>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x1d0>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				phandle = <0x3d6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x217>;
				qcom,bus-dev = <0x214>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x216>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x0>;
			};

			mas-qxm-camnoc-sf-uncomp {
				cell-id = <0x94>;
				label = "mas-qxm-camnoc-sf-uncomp";
				phandle = <0x3cd>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d2>;
				qcom,bus-dev = <0x1d1>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x1d0>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				phandle = <0x3c5>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x1ce>;
				qcom,bus-dev = <0x1cc>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x1cd>;
				qcom,prio = <0x2>;
				qcom,qport = <0x1>;
			};

			mas-qxm-gpu {
				cell-id = <0x1a>;
				label = "mas-qxm-gpu";
				phandle = <0x3d3>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0x20e>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x20b 0x20c 0x20d>;
				qcom,prio = <0x0>;
				qcom,qport = <0xa 0xb>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				phandle = <0x3c6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1cc>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x1cd>;
				qcom,defer-init-qos;
				qcom,node-qos-bcms = <0x1b7b 0x0 0x1>;
				qcom,prio = <0x2>;
				qcom,qport = <0x2>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				phandle = <0x3d7>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x1d2>;
				qcom,bus-dev = <0x214>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x215>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x3>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				phandle = <0x3e0>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x231>;
				qcom,bus-dev = <0x230>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x22f>;
				qcom,qport = <0x3>;
			};

			mas-qxm-mdp1 {
				cell-id = <0x17>;
				label = "mas-qxm-mdp1";
				phandle = <0x3d8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x1d2>;
				qcom,bus-dev = <0x214>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x215>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x4>;
			};

			mas-qxm-mdp1_display {
				cell-id = <0x4e24>;
				label = "mas-qxm-mdp1_display";
				phandle = <0x3e1>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x231>;
				qcom,bus-dev = <0x230>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x22f>;
				qcom,qport = <0x4>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				phandle = <0x3dd>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x229>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x21c 0x228>;
				qcom,prio = <0x2>;
				qcom,qport = <0x3>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				phandle = <0x3d9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x217>;
				qcom,bus-dev = <0x214>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x216>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x5>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				phandle = <0x3e2>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x233>;
				qcom,bus-dev = <0x230>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x232>;
				qcom,qport = <0x5>;
			};

			mas-qxm-venus-arm9 {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-arm9";
				phandle = <0x3dc>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x217>;
				qcom,bus-dev = <0x214>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x216>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x8>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				phandle = <0x3da>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x217>;
				qcom,bus-dev = <0x214>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x216>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x6>;
			};

			mas-qxm-venus1 {
				cell-id = <0x40>;
				label = "mas-qxm-venus1";
				phandle = <0x3db>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x217>;
				qcom,bus-dev = <0x214>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x216>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x7>;
			};

			mas-xm-gic {
				cell-id = <0x95>;
				label = "mas-xm-gic";
				phandle = <0x3de>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x225>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x21c 0x228>;
				qcom,prio = <0x1>;
				qcom,qport = <0x0>;
			};

			mas-xm-pcie-0 {
				cell-id = <0x2d>;
				label = "mas-xm-pcie-0";
				phandle = <0x3c2>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1c7>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x1ca>;
				qcom,prio = <0x2>;
				qcom,qport = <0x5>;
			};

			mas-xm-pcie3-1 {
				cell-id = <0x64>;
				label = "mas-xm-pcie3-1";
				phandle = <0x3c7>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1cc>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x1cf>;
				qcom,prio = <0x2>;
				qcom,qport = <0x6>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				phandle = <0x3c8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1cc>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x1cd>;
				qcom,prio = <0x2>;
				qcom,qport = <0x7>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				phandle = <0x3be>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1c7>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x1c8>;
				qcom,prio = <0x1>;
				qcom,qport = <0x1>;
			};

			mas-xm-sdc4 {
				cell-id = <0x50>;
				label = "mas-xm-sdc4";
				phandle = <0x3bf>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1c7>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x1c8>;
				qcom,prio = <0x1>;
				qcom,qport = <0x2>;
			};

			mas-xm-ufs-card {
				cell-id = <0x7a>;
				label = "mas-xm-ufs-card";
				phandle = <0x3c0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1c7>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x1c8>;
				qcom,prio = <0x2>;
				qcom,qport = <0x3>;
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				phandle = <0x3c1>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1c7>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x1c8>;
				qcom,prio = <0x2>;
				qcom,qport = <0x4>;
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				phandle = <0x3c9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1cc>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x1cd>;
				qcom,prio = <0x2>;
				qcom,qport = <0xa>;

				qcom,node-qos-clks {
					clock-names = "clk-usb3-prim-axi-no-rate";
					clocks = <0x20 0x9>;
				};
			};

			mas-xm-usb3-1 {
				cell-id = <0x65>;
				label = "mas-xm-usb3-1";
				phandle = <0x3ca>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1cc>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x1cd>;
				qcom,prio = <0x2>;
				qcom,qport = <0xb>;

				qcom,node-qos-clks {
					clock-names = "clk-usb3-sec-axi-no-rate";
					clocks = <0x20 0xa>;
				};
			};

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				phandle = <0x1c4>;
				qcom,req_state = <0x2>;
				qcom,rsc-dev;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				phandle = <0x1c5>;
				qcom,req_state = <0x3>;
				qcom,rsc-dev;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				phandle = <0x209>;
				qcom,agg-ports = <0x4>;
				qcom,bcms = <0x241 0x242>;
				qcom,bus-dev = <0x20a>;
				qcom,buswidth = <0x4>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				phandle = <0x22b>;
				qcom,agg-ports = <0x4>;
				qcom,bcms = <0x257>;
				qcom,bus-dev = <0x22c>;
				qcom,buswidth = <0x4>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				phandle = <0x207>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x240>;
				qcom,bus-dev = <0x208>;
				qcom,buswidth = <0x8>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				phandle = <0x1f5>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x237>;
			};

			slv-qhs-a2-noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-qhs-a2-noc-cfg";
				phandle = <0x1e0>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x238>;
			};

			slv-qhs-aop {
				cell-id = <0x2eb>;
				label = "slv-qhs-aop";
				phandle = <0x1ed>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				phandle = <0x1f6>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				phandle = <0x21d>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x24c>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x8>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				phandle = <0x1d8>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				phandle = <0x1fe>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-compute-dsp-cfg {
				cell-id = <0x2ed>;
				label = "slv-qhs-compute-dsp-cfg";
				phandle = <0x1ec>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				phandle = <0x1f4>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				phandle = <0x1fb>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-dcc-cfg {
				cell-id = <0x2aa>;
				label = "slv-qhs-dcc-cfg";
				phandle = <0x1e4>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x239>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				phandle = <0x1e5>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				phandle = <0x1e2>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-glm {
				cell-id = <0x2d6>;
				label = "slv-qhs-glm";
				phandle = <0x1de>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				phandle = <0x1e9>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x8>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				phandle = <0x1ff>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				phandle = <0x1f3>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				phandle = <0x201>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x202>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				phandle = <0x211>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x20e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-memnoc {
				cell-id = <0x2f9>;
				label = "slv-qhs-memnoc";
				phandle = <0x200>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x202>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x23d>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				phandle = <0x1db>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x23a>;
			};

			slv-qhs-pcie-gen3-cfg {
				cell-id = <0x29c>;
				label = "slv-qhs-pcie-gen3-cfg";
				phandle = <0x1e7>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-pcie0-cfg {
				cell-id = <0x29b>;
				label = "slv-qhs-pcie0-cfg";
				phandle = <0x1e8>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-pdm {
				cell-id = <0x267>;
				label = "slv-qhs-pdm";
				phandle = <0x1df>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-phy-refgen-south {
				cell-id = <0x2f0>;
				label = "slv-qhs-phy-refgen-south";
				phandle = <0x1e6>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				phandle = <0x1fc>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				phandle = <0x1f7>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				phandle = <0x1e1>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qupv3-north {
				cell-id = <0x263>;
				label = "slv-qhs-qupv3-north";
				phandle = <0x1ee>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qupv3-south {
				cell-id = <0x265>;
				label = "slv-qhs-qupv3-south";
				phandle = <0x1f9>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				phandle = <0x1da>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-sdc4 {
				cell-id = <0x261>;
				label = "slv-qhs-sdc4";
				phandle = <0x1d9>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				phandle = <0x1dd>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x23b>;
			};

			slv-qhs-spdm {
				cell-id = <0x279>;
				label = "slv-qhs-spdm";
				phandle = <0x1fa>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-spss-cfg {
				cell-id = <0x2f1>;
				label = "slv-qhs-spss-cfg";
				phandle = <0x1d7>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				phandle = <0x1e3>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tlmm-north {
				cell-id = <0x2db>;
				label = "slv-qhs-tlmm-north";
				phandle = <0x1fd>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tlmm-south {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-south";
				phandle = <0x1d6>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tsif {
				cell-id = <0x23f>;
				label = "slv-qhs-tsif";
				phandle = <0x1eb>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ufs-card-cfg {
				cell-id = <0x2f4>;
				label = "slv-qhs-ufs-card-cfg";
				phandle = <0x1f1>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				phandle = <0x1dc>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-usb3-0 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3-0";
				phandle = <0x1ef>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-usb3-1 {
				cell-id = <0x2ef>;
				label = "slv-qhs-usb3-1";
				phandle = <0x1f2>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				phandle = <0x1ea>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				phandle = <0x1f8>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				phandle = <0x1c8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c7>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x234>;
			};

			slv-qns-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-qns-a2noc-snoc";
				phandle = <0x1cd>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1cc>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x236>;
			};

			slv-qns-apps-io {
				cell-id = <0x2fe>;
				label = "slv-qns-apps-io";
				phandle = <0x20b>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x243>;
				qcom,bus-dev = <0x20e>;
				qcom,buswidth = <0x20>;
			};

			slv-qns-camnoc-uncomp {
				cell-id = <0x30a>;
				label = "slv-qns-camnoc-uncomp";
				phandle = <0x1d0>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1d1>;
				qcom,buswidth = <0x20>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				phandle = <0x21e>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x24e>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x24d>;
			};

			slv-qns-cnoc-a2noc {
				cell-id = <0x2d5>;
				label = "slv-qns-cnoc-a2noc";
				phandle = <0x1d3>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x23c>;
			};

			slv-qns-gladiator-sodv {
				cell-id = <0x2d8>;
				label = "slv-qns-gladiator-sodv";
				phandle = <0x204>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x206>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x23e>;
			};

			slv-qns-gnoc-memnoc {
				cell-id = <0x2fb>;
				label = "slv-qns-gnoc-memnoc";
				phandle = <0x205>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x206>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x23f>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				phandle = <0x20c>;
				qcom,agg-ports = <0x4>;
				qcom,bcms = <0x245>;
				qcom,bus-dev = <0x20e>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x244>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				phandle = <0x22d>;
				qcom,agg-ports = <0x4>;
				qcom,bcms = <0x259>;
				qcom,bus-dev = <0x22e>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x258>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				phandle = <0x215>;
				qcom,agg-ports = <0x2>;
				qcom,bcms = <0x24b>;
				qcom,bus-dev = <0x214>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x24a>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				phandle = <0x22f>;
				qcom,agg-ports = <0x2>;
				qcom,bcms = <0x25d>;
				qcom,bus-dev = <0x230>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x25c>;
			};

			slv-qns-memnoc-gc {
				cell-id = <0x306>;
				label = "slv-qns-memnoc-gc";
				phandle = <0x228>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x250>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x24f>;
			};

			slv-qns-memnoc-sf {
				cell-id = <0x307>;
				label = "slv-qns-memnoc-sf";
				phandle = <0x21b>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x252>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x251>;
			};

			slv-qns-memnoc-snoc {
				cell-id = <0x308>;
				label = "slv-qns-memnoc-snoc";
				phandle = <0x20d>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x247>;
				qcom,bus-dev = <0x20e>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x246>;
			};

			slv-qns-pcie-a1noc-snoc {
				cell-id = <0x2754>;
				label = "slv-qns-pcie-a1noc-snoc";
				phandle = <0x1ca>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1c7>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x235>;
			};

			slv-qns-pcie-snoc {
				cell-id = <0x2e9>;
				label = "slv-qns-pcie-snoc";
				phandle = <0x1cf>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1cc>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x235>;
			};

			slv-qns2-mem-noc {
				cell-id = <0x304>;
				label = "slv-qns2-mem-noc";
				phandle = <0x216>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x249>;
				qcom,bus-dev = <0x214>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x248>;
			};

			slv-qns2-mem-noc_display {
				cell-id = <0x5022>;
				label = "slv-qns2-mem-noc_display";
				phandle = <0x232>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x25b>;
				qcom,bus-dev = <0x230>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x25a>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				phandle = <0x21c>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x253>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x8>;
			};

			slv-qxs-pcie {
				cell-id = <0x299>;
				label = "slv-qxs-pcie";
				phandle = <0x222>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x254>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x8>;
			};

			slv-qxs-pcie-gen3 {
				cell-id = <0x29a>;
				label = "slv-qxs-pcie-gen3";
				phandle = <0x221>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x255>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x8>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				phandle = <0x21a>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x8>;
			};

			slv-srvc-aggre1-noc {
				cell-id = <0x2e8>;
				label = "slv-srvc-aggre1-noc";
				phandle = <0x1c6>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x220>;
				qcom,bus-dev = <0x1c7>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				phandle = <0x1cb>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x224>;
				qcom,bus-dev = <0x1cc>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				phandle = <0x1f0>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1d5>;
				qcom,bus-dev = <0x1d4>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-gnoc {
				cell-id = <0x2fc>;
				label = "slv-srvc-gnoc";
				phandle = <0x203>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x206>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-memnoc {
				cell-id = <0x303>;
				label = "slv-srvc-memnoc";
				phandle = <0x210>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x20e>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				phandle = <0x213>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x214>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				phandle = <0x218>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x24c>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x4>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				phandle = <0x21f>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x256>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x4>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				phandle = <0x223>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x24c>;
				qcom,bus-dev = <0x219>;
				qcom,buswidth = <0x8>;
			};
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mbox-names = "aop";
			mboxes = <0x7f 0x0>;
		};

		apps-smmu@0x15000000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			compatible = "qcom,qsmmu-v500";
			interrupts = <0x0 0x41 0x4 0x0 0x60 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4>;
			phandle = <0x27>;
			qcom,actlr = <0x880 0x8 0x103 0x881 0x8 0x103 0xc80 0x8 0x103 0xc81 0x8 0x103 0x1090 0x0 0x103 0x1091 0x0 0x103 0x10a0 0x8 0x103 0x10b0 0x0 0x103 0x10a1 0x8 0x103 0x10a3 0x8 0x103 0x10a4 0x8 0x103 0x10b4 0x0 0x103 0x10a5 0x8 0x103>;
			qcom,disable-atos;
			qcom,mmu500-errata-1 = <0x800 0x3ff 0xc00 0x3ff>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x8b 0x273 0x0 0x0 0x8b 0x273 0x0 0x3e8>;
			qcom,no-asid-retention;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x15000000 0x80000 0x150c2000 0x20>;
			reg-names = "base", "tcu-base";

			adsp_tbu@0x150dd000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3ab>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x8b 0x273 0x0 0x0 0x8b 0x273 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x1800 0x400>;
				reg = <0x150dd000 0x1000 0x150c2230 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x1a7>;
			};

			anoc_1_pcie_tbu@0x150e1000 {
				clock-names = "gcc_aggre_noc_pcie_tbu_clk";
				clocks = <0x20 0x6>;
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3ac>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x8b 0x273 0x0 0x0 0x8b 0x273 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x1c00 0x400>;
				reg = <0x150e1000 0x1000 0x150c2238 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x1a8>;
			};

			anoc_1_tbu@0x150c5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3a5>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x8b 0x273 0x0 0x0 0x8b 0x273 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x150c5000 0x1000 0x150c2200 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x1a2>;
			};

			anoc_2_tbu@0x150c9000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3a6>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x8b 0x273 0x0 0x0 0x8b 0x273 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x150c9000 0x1000 0x150c2208 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x1a3>;
			};

			compute_dsp_tbu@0x150d9000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3aa>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x8b 0x273 0x0 0x0 0x8b 0x273 0x0 0x3e8>;
				qcom,stream-id-range = <0x1400 0x400>;
				reg = <0x150d9000 0x1000 0x150c2228 0x8>;
				reg-names = "base", "status-reg";
			};

			mnoc_hf_0_tbu@0x150cd000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3a7>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x800 0x400>;
				reg = <0x150cd000 0x1000 0x150c2210 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x1a4>;
			};

			mnoc_hf_1_tbu@0x150d1000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3a8>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mnoc_hf_1_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0xc00 0x400>;
				reg = <0x150d1000 0x1000 0x150c2218 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x1a5>;
			};

			mnoc_sf_0_tbu@0x150d5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3a9>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x0 0x0 0x89 0x304 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x1000 0x400>;
				reg = <0x150d5000 0x1000 0x150c2220 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0x1a6>;
			};
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			dma-coherent;
			iommus = <0x27 0x20 0x0>;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x27 0x20 0x0>;
		};

		arm,smmu-kgsl@5040000 {
			#global-interrupts = <0x2>;
			#iommu-cells = <0x1>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x8 0x6794 0x28 0x6800 0x6 0x6900 0x3ff 0x6924 0x204 0x6928 0x11000 0x6930 0x800 0x6960 0xffffffff 0x6b64 0x1a5551 0x6b68 0x9a82a382>;
			clock-names = "gcc_gpu_memnoc_gfx_clk";
			clocks = <0x20 0x29>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4 0x0 0x171 0x4 0x0 0x172 0x4 0x0 0x173 0x4>;
			phandle = <0x1a9>;
			qcom,disable-atos;
			qcom,dynamic;
			qcom,regulator-names = "vdd";
			qcom,use-3-lvl-tables;
			reg = <0x5040000 0x10000>;
			status = "ok";
			vdd-supply = <0x1a1>;
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			port {

				endpoint {
					phandle = <0x15a>;
					remote-endpoint = <0x188>;
				};
			};
		};

		bootloader_log {
			compatible = "bootloader_log";
			linux,contiguous-region = <0x2b3>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x5 0x4>;
			phandle = <0x30c>;
			qcom,irq-is-percpu;
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_d_cache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-node = <0xc8>;
			};

			qcom,l1_d_cache1 {
				qcom,dump-id = <0x81>;
				qcom,dump-node = <0xc9>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-id = <0x84>;
				qcom,dump-node = <0xcc>;
			};

			qcom,l1_d_cache101 {
				qcom,dump-id = <0x85>;
				qcom,dump-node = <0xcd>;
			};

			qcom,l1_d_cache102 {
				qcom,dump-id = <0x86>;
				qcom,dump-node = <0xce>;
			};

			qcom,l1_d_cache103 {
				qcom,dump-id = <0x87>;
				qcom,dump-node = <0xcf>;
			};

			qcom,l1_d_cache2 {
				qcom,dump-id = <0x82>;
				qcom,dump-node = <0xca>;
			};

			qcom,l1_d_cache3 {
				qcom,dump-id = <0x83>;
				qcom,dump-node = <0xcb>;
			};

			qcom,l1_i_cache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-node = <0xc0>;
			};

			qcom,l1_i_cache1 {
				qcom,dump-id = <0x61>;
				qcom,dump-node = <0xc1>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-id = <0x64>;
				qcom,dump-node = <0xc4>;
			};

			qcom,l1_i_cache101 {
				qcom,dump-id = <0x65>;
				qcom,dump-node = <0xc5>;
			};

			qcom,l1_i_cache102 {
				qcom,dump-id = <0x66>;
				qcom,dump-node = <0xc6>;
			};

			qcom,l1_i_cache103 {
				qcom,dump-id = <0x67>;
				qcom,dump-node = <0xc7>;
			};

			qcom,l1_i_cache2 {
				qcom,dump-id = <0x62>;
				qcom,dump-node = <0xc2>;
			};

			qcom,l1_i_cache3 {
				qcom,dump-id = <0x63>;
				qcom,dump-node = <0xc3>;
			};

			qcom,l1_tlb_dump0 {
				qcom,dump-id = <0x120>;
				qcom,dump-node = <0xd4>;
			};

			qcom,l1_tlb_dump100 {
				qcom,dump-id = <0x121>;
				qcom,dump-node = <0xd5>;
			};

			qcom,l1_tlb_dump200 {
				qcom,dump-id = <0x122>;
				qcom,dump-node = <0xd6>;
			};

			qcom,l1_tlb_dump300 {
				qcom,dump-id = <0x123>;
				qcom,dump-node = <0xd7>;
			};

			qcom,l1_tlb_dump400 {
				qcom,dump-id = <0x124>;
				qcom,dump-node = <0xd8>;
			};

			qcom,l1_tlb_dump500 {
				qcom,dump-id = <0x125>;
				qcom,dump-node = <0xd9>;
			};

			qcom,l1_tlb_dump600 {
				qcom,dump-id = <0x126>;
				qcom,dump-node = <0xda>;
			};

			qcom,l1_tlb_dump700 {
				qcom,dump-id = <0x127>;
				qcom,dump-node = <0xdb>;
			};

			qcom,llcc1_d_cache {
				qcom,dump-id = <0x140>;
				qcom,dump-node = <0xd0>;
			};

			qcom,llcc2_d_cache {
				qcom,dump-id = <0x141>;
				qcom,dump-node = <0xd1>;
			};

			qcom,llcc3_d_cache {
				qcom,dump-id = <0x142>;
				qcom,dump-node = <0xd2>;
			};

			qcom,llcc4_d_cache {
				qcom,dump-id = <0x143>;
				qcom,dump-node = <0xd3>;
			};
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x126>;
			qcom,blk-size = <0x1>;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,usb-bam-support;
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
		};

		csr@6b0e000 {
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-swao-csr";
			phandle = <0x34a>;
			qcom,blk-size = <0x1>;
			qcom,timestamp-support;
			reg = <0x6b0e000 0x1000>;
			reg-names = "csr-base";
		};

		cti@6010000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti0";
			phandle = <0x131>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6011000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti1";
			phandle = <0x382>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6012000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti2";
			phandle = <0x383>;
			pinctrl-0 = <0x183>;
			pinctrl-names = "cti-trigout-pctrl";
			qcom,cti-gpio-trigout = <0x4>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6013000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti3";
			phandle = <0x384>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6014000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti4";
			phandle = <0x385>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6015000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti5";
			phandle = <0x386>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6016000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti6";
			phandle = <0x387>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6017000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti7";
			phandle = <0x388>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6018000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti8";
			phandle = <0x132>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6019000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti9";
			phandle = <0x389>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601a000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti10";
			phandle = <0x38a>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601b000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti11";
			phandle = <0x38b>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601c000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti12";
			phandle = <0x38c>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601d000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti13";
			phandle = <0x38d>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601e000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti14";
			phandle = <0x38e>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601f000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti15";
			phandle = <0x38f>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
		};

		cti@69e1000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti";
			phandle = <0x37a>;
			reg = <0x69e1000 0x1000>;
			reg-names = "cti-base";
		};

		cti@69e4000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti0";
			phandle = <0x37b>;
			reg = <0x69e4000 0x1000>;
			reg-names = "cti-base";
		};

		cti@69e5000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti1";
			phandle = <0x37c>;
			reg = <0x69e5000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b04000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti0";
			phandle = <0x398>;
			reg = <0x6b04000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c09000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlmm_cti0";
			phandle = <0x37d>;
			reg = <0x6c09000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c0a000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlmm_cti1";
			phandle = <0x37e>;
			reg = <0x6c0a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7020000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x11>;
			phandle = <0x390>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7120000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x12>;
			phandle = <0x391>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7220000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x13>;
			phandle = <0x392>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7320000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x14>;
			phandle = <0x393>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7420000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x15>;
			phandle = <0x394>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7520000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x16>;
			phandle = <0x395>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7620000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x17>;
			phandle = <0x396>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7720000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x18>;
			phandle = <0x397>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
		};

		cti@78e0000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti0";
			phandle = <0x37f>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@78f0000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti1";
			phandle = <0x380>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7900000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti2";
			phandle = <0x381>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
		};

		dbm@a6f8000 {
			compatible = "qcom,usb-dbm-1p5";
			phandle = <0x2ac>;
			qcom,reset-ep-after-lpm-resume;
			reg = <0xa6f8000 0x400>;
		};

		dcc_v2@10a2000 {
			compatible = "qcom,dcc-v2";
			dcc-ram-offset = <0x6000>;
			phandle = <0x328>;
			qcom,curr-link-list = <0x2>;
			qcom,link-list = <0x0 0x1740300 0x6 0x0 0x0 0x1620500 0x4 0x0 0x0 0x7840000 0x1 0x0 0x0 0x7841010 0xc 0x0 0x0 0x7842000 0x10 0x0 0x0 0x7842500 0x2 0x0 0x2 0x7 0x0 0x0 0x0 0x7841000 0x1 0x0 0x2 0x1 0x0 0x0 0x2 0xa5 0x0 0x0 0x0 0x7841008 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x17dc3a84 0x2 0x0 0x0 0x17db3a84 0x1 0x0 0x0 0x1301000 0x2 0x0 0x0 0x17990044 0x1 0x0 0x0 0x17d45f00 0x1 0x0 0x0 0x17d45f08 0x6 0x0 0x0 0x17d45f80 0x1 0x0 0x0 0x17d47418 0x1 0x0 0x0 0x17d47570 0x1 0x0 0x0 0x17d47588 0x1 0x0 0x0 0x17d43700 0x1 0x0 0x0 0x17d43708 0x6 0x0 0x0 0x17d43780 0x1 0x0 0x0 0x17d44c18 0x1 0x0 0x0 0x17d44d70 0x1 0x0 0x0 0x17d44d88 0x1 0x0 0x0 0x17d41700 0x1 0x0 0x0 0x17d41708 0x6 0x0 0x0 0x17d41780 0x1 0x0 0x0 0x17d42c18 0x1 0x0 0x0 0x17d42d70 0x1 0x0 0x0 0x17d42d88 0x1 0x0 0x1 0x69ea00c 0x600007 0x1 0x1 0x69ea01c 0x136800 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x136810 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x136820 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x136830 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x136840 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x136850 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x136860 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x136870 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x3e9a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x3c0a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x3d1a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x3d2a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x3d5a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x3d6a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x3b1a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x3b2a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x3b5a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x3b6a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x3c2a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x3c5a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0x3c6a0 0x1 0x1 0x69ea01c 0x1368a0 0x1 0x0 0x69ea014 0x1 0x1 0x1 0x69ea01c 0xf1e000 0x1 0x1 0x69ea008 0x7 0x1 0x0 0x13e7e00 0x1f 0x0 0x0 0x1132100 0x1 0x0 0x0 0x1136044 0x4 0x0 0x0 0x11360b0 0x1 0x0 0x0 0x113e030 0x2 0x0 0x0 0x1141000 0x1 0x0 0x0 0x1148058 0x4 0x0 0x0 0x1160410 0x3 0x0 0x0 0x11604a0 0x1 0x0 0x0 0x11604b8 0x1 0x0 0x0 0x1165804 0x1 0x0 0x0 0x1166418 0x1 0x0 0x0 0x11b2100 0x1 0x0 0x0 0x11b6044 0x4 0x0 0x0 0x11be030 0x2 0x0 0x0 0x11c1000 0x1 0x0 0x0 0x11c8058 0x4 0x0 0x0 0x11e0410 0x3 0x0 0x0 0x11e04a0 0x1 0x0 0x0 0x11e04b8 0x1 0x0 0x0 0x11e5804 0x1 0x0 0x0 0x11e6418 0x1 0x0 0x0 0x1232100 0x1 0x0 0x0 0x1236044 0x4 0x0 0x0 0x12360b0 0x1 0x0 0x0 0x123e030 0x2 0x0 0x0 0x1241000 0x1 0x0 0x0 0x1248058 0x4 0x0 0x0 0x1260410 0x3 0x0 0x0 0x12604a0 0x1 0x0 0x0 0x12604b8 0x1 0x0 0x0 0x1265804 0x1 0x0 0x0 0x1266418 0x1 0x0 0x0 0x12b2100 0x1 0x0 0x0 0x12b6044 0x3 0x0 0x0 0x12b6050 0x1 0x0 0x0 0x12b60b0 0x1 0x0 0x0 0x12be030 0x2 0x0 0x0 0x12c1000 0x1 0x0 0x0 0x12c8058 0x4 0x0 0x0 0x12e0410 0x3 0x0 0x0 0x12e04a0 0x1 0x0 0x0 0x12e04b8 0x1 0x0 0x0 0x12e5804 0x1 0x0 0x0 0x12e6418 0x1 0x0 0x0 0x1380900 0x8 0x0 0x0 0x1380d00 0x5 0x0 0x0 0x1430280 0x1 0x0 0x0 0x1430288 0x1 0x0 0x0 0x143028c 0x7 0x0 0x0 0x1132100 0x1 0x0 0x0 0x1136044 0x4 0x0 0x0 0x11360b0 0x1 0x0 0x0 0x113e030 0x2 0x0 0x0 0x1141000 0x1 0x0 0x0 0x1148058 0x4 0x0 0x0 0x1160410 0x3 0x0 0x0 0x11604a0 0x1 0x0 0x0 0x11604b8 0x1 0x0 0x0 0x1165804 0x1 0x0 0x0 0x1166418 0x1 0x0 0x0 0x11b2100 0x1 0x0 0x0 0x11b6044 0x4 0x0 0x0 0x11be030 0x2 0x0 0x0 0x11c1000 0x1 0x0 0x0 0x11c8058 0x4 0x0 0x0 0x11e0410 0x3 0x0 0x0 0x11e04a0 0x1 0x0 0x0 0x11e04b8 0x1 0x0 0x0 0x11e5804 0x1 0x0 0x0 0x11e6418 0x1 0x0 0x0 0x1232100 0x1 0x0 0x0 0x1236044 0x4 0x0 0x0 0x12360b0 0x1 0x0 0x0 0x123e030 0x2 0x0 0x0 0x1241000 0x1 0x0 0x0 0x1248058 0x4 0x0 0x0 0x1260410 0x3 0x0 0x0 0x12604a0 0x1 0x0 0x0 0x12604b8 0x1 0x0 0x0 0x1265804 0x1 0x0 0x0 0x1266418 0x1 0x0 0x0 0x12b2100 0x1 0x0 0x0 0x12b6044 0x3 0x0 0x0 0x12b6050 0x1 0x0 0x0 0x12b60b0 0x1 0x0 0x0 0x12be030 0x2 0x0 0x0 0x12c1000 0x1 0x0 0x0 0x12c8058 0x4 0x0 0x0 0x12e0410 0x3 0x0 0x0 0x12e04a0 0x1 0x0 0x0 0x12e04b8 0x1 0x0 0x0 0x12e5804 0x1 0x0 0x0 0x12e6418 0x1 0x0 0x0 0x1380900 0x8 0x0 0x0 0x1380d00 0x5 0x0 0x0 0x1430280 0x1 0x0 0x0 0x1430288 0x1 0x0 0x0 0x143028c 0x7 0x0 0x0 0xc201244 0x1 0x0 0x0 0xc202244 0x1 0x0>;
			reg = <0x10a2000 0x1000 0x10ae000 0x2000>;
			reg-names = "dcc-base", "dcc-ram-base";
		};

		devfreq-cpufreq {
			phandle = <0x30d>;

			mincpubw-cpufreq {
				cpu-to-dev-map-0 = <0x1a1300 0x2fa>;
				cpu-to-dev-map-4 = <0x1cb600 0x2fa 0x21b100 0xa25>;
				target-dev = <0x88>;
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			phandle = <0x39a>;
			qcom,dummy-sink;

			port {

				endpoint {
					phandle = <0x124>;
					remote-endpoint = <0x185>;
					slave-mode;
				};
			};
		};

		etm@7040000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm0";
			cpu = <0x11>;
			phandle = <0x39c>;
			reg = <0x7040000 0x1000>;

			port {

				endpoint {
					phandle = <0x199>;
					remote-endpoint = <0x190>;
				};
			};
		};

		etm@7140000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm1";
			cpu = <0x12>;
			phandle = <0x39d>;
			reg = <0x7140000 0x1000>;

			port {

				endpoint {
					phandle = <0x19a>;
					remote-endpoint = <0x191>;
				};
			};
		};

		etm@7240000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm2";
			cpu = <0x13>;
			phandle = <0x39e>;
			reg = <0x7240000 0x1000>;

			port {

				endpoint {
					phandle = <0x19b>;
					remote-endpoint = <0x192>;
				};
			};
		};

		etm@7340000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm3";
			cpu = <0x14>;
			phandle = <0x39f>;
			reg = <0x7340000 0x1000>;

			port {

				endpoint {
					phandle = <0x19c>;
					remote-endpoint = <0x193>;
				};
			};
		};

		etm@7440000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm4";
			cpu = <0x15>;
			phandle = <0x3a0>;
			reg = <0x7440000 0x1000>;

			port {

				endpoint {
					phandle = <0x19d>;
					remote-endpoint = <0x194>;
				};
			};
		};

		etm@7540000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm5";
			cpu = <0x16>;
			phandle = <0x3a1>;
			reg = <0x7540000 0x1000>;

			port {

				endpoint {
					phandle = <0x19e>;
					remote-endpoint = <0x195>;
				};
			};
		};

		etm@7640000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm6";
			cpu = <0x17>;
			phandle = <0x3a2>;
			reg = <0x7640000 0x1000>;

			port {

				endpoint {
					phandle = <0x19f>;
					remote-endpoint = <0x196>;
				};
			};
		};

		etm@7740000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm7";
			cpu = <0x18>;
			phandle = <0x3a3>;
			reg = <0x7740000 0x1000>;

			port {

				endpoint {
					phandle = <0x1a0>;
					remote-endpoint = <0x197>;
				};
			};
		};

		funnel@0x6041000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x357>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x137>;
						remote-endpoint = <0x13a>;
					};
				};

				port@1 {
					reg = <0x3>;

					endpoint {
						phandle = <0x17c>;
						remote-endpoint = <0x13b>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x6>;

					endpoint {
						phandle = <0x17f>;
						remote-endpoint = <0x13c>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x7>;

					endpoint {
						phandle = <0x139>;
						remote-endpoint = <0x13d>;
						slave-mode;
					};
				};
			};
		};

		funnel@0x6043000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in2";
			phandle = <0x358>;
			reg = <0x6043000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x138>;
						remote-endpoint = <0x13e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x187>;
						remote-endpoint = <0x13f>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x125>;
						remote-endpoint = <0x140>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x152>;
						remote-endpoint = <0x141>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x5>;

					endpoint {
						phandle = <0x18a>;
						remote-endpoint = <0x142>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x6>;

					endpoint {
						phandle = <0x144>;
						remote-endpoint = <0x143>;
						slave-mode;
					};
				};
			};
		};

		funnel@0x6943000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-gfx";
			phandle = <0x359>;
			reg = <0x6943000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x143>;
						remote-endpoint = <0x144>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x2a9>;
						remote-endpoint = <0x145>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x2aa>;
						remote-endpoint = <0x146>;
						slave-mode;
					};
				};
			};
		};

		funnel@0x6b08000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-swao";
			phandle = <0x34e>;
			reg = <0x6b08000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x128>;
						remote-endpoint = <0x129>;
					};
				};

				port@1 {
					reg = <0x6>;

					endpoint {
						phandle = <0x186>;
						remote-endpoint = <0x12a>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x7>;

					endpoint {
						phandle = <0x12c>;
						remote-endpoint = <0x12b>;
						slave-mode;
					};
				};
			};
		};

		funnel@6005000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qatb";
			phandle = <0x379>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x13c>;
						remote-endpoint = <0x17f>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x147>;
						remote-endpoint = <0x180>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x6>;

					endpoint {
						phandle = <0x159>;
						remote-endpoint = <0x181>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x7>;

					endpoint {
						phandle = <0x16d>;
						remote-endpoint = <0x182>;
						slave-mode;
					};
				};
			};
		};

		funnel@6045000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-merg";
			phandle = <0x354>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x135>;
						remote-endpoint = <0x136>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x13a>;
						remote-endpoint = <0x137>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x13e>;
						remote-endpoint = <0x138>;
						slave-mode;
					};
				};
			};
		};

		funnel@6832000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem";
			phandle = <0x35b>;
			reg = <0x6832000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x141>;
						remote-endpoint = <0x152>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x154>;
						remote-endpoint = <0x153>;
						slave-mode;
					};
				};
			};
		};

		funnel@6845000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-lpass";
			phandle = <0x35e>;
			reg = <0x6845000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x14b>;
						remote-endpoint = <0x157>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x15b>;
						remote-endpoint = <0x158>;
						slave-mode;
					};
				};
			};
		};

		funnel@6861000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing";
			phandle = <0x36c>;
			reg = <0x6861000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x14c>;
						remote-endpoint = <0x16b>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x16f>;
						remote-endpoint = <0x16c>;
						slave-mode;
					};
				};
			};
		};

		funnel@6883000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-spss";
			phandle = <0x378>;
			reg = <0x6883000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x13b>;
						remote-endpoint = <0x17c>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x179>;
						remote-endpoint = <0x17d>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x189>;
						remote-endpoint = <0x17e>;
						slave-mode;
					};
				};
			};
		};

		funnel@69e2000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr-0";
			phandle = <0x36f>;
			reg = <0x69e2000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x14a>;
						remote-endpoint = <0x170>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x172>;
						remote-endpoint = <0x171>;
						slave-mode;
					};
				};
			};
		};

		funnel@6c0b000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl-mm";
			phandle = <0x36a>;
			reg = <0x6c0b000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x149>;
						remote-endpoint = <0x168>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x16a>;
						remote-endpoint = <0x169>;
						slave-mode;
					};
				};
			};
		};

		funnel@7800000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss";
			phandle = <0x3a4>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x18b>;
						remote-endpoint = <0x198>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x190>;
						remote-endpoint = <0x199>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x191>;
						remote-endpoint = <0x19a>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x192>;
						remote-endpoint = <0x19b>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						phandle = <0x193>;
						remote-endpoint = <0x19c>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						phandle = <0x194>;
						remote-endpoint = <0x19d>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						phandle = <0x195>;
						remote-endpoint = <0x19e>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						phandle = <0x196>;
						remote-endpoint = <0x19f>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0x7>;

					endpoint {
						phandle = <0x197>;
						remote-endpoint = <0x1a0>;
						slave-mode;
					};
				};
			};
		};

		funnel@7810000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss-merg";
			phandle = <0x39b>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x142>;
						remote-endpoint = <0x18a>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x198>;
						remote-endpoint = <0x18b>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x176>;
						remote-endpoint = <0x18c>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x4>;

					endpoint {
						phandle = <0x15f>;
						remote-endpoint = <0x18d>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x5>;

					endpoint {
						phandle = <0x162>;
						remote-endpoint = <0x18e>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x6>;

					endpoint {
						phandle = <0x165>;
						remote-endpoint = <0x18f>;
						slave-mode;
					};
				};
			};
		};

		funnel_1@6845000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-lpass-1";
			phandle = <0x35f>;
			qcom,duplicate-funnel;
			reg = <0x6867010 0x10 0x6845000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x181>;
						remote-endpoint = <0x159>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x188>;
						remote-endpoint = <0x15a>;
						slave-mode;
					};
				};
			};
		};

		funnel_1@6861000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing-1";
			phandle = <0x36d>;
			qcom,duplicate-funnel;
			reg = <0x6867000 0x10 0x6861000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x182>;
						remote-endpoint = <0x16d>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x184>;
						remote-endpoint = <0x16e>;
						slave-mode;
					};
				};
			};
		};

		hwevent@0x014066f0 {
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "qcom,coresight-hwevent";
			coresight-csr = <0x126>;
			coresight-name = "coresight-hwevent";
			phandle = <0x356>;
			reg = <0x14066f0 0x4 0x14166f0 0x4 0x1406038 0x4 0x1416038 0x4>;
			reg-names = "ddr-ch0-cfg", "ddr-ch23-cfg", "ddr-ch0-ctrl", "ddr-ch23-ctrl";
		};

		i2c@880000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x4c 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x0 0x3 0x40 0x0 0x36 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x259 0x0>;
			phandle = <0x2c5>;
			pinctrl-0 = <0x37>;
			pinctrl-1 = <0x38>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x880000 0x4000>;
			status = "disabled";
		};

		i2c@884000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x4e 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x1 0x3 0x40 0x0 0x36 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x25a 0x0>;
			phandle = <0x2c6>;
			pinctrl-0 = <0x39>;
			pinctrl-1 = <0x3a>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x884000 0x4000>;
			status = "disabled";
		};

		i2c@888000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x50 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x2 0x3 0x40 0x0 0x36 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x25b 0x0>;
			phandle = <0x2c7>;
			pinctrl-0 = <0x3b>;
			pinctrl-1 = <0x3c>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x888000 0x4000>;
			status = "disabled";
		};

		i2c@88c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x52 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x3 0x3 0x40 0x0 0x36 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x25c 0x0>;
			phandle = <0x2c8>;
			pinctrl-0 = <0x3d>;
			pinctrl-1 = <0x3e>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x88c000 0x4000>;
			status = "disabled";
		};

		i2c@890000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x54 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x4 0x3 0x40 0x0 0x36 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x25d 0x0>;
			phandle = <0x2c9>;
			pinctrl-0 = <0x3f>;
			pinctrl-1 = <0x40>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x890000 0x4000>;
			status = "disabled";
		};

		i2c@894000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x56 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x5 0x3 0x40 0x0 0x36 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x25e 0x0>;
			phandle = <0x2ca>;
			pinctrl-0 = <0x41>;
			pinctrl-1 = <0x42>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x894000 0x4000>;
			status = "disabled";
		};

		i2c@898000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x58 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x6 0x3 0x40 0x0 0x36 0x1 0x6 0x3 0x40 0x0>;
			interrupts = <0x0 0x25f 0x0>;
			phandle = <0x2cb>;
			pinctrl-0 = <0x43>;
			pinctrl-1 = <0x44>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x898000 0x4000>;
			status = "disabled";
		};

		i2c@89c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x5a 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x7 0x3 0x40 0x0 0x36 0x1 0x7 0x3 0x40 0x0>;
			interrupts = <0x0 0x260 0x0>;
			phandle = <0x2cc>;
			pinctrl-0 = <0x45>;
			pinctrl-1 = <0x46>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x89c000 0x4000>;
			status = "disabled";
		};

		i2c@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x5c 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x0 0x3 0x40 0x0 0x5c 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x161 0x0>;
			phandle = <0x2d8>;
			pinctrl-0 = <0x5d>;
			pinctrl-1 = <0x5e>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa80000 0x4000>;
			status = "disabled";
		};

		i2c@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x5e 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x1 0x3 0x40 0x0 0x5c 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x162 0x0>;
			phandle = <0x2d9>;
			pinctrl-0 = <0x5f>;
			pinctrl-1 = <0x60>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa84000 0x4000>;
			status = "disabled";
		};

		i2c@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x60 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x2 0x3 0x40 0x0 0x5c 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x163 0x0>;
			phandle = <0x2da>;
			pinctrl-0 = <0x61>;
			pinctrl-1 = <0x62>;
			pinctrl-2 = <0x63>;
			pinctrl-names = "default", "sleep", "reset";
			qcom,wrapper-core = <0x59>;
			reg = <0xa88000 0x4000>;
			status = "disabled";
		};

		i2c@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x62 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x3 0x3 0x40 0x0 0x5c 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x164 0x0>;
			phandle = <0x2db>;
			pinctrl-0 = <0x64>;
			pinctrl-1 = <0x65>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa8c000 0x4000>;
			status = "disabled";
		};

		i2c@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x64 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x4 0x3 0x40 0x0 0x5c 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x165 0x0>;
			phandle = <0x2dc>;
			pinctrl-0 = <0x66>;
			pinctrl-1 = <0x67>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa90000 0x4000>;
			status = "disabled";
		};

		i2c@a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x66 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x5 0x3 0x40 0x0 0x5c 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x166 0x0>;
			phandle = <0x2dd>;
			pinctrl-0 = <0x68>;
			pinctrl-1 = <0x69>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa94000 0x4000>;
			status = "disabled";
		};

		i2c@a98000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x68 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x6 0x3 0x40 0x0 0x5c 0x1 0x6 0x3 0x40 0x0>;
			interrupts = <0x0 0x167 0x0>;
			phandle = <0x2de>;
			pinctrl-0 = <0x6a>;
			pinctrl-1 = <0x6b>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa98000 0x4000>;
			status = "disabled";
		};

		i2c@a9c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x6a 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x7 0x3 0x40 0x0 0x5c 0x1 0x7 0x3 0x40 0x0>;
			interrupts = <0x0 0x168 0x0>;
			phandle = <0x2df>;
			pinctrl-0 = <0x6c>;
			pinctrl-1 = <0x6d>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa9c000 0x4000>;
			status = "disabled";
		};

		interrupt-controller@17a00000 {
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			compatible = "arm,gic-v3";
			ignored-save-restore-irqs = <0x26>;
			interrupt-controller;
			interrupt-parent = <0x7e>;
			interrupts = <0x1 0x9 0x4>;
			phandle = <0x7e>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
		};

		interrupt-controller@b220000 {
			#interrupt-cells = <0x3>;
			compatible = "qcom,pdc-sdm845";
			interrupt-controller;
			interrupt-parent = <0x7e>;
			phandle = <0x1>;
			reg = <0xb220000 0x400>;
		};

		jtagmm@7040000 {
			clock-names = "core_clk";
			clocks = <0x7d 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2e8>;
			qcom,coresight-jtagmm-cpu = <0x11>;
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7140000 {
			clock-names = "core_clk";
			clocks = <0x7d 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2e9>;
			qcom,coresight-jtagmm-cpu = <0x12>;
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7240000 {
			clock-names = "core_clk";
			clocks = <0x7d 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2ea>;
			qcom,coresight-jtagmm-cpu = <0x13>;
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7340000 {
			clock-names = "core_clk";
			clocks = <0x7d 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2eb>;
			qcom,coresight-jtagmm-cpu = <0x14>;
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7440000 {
			clock-names = "core_clk";
			clocks = <0x7d 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2ec>;
			qcom,coresight-jtagmm-cpu = <0x15>;
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7540000 {
			clock-names = "core_clk";
			clocks = <0x7d 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2ed>;
			qcom,coresight-jtagmm-cpu = <0x16>;
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7640000 {
			clock-names = "core_clk";
			clocks = <0x7d 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2ee>;
			qcom,coresight-jtagmm-cpu = <0x17>;
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7740000 {
			clock-names = "core_clk";
			clocks = <0x7d 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2ef>;
			qcom,coresight-jtagmm-cpu = <0x18>;
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x1a9 0x7>;
			status = "disabled";
		};

		kryo3xx-erp {
			compatible = "arm,arm64-kryo3xx-cpu-erp";
			interrupt-names = "l1-l2-faultirq", "l1-l2-errirq", "l3-scu-errirq", "l3-scu-faultirq";
			interrupts = <0x1 0x6 0x4 0x1 0x7 0x4 0x0 0x22 0x4 0x0 0x23 0x4>;
		};

		mailbox@179e0000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,tcs-drv";
			interrupts = <0x0 0x5 0x0>;
			label = "apps_rsc";
			phandle = <0x89>;
			qcom,drv-id = <0x2>;
			qcom,tcs-config = <0x2 0x2 0x0 0x3 0x1 0x3 0x3 0x1>;
			reg = <0x179e0000 0x100 0x179e0d00 0x3000>;
		};

		mailbox@af20000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,tcs-drv";
			interrupts = <0x0 0x81 0x0>;
			label = "display_rsc";
			phandle = <0x29>;
			qcom,drv-id = <0x0>;
			qcom,tcs-config = <0x0 0x1 0x1 0x1 0x2 0x0 0x3 0x1>;
			reg = <0xaf20000 0x100 0xaf21c00 0x3000>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x119>;

			etfswao_reg {
				qcom,dump-id = <0x102>;
				qcom,dump-size = <0x1000>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x10000>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			rpmh {
				qcom,dump-id = <0xec>;
				qcom,dump-size = <0x2000000>;
			};

			tmc_etf {
				qcom,dump-id = <0xf0>;
				qcom,dump-size = <0x10000>;
			};

			tmc_etf_reg {
				qcom,dump-id = <0x101>;
				qcom,dump-size = <0x1000>;
			};

			tmc_etfswao {
				qcom,dump-id = <0xf1>;
				qcom,dump-size = <0x8400>;
			};

			tmc_etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			tpdm_swao {
				qcom,dump-id = <0xf2>;
				qcom,dump-size = <0x512>;
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;

			port {

				endpoint {
					phandle = <0x13f>;
					remote-endpoint = <0x187>;
				};
			};
		};

		msm_tspp@0x8880000 {
			clock-names = "iface_clk", "ref_clk";
			clocks = <0x20 0x77 0x20 0x79>;
			compatible = "qcom,msm_tspp";
			interrupt-names = "TSIF_TSPP_IRQ", "TSIF0_IRQ", "TSIF1_IRQ", "TSIF_BAM_IRQ";
			interrupts = <0x0 0x79 0x0 0x0 0x77 0x0 0x0 0x78 0x0 0x0 0x7a 0x0>;
			iommus = <0x27 0x20 0xf>;
			phandle = <0x330>;
			pinctrl-0;
			pinctrl-1 = <0x11a>;
			pinctrl-2 = <0x11a 0x11b>;
			pinctrl-3 = <0x11c>;
			pinctrl-4 = <0x11c 0x11d>;
			pinctrl-5 = <0x11a 0x11c>;
			pinctrl-6 = <0x11a 0x11b 0x11c 0x11d>;
			pinctrl-names = "disabled", "tsif0-mode1", "tsif0-mode2", "tsif1-mode1", "tsif1-mode2", "dual-tsif-mode1", "dual-tsif-mode2";
			qcom,msm-bus,name = "tsif";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x52 0x200 0x0 0x0 0x52 0x200 0x3000 0x6000>;
			qcom,smmu-s1-bypass;
			reg = <0x88a7000 0x200 0x88a8000 0x200 0x88a9000 0x1000 0x8884000 0x23000>;
			reg-names = "MSM_TSIF0_PHYS", "MSM_TSIF1_PHYS", "MSM_TSPP_PHYS", "MSM_TSPP_BAM_PHYS";
		};

		pinctrl@03400000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,sdm845-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupt-parent = <0x1>;
			interrupts = <0x0 0xd0 0x0>;
			phandle = <0x32>;
			reg = <0x3400000 0xc00000 0x179900f0 0x60>;
			reg-names = "pinctrl_regs", "spi_cfg_regs";

			ap2mdm {

				ap2mdm_active {
					phandle = <0x4a4>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						pins = "gpio21", "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio21", "gpio23";
					};
				};

				ap2mdm_sleep {
					phandle = <0x4a5>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio21", "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio21", "gpio23";
					};
				};
			};

			cam_res_mgr_active {
				phandle = <0x4a2>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio8";
				};

				mux {
					function = "gpio";
					pins = "gpio8";
				};
			};

			cam_res_mgr_suspend {
				phandle = <0x4a3>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio8";
				};

				mux {
					function = "gpio";
					pins = "gpio8";
				};
			};

			cam_sensor_depth_active {
				phandle = <0x48b>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio28", "gpio23", "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio28", "gpio23", "gpio24";
				};
			};

			cam_sensor_depth_suspend {
				phandle = <0x48c>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio28", "gpio23", "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio28", "gpio23", "gpio24";
				};
			};

			cam_sensor_fisheye_active {
				phandle = <0x489>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio76", "gpio75";
				};

				mux {
					function = "gpio";
					pins = "gpio76", "gpio75";
				};
			};

			cam_sensor_fisheye_suspend {
				phandle = <0x48a>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio76", "gpio75";
				};

				mux {
					function = "gpio";
					pins = "gpio76", "gpio75";
				};
			};

			cam_sensor_front_active {
				phandle = <0x499>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio28";
				};

				mux {
					function = "gpio";
					pins = "gpio28";
				};
			};

			cam_sensor_front_suspend {
				phandle = <0x49a>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio28";
				};

				mux {
					function = "gpio";
					pins = "gpio28";
				};
			};

			cam_sensor_iris_active {
				phandle = <0x49b>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio9";
				};

				mux {
					function = "gpio";
					pins = "gpio9";
				};
			};

			cam_sensor_iris_suspend {
				phandle = <0x49c>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio9";
				};

				mux {
					function = "gpio";
					pins = "gpio9";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x491>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio13";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio13";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x492>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio13";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio13";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x495>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio14";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio14";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x496>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio14";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio14";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x49d>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio15";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio15";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x49e>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio15";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio15";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x497>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio16";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio16";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x498>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio16";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio16";
				};
			};

			cam_sensor_rear2_active {
				phandle = <0x49f>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio9";
				};

				mux {
					function = "gpio";
					pins = "gpio9";
				};
			};

			cam_sensor_rear2_suspend {
				phandle = <0x4a0>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio9";
				};

				mux {
					function = "gpio";
					pins = "gpio9";
				};
			};

			cam_sensor_rear_active {
				phandle = <0x493>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio80", "gpio79";
				};

				mux {
					function = "gpio";
					pins = "gpio80", "gpio79";
				};
			};

			cam_sensor_rear_suspend {
				phandle = <0x494>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio80", "gpio79";
				};

				mux {
					function = "gpio";
					pins = "gpio80", "gpio79";
				};
			};

			cam_sensor_rear_vana {
				phandle = <0x4a1>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio8";
				};

				mux {
					function = "gpio";
					pins = "gpio8";
				};
			};

			cci0_active {
				phandle = <0x1ba>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio17", "gpio18";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio17", "gpio18";
				};
			};

			cci0_suspend {
				phandle = <0x1bc>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio17", "gpio18";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio17", "gpio18";
				};
			};

			cci1_active {
				phandle = <0x1bb>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio19", "gpio20";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio19", "gpio20";
				};
			};

			cci1_suspend {
				phandle = <0x1bd>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio19", "gpio20";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio19", "gpio20";
				};
			};

			cdc_reset_ctrl {

				cdc_reset_active {
					phandle = <0x3ff>;

					config {
						bias-pull-down;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio64";
					};

					mux {
						function = "gpio";
						pins = "gpio64";
					};
				};

				cdc_reset_sleep {
					phandle = <0x3fe>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio64";
					};

					mux {
						function = "gpio";
						pins = "gpio64";
					};
				};
			};

			ext_bridge_mux {

				lt9611_pins {
					phandle = <0x421>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio84", "gpio128", "gpio89";
					};

					mux {
						function = "gpio";
						pins = "gpio84", "gpio128", "gpio89";
					};
				};
			};

			flash_led3_front {

				flash_led3_front_dis {
					phandle = <0x3e5>;

					config {
						bias-disable;
						drive_strength = <0x2>;
						output-low;
						pins = "gpio21";
					};

					mux {
						function = "gpio";
						pins = "gpio21";
					};
				};

				flash_led3_front_en {
					phandle = <0x3e4>;

					config {
						bias-disable;
						drive_strength = <0x2>;
						output-high;
						pins = "gpio21";
					};

					mux {
						function = "gpio";
						pins = "gpio21";
					};
				};
			};

			flash_led3_iris {

				flash_led3_iris_dis {
					phandle = <0x3e7>;

					config {
						bias-disable;
						drive_strength = <0x2>;
						output-low;
						pins = "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio23";
					};
				};

				flash_led3_iris_en {
					phandle = <0x3e6>;

					config {
						bias-disable;
						drive_strength = <0x2>;
						output-high;
						pins = "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio23";
					};
				};
			};

			max_6dof_active {
				phandle = <0x48f>;

				config {
					bias-disable;
					drive-strength = <0x8>;
					pins = "gpio30", "gpio95", "gpio94";
				};

				mux {
					function = "gpio";
					pins = "gpio30", "gpio95", "gpio94";
				};
			};

			max_6dof_suspend {
				phandle = <0x490>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					pins = "gpio30", "gpio95", "gpio94";
				};

				mux {
					function = "gpio";
					pins = "gpio30", "gpio95", "gpio94";
				};
			};

			max_rst_active {
				phandle = <0x48d>;

				config {
					bias-disable;
					drive-strength = <0x8>;
					pins = "gpio31", "gpio77", "gpio78", "gpio32";
				};

				mux {
					function = "gpio";
					pins = "gpio31", "gpio77", "gpio78", "gpio32";
				};
			};

			max_rst_suspend {
				phandle = <0x48e>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					pins = "gpio31", "gpio77", "gpio78", "gpio32";
				};

				mux {
					function = "gpio";
					pins = "gpio31", "gpio77", "gpio78", "gpio32";
				};
			};

			mdm2ap {

				mdm2ap_active {
					phandle = <0x4a6>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio22", "gpio20";
					};

					mux {
						function = "gpio";
						pins = "gpio22", "gpio20";
					};
				};

				mdm2ap_sleep {
					phandle = <0x4a7>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio22", "gpio20";
					};

					mux {
						function = "gpio";
						pins = "gpio22", "gpio20";
					};
				};
			};

			nfc {

				nfc_enable_active {
					phandle = <0x469>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio62", "gpio116";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio62", "gpio116";
					};
				};

				nfc_enable_suspend {
					phandle = <0x46a>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio62", "gpio116";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio62", "gpio116";
					};
				};

				nfc_int_active {
					phandle = <0x467>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio63";
					};
				};

				nfc_int_suspend {
					phandle = <0x468>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio63";
					};
				};
			};

			pcie0 {

				pcie0_1v5_on {
					phandle = <0x3fd>;

					config {
						bias-disable;
						drive_strength = <0x2>;
						output-high;
						pins = "gpio90";
					};

					mux {
						function = "gpio";
						pins = "gpio90";
					};
				};

				pcie0_3v3_on {
					phandle = <0x3fc>;

					config {
						bias-disable;
						drive_strength = <0x2>;
						output-high;
						pins = "gpio90";
					};

					mux {
						function = "gpio";
						pins = "gpio90";
					};
				};

				pcie0_clkreq_default {
					phandle = <0x260>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio36";
					};

					mux {
						function = "pci_e0";
						pins = "gpio36";
					};
				};

				pcie0_perst_default {
					phandle = <0x261>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio35";
					};

					mux {
						function = "gpio";
						pins = "gpio35";
					};
				};

				pcie0_wake_default {
					phandle = <0x262>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio37";
					};

					mux {
						function = "gpio";
						pins = "gpio37";
					};
				};
			};

			pcie1 {

				pcie1_clkreq_default {
					phandle = <0x265>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio103";
					};

					mux {
						function = "gpio";
						pins = "gpio103";
					};
				};

				pcie1_perst_default {
					phandle = <0x266>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio102";
					};

					mux {
						function = "gpio";
						pins = "gpio102";
					};
				};

				pcie1_wake_default {
					phandle = <0x267>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio104";
					};

					mux {
						function = "gpio";
						pins = "gpio104";
					};
				};
			};

			pmx_sde {
				phandle = <0x410>;

				sde_dsi_active {
					phandle = <0x411>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio6", "gpio52";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio52";
					};
				};

				sde_dsi_suspend {
					phandle = <0x412>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio52";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio52";
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x413>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio10";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio10";
					};
				};

				sde_te_suspend {
					phandle = <0x414>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio10";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio10";
					};
				};
			};

			pmx_ts_int_active {

				ts_int_active {
					phandle = <0x419>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend1 {
					phandle = <0x41a>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x41d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio122", "gpio99";
					};

					mux {
						function = "gpio";
						pins = "gpio122", "gpio99";
					};
				};
			};

			pmx_ts_reset_active {

				ts_reset_active {
					phandle = <0x41b>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio99";
					};

					mux {
						function = "gpio";
						pins = "gpio99";
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend1 {
					phandle = <0x41c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio99";
					};

					mux {
						function = "gpio";
						pins = "gpio99";
					};
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_active {
					phandle = <0x409>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio65";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio65";
					};
				};

				pri_aux_pcm_clk_sleep {
					phandle = <0x408>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio65";
					};

					mux {
						function = "gpio";
						pins = "gpio65";
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_active {
					phandle = <0x40d>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio67";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio67";
					};
				};

				pri_aux_pcm_din_sleep {
					phandle = <0x40c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio67";
					};

					mux {
						function = "gpio";
						pins = "gpio67";
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_active {
					phandle = <0x40f>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio68";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio68";
					};
				};

				pri_aux_pcm_dout_sleep {
					phandle = <0x40e>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio68";
					};

					mux {
						function = "gpio";
						pins = "gpio68";
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_active {
					phandle = <0x40b>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio66";
					};

					mux {
						function = "pri_mi2s_ws";
						pins = "gpio66";
					};
				};

				pri_aux_pcm_sync_sleep {
					phandle = <0x40a>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio66";
					};

					mux {
						function = "gpio";
						pins = "gpio66";
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_active {
					phandle = <0x435>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio64";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio64";
					};
				};

				pri_mi2s_mclk_sleep {
					phandle = <0x434>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio64";
					};

					mux {
						function = "gpio";
						pins = "gpio64";
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_active {
					phandle = <0x437>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio65";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio65";
					};
				};

				pri_mi2s_sck_sleep {
					phandle = <0x436>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio65";
					};

					mux {
						function = "gpio";
						pins = "gpio65";
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_active {
					phandle = <0x43b>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio67";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio67";
					};
				};

				pri_mi2s_sd0_sleep {
					phandle = <0x43a>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio67";
					};

					mux {
						function = "gpio";
						pins = "gpio67";
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_active {
					phandle = <0x43d>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio68";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio68";
					};
				};

				pri_mi2s_sd1_sleep {
					phandle = <0x43c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio68";
					};

					mux {
						function = "gpio";
						pins = "gpio68";
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_active {
					phandle = <0x439>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio66";
					};

					mux {
						function = "pri_mi2s_ws";
						pins = "gpio66";
					};
				};

				pri_mi2s_ws_sleep {
					phandle = <0x438>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio66";
					};

					mux {
						function = "gpio";
						pins = "gpio66";
					};
				};
			};

			quat_aux_pcm {

				quat_aux_pcm_active {
					phandle = <0x42f>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio58", "gpio59";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio58", "gpio59";
					};
				};

				quat_aux_pcm_sleep {
					phandle = <0x42e>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio58", "gpio59";
					};

					mux {
						function = "gpio";
						pins = "gpio58", "gpio59";
					};
				};
			};

			quat_aux_pcm_din {

				quat_aux_pcm_din_active {
					phandle = <0x431>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio60";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio60";
					};
				};

				quat_aux_pcm_din_sleep {
					phandle = <0x430>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio60";
					};

					mux {
						function = "gpio";
						pins = "gpio60";
					};
				};
			};

			quat_aux_pcm_dout {

				quat_aux_pcm_dout_active {
					phandle = <0x433>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio61";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio61";
					};
				};

				quat_aux_pcm_dout_sleep {
					phandle = <0x432>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio61";
					};

					mux {
						function = "gpio";
						pins = "gpio61";
					};
				};
			};

			quat_mi2s {

				quat_mi2s_active {
					phandle = <0x451>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio58", "gpio59";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio58", "gpio59";
					};
				};

				quat_mi2s_sleep {
					phandle = <0x450>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio58", "gpio59";
					};

					mux {
						function = "gpio";
						pins = "gpio58", "gpio59";
					};
				};
			};

			quat_mi2s_mclk {

				quat_mi2s_mclk_active {
					phandle = <0x44f>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio57";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio57";
					};
				};

				quat_mi2s_mclk_sleep {
					phandle = <0x44e>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio57";
					};

					mux {
						function = "gpio";
						pins = "gpio57";
					};
				};
			};

			quat_mi2s_sd0 {

				quat_mi2s_sd0_active {
					phandle = <0x453>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio60";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio60";
					};
				};

				quat_mi2s_sd0_sleep {
					phandle = <0x452>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio60";
					};

					mux {
						function = "gpio";
						pins = "gpio60";
					};
				};
			};

			quat_mi2s_sd1 {

				quat_mi2s_sd1_active {
					phandle = <0x455>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio61";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio61";
					};
				};

				quat_mi2s_sd1_sleep {
					phandle = <0x454>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio61";
					};

					mux {
						function = "gpio";
						pins = "gpio61";
					};
				};
			};

			quat_mi2s_sd2 {

				quat_mi2s_sd2_active {
					phandle = <0x457>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio62";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio62";
					};
				};

				quat_mi2s_sd2_sleep {
					phandle = <0x456>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio62";
					};

					mux {
						function = "gpio";
						pins = "gpio62";
					};
				};
			};

			quat_mi2s_sd3 {

				quat_mi2s_sd3_active {
					phandle = <0x459>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio63";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio63";
					};
				};

				quat_mi2s_sd3_sleep {
					phandle = <0x458>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio63";
					};
				};
			};

			quat_tdm {

				quat_tdm_active {
					phandle = <0x45b>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio58", "gpio59";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio58", "gpio59";
					};
				};

				quat_tdm_sleep {
					phandle = <0x45a>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio58", "gpio59";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio58", "gpio59";
					};
				};
			};

			quat_tdm_din {

				quat_tdm_din_active {
					phandle = <0x45f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio60";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio60";
					};
				};

				quat_tdm_din_sleep {
					phandle = <0x45e>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio60";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio60";
					};
				};
			};

			quat_tdm_dout {

				quat_tdm_dout_active {
					phandle = <0x45d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio61";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio61";
					};
				};

				quat_tdm_dout_sleep {
					phandle = <0x45c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio61";
					};

					mux {
						function = "qua_mi2s";
						pins = "gpio61";
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x460>;

				qupv3_se0_i2c_active {
					phandle = <0x37>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1";
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x38>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x461>;

				qupv3_se0_spi_active {
					phandle = <0x47>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x48>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};
			};

			qupv3_se10_2uart_pins {
				phandle = <0x47d>;

				qupv3_se10_2uart_active {
					phandle = <0x5a>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio53", "gpio54";
					};

					mux {
						function = "qup10";
						pins = "gpio53", "gpio54";
					};
				};

				qupv3_se10_2uart_sleep {
					phandle = <0x5b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio53", "gpio54";
					};

					mux {
						function = "gpio";
						pins = "gpio53", "gpio54";
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x47c>;

				qupv3_se10_i2c_active {
					phandle = <0x61>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio55", "gpio56";
					};

					mux {
						function = "qup10";
						pins = "gpio55", "gpio56";
					};
				};

				qupv3_se10_i2c_reset {
					phandle = <0x63>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio55", "gpio56";
					};

					mux {
						function = "gpio";
						pins = "gpio55", "gpio56";
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x62>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio55", "gpio56";
					};

					mux {
						function = "gpio";
						pins = "gpio55", "gpio56";
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x47e>;

				qupv3_se10_spi_active {
					phandle = <0x71>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
					};

					mux {
						function = "qup10";
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x72>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
					};

					mux {
						function = "gpio";
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x47f>;

				qupv3_se11_i2c_active {
					phandle = <0x64>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio31", "gpio32";
					};

					mux {
						function = "qup11";
						pins = "gpio31", "gpio32";
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x65>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio31", "gpio32";
					};

					mux {
						function = "gpio";
						pins = "gpio31", "gpio32";
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x480>;

				qupv3_se11_spi_active {
					phandle = <0x73>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
					};

					mux {
						function = "qup11";
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x74>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
					};

					mux {
						function = "gpio";
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x481>;

				qupv3_se12_i2c_active {
					phandle = <0x66>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio49", "gpio50";
					};

					mux {
						function = "qup12";
						pins = "gpio49", "gpio50";
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x67>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio49", "gpio50";
					};

					mux {
						function = "gpio";
						pins = "gpio49", "gpio50";
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x482>;

				qupv3_se12_spi_active {
					phandle = <0x75>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
					};

					mux {
						function = "qup12";
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x76>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
					};

					mux {
						function = "gpio";
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x483>;

				qupv3_se13_i2c_active {
					phandle = <0x68>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio105", "gpio106";
					};

					mux {
						function = "qup13";
						pins = "gpio105", "gpio106";
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x69>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio105", "gpio106";
					};

					mux {
						function = "gpio";
						pins = "gpio105", "gpio106";
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x484>;

				qupv3_se13_spi_active {
					phandle = <0x77>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio105", "gpio106", "gpio107", "gpio108";
					};

					mux {
						function = "qup13";
						pins = "gpio105", "gpio106", "gpio107", "gpio108";
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x78>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio105", "gpio106", "gpio107", "gpio108";
					};

					mux {
						function = "gpio";
						pins = "gpio105", "gpio106", "gpio107", "gpio108";
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x485>;

				qupv3_se14_i2c_active {
					phandle = <0x6a>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio33", "gpio34";
					};

					mux {
						function = "qup14";
						pins = "gpio33", "gpio34";
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x6b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio33", "gpio34";
					};

					mux {
						function = "gpio";
						pins = "gpio33", "gpio34";
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x486>;

				qupv3_se14_spi_active {
					phandle = <0x79>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
					};

					mux {
						function = "qup14";
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x7a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
					};

					mux {
						function = "gpio";
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x487>;

				qupv3_se15_i2c_active {
					phandle = <0x6c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio81", "gpio82";
					};

					mux {
						function = "qup15";
						pins = "gpio81", "gpio82";
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x6d>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio81", "gpio82";
					};

					mux {
						function = "gpio";
						pins = "gpio81", "gpio82";
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x488>;

				qupv3_se15_spi_active {
					phandle = <0x7b>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio81", "gpio82", "gpio83", "gpio84";
					};

					mux {
						function = "qup15";
						pins = "gpio81", "gpio82", "gpio83", "gpio84";
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x7c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio81", "gpio82", "gpio83", "gpio84";
					};

					mux {
						function = "gpio";
						pins = "gpio81", "gpio82", "gpio83", "gpio84";
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x462>;

				qupv3_se1_i2c_active {
					phandle = <0x39>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio17", "gpio18";
					};

					mux {
						function = "qup1";
						pins = "gpio17", "gpio18";
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x3a>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio17", "gpio18";
					};

					mux {
						function = "gpio";
						pins = "gpio17", "gpio18";
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x463>;

				qupv3_se1_spi_active {
					phandle = <0x49>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio17", "gpio18", "gpio19", "gpio20";
					};

					mux {
						function = "qup1";
						pins = "gpio17", "gpio18", "gpio19", "gpio20";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x4a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio17", "gpio18", "gpio19", "gpio20";
					};

					mux {
						function = "gpio";
						pins = "gpio17", "gpio18", "gpio19", "gpio20";
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x464>;

				qupv3_se2_i2c_active {
					phandle = <0x3b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio27", "gpio28";
					};

					mux {
						function = "qup2";
						pins = "gpio27", "gpio28";
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x3c>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio27", "gpio28";
					};

					mux {
						function = "gpio";
						pins = "gpio27", "gpio28";
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x465>;

				qupv3_se2_spi_active {
					phandle = <0x4b>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
					};

					mux {
						function = "qup2";
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x4c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
					};

					mux {
						function = "gpio";
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x466>;

				qupv3_se3_i2c_active {
					phandle = <0x3d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio41", "gpio42";
					};

					mux {
						function = "qup3";
						pins = "gpio41", "gpio42";
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x3e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio41", "gpio42";
					};

					mux {
						function = "gpio";
						pins = "gpio41", "gpio42";
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x46b>;

				qupv3_se3_spi_active {
					phandle = <0x4d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio41", "gpio42", "gpio43", "gpio44";
					};

					mux {
						function = "qup3";
						pins = "gpio41", "gpio42", "gpio43", "gpio44";
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x4e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio41", "gpio42", "gpio43", "gpio44";
					};

					mux {
						function = "gpio";
						pins = "gpio41", "gpio42", "gpio43", "gpio44";
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x46c>;

				qupv3_se4_i2c_active {
					phandle = <0x3f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio89", "gpio90";
					};

					mux {
						function = "qup4";
						pins = "gpio89", "gpio90";
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x40>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio89", "gpio90";
					};

					mux {
						function = "gpio";
						pins = "gpio89", "gpio90";
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x46d>;

				qupv3_se4_spi_active {
					phandle = <0x4f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio89", "gpio90", "gpio91", "gpio92";
					};

					mux {
						function = "qup4";
						pins = "gpio89", "gpio90", "gpio91", "gpio92";
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x50>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio89", "gpio90", "gpio91", "gpio92";
					};

					mux {
						function = "gpio";
						pins = "gpio89", "gpio90", "gpio91", "gpio92";
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x46e>;

				qupv3_se5_i2c_active {
					phandle = <0x41>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio85", "gpio86";
					};

					mux {
						function = "qup5";
						pins = "gpio85", "gpio86";
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x42>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio85", "gpio86";
					};

					mux {
						function = "gpio";
						pins = "gpio85", "gpio86";
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x46f>;

				qupv3_se5_spi_active {
					phandle = <0x51>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
					};

					mux {
						function = "qup5";
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x52>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
					};

					mux {
						function = "gpio";
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
					};
				};
			};

			qupv3_se6_4uart_pins {
				phandle = <0x471>;

				qupv3_se6_ctsrx {
					phandle = <0x2f>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio45", "gpio48";
					};

					mux {
						function = "qup6";
						pins = "gpio45", "gpio48";
					};
				};

				qupv3_se6_rts {
					phandle = <0x30>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio46";
					};

					mux {
						function = "qup6";
						pins = "gpio46";
					};
				};

				qupv3_se6_tx {
					phandle = <0x31>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio47";
					};

					mux {
						function = "qup6";
						pins = "gpio47";
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x470>;

				qupv3_se6_i2c_active {
					phandle = <0x43>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio45", "gpio46";
					};

					mux {
						function = "qup6";
						pins = "gpio45", "gpio46";
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x44>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio45", "gpio46";
					};

					mux {
						function = "gpio";
						pins = "gpio45", "gpio46";
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x472>;

				qupv3_se6_spi_active {
					phandle = <0x53>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio45", "gpio46", "gpio47", "gpio48";
					};

					mux {
						function = "qup6";
						pins = "gpio45", "gpio46", "gpio47", "gpio48";
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x54>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio45", "gpio46", "gpio47", "gpio48";
					};

					mux {
						function = "gpio";
						pins = "gpio45", "gpio46", "gpio47", "gpio48";
					};
				};
			};

			qupv3_se7_4uart_pins {
				phandle = <0x474>;

				qupv3_se7_4uart_active {
					phandle = <0x34>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
					};

					mux {
						function = "qup7";
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
					};
				};

				qupv3_se7_4uart_sleep {
					phandle = <0x35>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
					};

					mux {
						function = "gpio";
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x473>;

				qupv3_se7_i2c_active {
					phandle = <0x45>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio93", "gpio94";
					};

					mux {
						function = "qup7";
						pins = "gpio93", "gpio94";
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x46>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio93", "gpio94";
					};

					mux {
						function = "gpio";
						pins = "gpio93", "gpio94";
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x475>;

				qupv3_se7_spi_active {
					phandle = <0x55>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
					};

					mux {
						function = "qup7";
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x56>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
					};

					mux {
						function = "gpio";
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x476>;

				qupv3_se8_i2c_active {
					phandle = <0x5d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio65", "gpio66";
					};

					mux {
						function = "qup8";
						pins = "gpio65", "gpio66";
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x5e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio65", "gpio66";
					};

					mux {
						function = "gpio";
						pins = "gpio65", "gpio66";
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x477>;

				qupv3_se8_spi_active {
					phandle = <0x6e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio65", "gpio66", "gpio67", "gpio68";
					};

					mux {
						function = "qup8";
						pins = "gpio65", "gpio66", "gpio67", "gpio68";
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x478>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio65", "gpio66", "gpio67", "gpio68";
					};

					mux {
						function = "gpio";
						pins = "gpio65", "gpio66", "gpio67", "gpio68";
					};
				};
			};

			qupv3_se9_2uart_pins {
				phandle = <0x47a>;

				qupv3_se9_2uart_active {
					phandle = <0x57>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "qup9";
						pins = "gpio4", "gpio5";
					};
				};

				qupv3_se9_2uart_sleep {
					phandle = <0x58>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5";
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x479>;

				qupv3_se9_i2c_active {
					phandle = <0x5f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "qup9";
						pins = "gpio6", "gpio7";
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x60>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio7";
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x47b>;

				qupv3_se9_spi_active {
					phandle = <0x6f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "qup9";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x70>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};
			};

			sdc2_clk_ds_100MHz {
				phandle = <0x3ee>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_ds_200MHz {
				phandle = <0x3ef>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_ds_400KHz {
				phandle = <0x3ec>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_ds_50MHz {
				phandle = <0x3ed>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_off {
				phandle = <0x3eb>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_on {
				phandle = <0x3ea>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_cmd_ds_100MHz {
				phandle = <0x3f4>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_ds_200MHz {
				phandle = <0x3f5>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_ds_400KHz {
				phandle = <0x3f2>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_ds_50MHz {
				phandle = <0x3f3>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_off {
				phandle = <0x3f1>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_on {
				phandle = <0x3f0>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_data_ds_100MHz {
				phandle = <0x3fa>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_ds_200MHz {
				phandle = <0x3fb>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_ds_400KHz {
				phandle = <0x3f8>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_ds_50MHz {
				phandle = <0x3f9>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_off {
				phandle = <0x3f7>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_on {
				phandle = <0x3f6>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};
			};

			sde_dp_aux_active {
				phandle = <0x415>;

				config {
					bias-disable = <0x0>;
					drive-strength = <0x8>;
					pins = "gpio43", "gpio51";
				};

				mux {
					function = "gpio";
					pins = "gpio43", "gpio51";
				};
			};

			sde_dp_aux_suspend {
				phandle = <0x416>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio43", "gpio51";
				};

				mux {
					function = "gpio";
					pins = "gpio43", "gpio51";
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x417>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "gpio38";
				};

				mux {
					function = "gpio";
					pins = "gpio38";
				};
			};

			sde_dp_usbplug_cc_suspend {
				phandle = <0x418>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio38";
				};

				mux {
					function = "gpio";
					pins = "gpio38";
				};
			};

			sec_aux_pcm {

				sec_aux_pcm_active {
					phandle = <0x423>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio80", "gpio81";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio80", "gpio81";
					};
				};

				sec_aux_pcm_sleep {
					phandle = <0x422>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio80", "gpio81";
					};

					mux {
						function = "gpio";
						pins = "gpio80", "gpio81";
					};
				};
			};

			sec_aux_pcm_din {

				sec_aux_pcm_din_active {
					phandle = <0x425>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio82";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio82";
					};
				};

				sec_aux_pcm_din_sleep {
					phandle = <0x424>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio82";
					};

					mux {
						function = "gpio";
						pins = "gpio82";
					};
				};
			};

			sec_aux_pcm_dout {

				sec_aux_pcm_dout_active {
					phandle = <0x427>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio83";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio83";
					};
				};

				sec_aux_pcm_dout_sleep {
					phandle = <0x426>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio83";
					};

					mux {
						function = "gpio";
						pins = "gpio83";
					};
				};
			};

			sec_mi2s {

				sec_mi2s_active {
					phandle = <0x441>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio80", "gpio81";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio80", "gpio81";
					};
				};

				sec_mi2s_sleep {
					phandle = <0x440>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio80", "gpio81";
					};

					mux {
						function = "gpio";
						pins = "gpio80", "gpio81";
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_active {
					phandle = <0x43f>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio79";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio79";
					};
				};

				sec_mi2s_mclk_sleep {
					phandle = <0x43e>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio79";
					};

					mux {
						function = "gpio";
						pins = "gpio79";
					};
				};
			};

			sec_mi2s_sd0 {

				sec_mi2s_sd0_active {
					phandle = <0x443>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio82";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio82";
					};
				};

				sec_mi2s_sd0_sleep {
					phandle = <0x442>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio82";
					};

					mux {
						function = "gpio";
						pins = "gpio82";
					};
				};
			};

			sec_mi2s_sd1 {

				sec_mi2s_sd1_active {
					phandle = <0x445>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio83";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio83";
					};
				};

				sec_mi2s_sd1_sleep {
					phandle = <0x444>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio83";
					};

					mux {
						function = "gpio";
						pins = "gpio83";
					};
				};
			};

			spkr_i2s_clk_pin {

				spkr_i2s_clk_active {
					phandle = <0x401>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio69";
					};

					mux {
						function = "spkr_i2s";
						pins = "gpio69";
					};
				};

				spkr_i2s_clk_sleep {
					phandle = <0x400>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio69";
					};

					mux {
						function = "spkr_i2s";
						pins = "gpio69";
					};
				};
			};

			storage_cd {
				phandle = <0x3e9>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio126";
				};

				mux {
					function = "gpio";
					pins = "gpio126";
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_active {
					phandle = <0x429>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio75", "gpio76";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio75", "gpio76";
					};
				};

				tert_aux_pcm_sleep {
					phandle = <0x428>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio75", "gpio76";
					};

					mux {
						function = "gpio";
						pins = "gpio75", "gpio76";
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_active {
					phandle = <0x42b>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio77";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio77";
					};
				};

				tert_aux_pcm_din_sleep {
					phandle = <0x42a>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio77";
					};

					mux {
						function = "gpio";
						pins = "gpio77";
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_active {
					phandle = <0x42d>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio78";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio78";
					};
				};

				tert_aux_pcm_dout_sleep {
					phandle = <0x42c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio78";
					};

					mux {
						function = "gpio";
						pins = "gpio78";
					};
				};
			};

			tert_mi2s {

				tert_mi2s_active {
					phandle = <0x449>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio75", "gpio76";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio75", "gpio76";
					};
				};

				tert_mi2s_sleep {
					phandle = <0x448>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio75", "gpio76";
					};

					mux {
						function = "gpio";
						pins = "gpio75", "gpio76";
					};
				};
			};

			tert_mi2s_mclk {

				tert_mi2s_mclk_active {
					phandle = <0x447>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio74";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio74";
					};
				};

				tert_mi2s_mclk_sleep {
					phandle = <0x446>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio74";
					};

					mux {
						function = "gpio";
						pins = "gpio74";
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_active {
					phandle = <0x44b>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio77";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio77";
					};
				};

				tert_mi2s_sd0_sleep {
					phandle = <0x44a>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio77";
					};

					mux {
						function = "gpio";
						pins = "gpio77";
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_active {
					phandle = <0x44d>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio78";
					};

					mux {
						function = "ter_mi2s";
						pins = "gpio78";
					};
				};

				tert_mi2s_sd1_sleep {
					phandle = <0x44c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio78";
					};

					mux {
						function = "gpio";
						pins = "gpio78";
					};
				};
			};

			trigout_a {
				phandle = <0x183>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio90";
				};

				mux {
					function = "qdss_cti";
					pins = "gpio90";
				};
			};

			ts_mux {

				ts_active {
					phandle = <0x41e>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio99", "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio99", "gpio122";
					};
				};

				ts_int_suspend {
					phandle = <0x420>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};

				ts_reset_suspend {
					phandle = <0x41f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio99";
					};

					mux {
						function = "gpio";
						pins = "gpio99";
					};
				};
			};

			tsif0_signals_active {
				phandle = <0x11a>;

				signals_cfg {
					bias-pull-down;
					drive_strength = <0x2>;
					pins = "gpio89", "gpio90", "gpio91";
				};

				tsif1_clk {
					function = "tsif1_clk";
					pins = "gpio89";
				};

				tsif1_data {
					function = "tsif1_data";
					pins = "gpio91";
				};

				tsif1_en {
					function = "tsif1_en";
					pins = "gpio90";
				};
			};

			tsif0_sync_active {
				phandle = <0x11b>;

				tsif1_sync {
					bias-pull-down;
					drive_strength = <0x2>;
					function = "tsif1_sync";
					pins = "gpio12";
				};
			};

			tsif1_signals_active {
				phandle = <0x11c>;

				signals_cfg {
					bias-pull-down;
					drive_strength = <0x2>;
					pins = "gpio93", "gpio94", "gpio95";
				};

				tsif2_clk {
					function = "tsif2_clk";
					pins = "gpio93";
				};

				tsif2_data {
					function = "tsif2_data";
					pins = "gpio95";
				};

				tsif2_en {
					function = "tsif2_en";
					pins = "gpio94";
				};
			};

			tsif1_sync_active {
				phandle = <0x11d>;

				tsif2_sync {
					bias-pull-down;
					drive_strength = <0x2>;
					function = "tsif2_sync";
					pins = "gpio96";
				};
			};

			ufs_dev_reset_assert {
				phandle = <0xa9>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					output-low;
					pins = "ufs_reset";
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0xaa>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					output-high;
					pins = "ufs_reset";
				};
			};

			wcd9xxx_intr {

				wcd_intr_default {
					phandle = <0x3e8>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio54";
					};

					mux {
						function = "gpio";
						pins = "gpio54";
					};
				};
			};

			wcd_gnd_mic_swap {

				wcd_gnd_mic_swap_active {
					phandle = <0x403>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio51";
					};

					mux {
						function = "gpio";
						pins = "gpio51";
					};
				};

				wcd_gnd_mic_swap_idle {
					phandle = <0x402>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio51";
					};

					mux {
						function = "gpio";
						pins = "gpio51";
					};
				};
			};

			wcd_usbc_analog_en1 {

				wcd_usbc_ana_en1_active {
					phandle = <0x405>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio49";
					};

					mux {
						function = "gpio";
						pins = "gpio49";
					};
				};

				wcd_usbc_ana_en1_idle {
					phandle = <0x404>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio49";
					};

					mux {
						function = "gpio";
						pins = "gpio49";
					};
				};
			};

			wcd_usbc_analog_en2 {

				wcd_usbc_ana_en2_active {
					phandle = <0x407>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio51";
					};

					mux {
						function = "gpio";
						pins = "gpio51";
					};
				};

				wcd_usbc_ana_en2_idle {
					phandle = <0x406>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio51";
					};

					mux {
						function = "gpio";
						pins = "gpio51";
					};
				};
			};
		};

		qcedev@1de0000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x20 0x11 0x20 0x11 0x20 0xf 0x20 0x10>;
			compatible = "qcom,qcedev";
			interrupts = <0x0 0x110 0x0>;
			iommus = <0x27 0x706 0x1 0x27 0x716 0x1>;
			phandle = <0x320>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,request-bw-before-clk;
			qcom,smmu-s1-enable;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x27 0x712 0x0 0x27 0x71f 0x0>;
				label = "ns_context";
				virtual-addr = <0x60000000>;
				virtual-size = <0x40000000>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x27 0x713 0x0 0x27 0x71c 0x0 0x27 0x71d 0x0 0x27 0x71e 0x0>;
				label = "secure_context";
				qcom,secure-context-bank;
				virtual-addr = <0x60200000>;
				virtual-size = <0x40000000>;
			};
		};

		qcom,a5@ac00000 {
			camss-vdd-supply = <0x1b9>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "turbo";
			clock-names = "gcc_cam_ahb_clk", "gcc_cam_axi_clk", "soc_fast_ahb", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "icp_clk", "icp_clk_src";
			clock-rates = <0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x23c34600>;
			clocks = <0x20 0xc 0x20 0xd 0xa3 0x17 0xa3 0x55 0xa3 0x9 0xa3 0x6 0xa3 0x1d 0xa3 0x1e>;
			compatible = "qcom,cam-a5";
			fw_name = "CAMERA_ICP.elf";
			interrupt-names = "a5";
			interrupts = <0x0 0x1cf 0x0>;
			phandle = <0x96>;
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-cam-base = <0x0 0x10000 0x18000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			regulator-names = "camss-vdd";
			status = "ok";
			ubwc-cfg = <0x7b 0x1ef>;
		};

		qcom,aopclk {
			#clock-cells = <0x1>;
			compatible = "qcom,aop-qmp-clk-v1";
			mbox-names = "qdss_clk";
			mboxes = <0x7f 0x0>;
			phandle = <0x7d>;
		};

		qcom,avtimer@170f7000 {
			compatible = "qcom,avtimer";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0xa>;
			reg = <0x170f700c 0x4 0x170f7010 0x4>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
		};

		qcom,bps {
			bps-vdd-supply = <0x1c3>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk", "bps_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600>;
			clocks = <0xa3 0x0 0xa3 0x1 0xa3 0x2 0xa3 0x3 0xa3 0x4>;
			compatible = "qcom,cam-bps";
			phandle = <0x99>;
			reg = <0xac6f000 0x3000>;
			reg-cam-base = <0x6f000>;
			reg-names = "bps_top";
			regulator-names = "bps-vdd";
			src-clock-name = "bps_clk_src";
			status = "ok";
		};

		qcom,cam-cdm-intf {
			cdm-client-names = "vfe", "jpegdma", "jpegenc", "fd", "lrmecdm";
			cell-index = <0x0>;
			compatible = "qcom,cam-cdm-intf";
			label = "cam-cdm-intf";
			num-hw-cdm = <0x1>;
			status = "ok";
		};

		qcom,cam-cpas@ac40000 {
			arch-compat = "cpas_top";
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			camss-vdd-supply = <0x1b9>;
			cell-index = <0x0>;
			client-axi-port-names = "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_sf_1", "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1";
			client-bus-camnoc-based;
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "cci0", "csid0", "csid1", "csid2", "ife0", "ife1", "ife2", "ipe0", "ipe1", "cam-cdm-intf0", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "fd0", "lrmecpas";
			clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-names = "gcc_ahb_clk", "gcc_axi_clk", "soc_ahb_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "camnoc_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x3938700 0x0 0x0 0x0 0x0 0x0 0x3f926a0 0x0 0x0 0x0 0x0 0x0 0x466b580 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0>;
			clocks = <0x20 0xc 0x20 0xd 0xa3 0x55 0xa3 0x54 0xa3 0x9 0xa3 0x6>;
			compatible = "qcom,cam-cpas";
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x0>;
			label = "cpas";
			qcom,cpas-hw-ver = <0x170100>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x7>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x12ad4 0x1 0x24d 0x0 0x12ad4 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0>;
			reg = <0xac40000 0x1000 0xac42000 0x5000>;
			reg-cam-base = <0x40000 0x42000>;
			reg-names = "cam_cpas_top", "cam_camnoc";
			regulator-names = "camss-vdd";
			src-clock-name = "slow_ahb_clk_src";
			status = "ok";
			vdd-corner-ahb-mapping = "suspend", "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <0x1 0x11 0x31 0x41 0x81 0xc1 0x101 0x141 0x151 0x181 0x1a1>;

			qcom,axi-port-list {

				qcom,axi-port1 {
					qcom,axi-port-name = "cam_hf_1";

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_1_camnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x92 0x30a 0x0 0x0 0x92 0x30a 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_1_mnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x88 0x200 0x0 0x0 0x88 0x200 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};
				};

				qcom,axi-port2 {
					qcom,axi-port-name = "cam_hf_2";

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_2_camnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x93 0x30a 0x0 0x0 0x93 0x30a 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_2_mnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x91 0x200 0x0 0x0 0x91 0x200 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};
				};

				qcom,axi-port3 {
					qcom,axi-port-name = "cam_sf_1";

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_sf_1_camnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x94 0x30a 0x0 0x0 0x94 0x30a 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_sf_1_mnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x89 0x200 0x0 0x0 0x89 0x200 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};
				};
			};
		};

		qcom,cam-fd {
			compat-hw-name = "qcom,fd";
			compatible = "qcom,cam-fd";
			num-fd = <0x1>;
			status = "ok";
		};

		qcom,cam-icp {
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,ipe1", "qcom,bps";
			compatible = "qcom,cam-icp";
			num-a5 = <0x1>;
			num-bps = <0x1>;
			num-ipe = <0x2>;
			status = "ok";
		};

		qcom,cam-isp {
			arch-compat = "ife";
			compatible = "qcom,cam-isp";
			status = "ok";
		};

		qcom,cam-jpeg {
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			compatible = "qcom,cam-jpeg";
			num-jpeg-dma = <0x1>;
			num-jpeg-enc = <0x1>;
			status = "ok";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x1be>;
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x27 0x1000 0x0>;
				label = "cpas-cdm0";

				iova-mem-map {
					phandle = <0x3b5>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_fd {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x27 0x1070 0x0>;
				label = "fd";

				iova-mem-map {
					phandle = <0x3b6>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x27 0x1078 0x2 0x27 0x1020 0x8 0x27 0x1040 0x8 0x27 0x1030 0x0 0x27 0x1050 0x0>;
				label = "icp";

				iova-mem-map {
					phandle = <0x3b4>;

					iova-mem-qdss-region {
						iova-region-id = <0x5>;
						iova-region-len = <0x100000>;
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};

					iova-mem-region-firmware {
						iova-region-id = <0x0>;
						iova-region-len = <0x500000>;
						iova-region-name = "firmware";
						iova-region-start = <0x0>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xcf300000>;
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-id = <0x4>;
						iova-region-len = <0x100000>;
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-id = <0x1>;
						iova-region-len = <0x9600000>;
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x27 0x808 0x0 0x27 0x810 0x8 0x27 0xc08 0x0 0x27 0xc10 0x8>;
				label = "ife";

				iova-mem-map {
					phandle = <0x3b2>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x27 0x1060 0x8 0x27 0x1068 0x8>;
				label = "jpeg";

				iova-mem-map {
					phandle = <0x3b3>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,camcc@ad00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,cam_cc-sdm845", "syscon";
			phandle = <0xa3>;
			qcom,cam_cc_bps_clk_src-opp-handle = <0x99>;
			qcom,cam_cc_cci_clk_src-opp-handle = <0x8f>;
			qcom,cam_cc_csi0phytimer_clk_src-opp-handle = <0x8c>;
			qcom,cam_cc_csi1phytimer_clk_src-opp-handle = <0x8d>;
			qcom,cam_cc_csi2phytimer_clk_src-opp-handle = <0x8e>;
			qcom,cam_cc_icp_clk_src-opp-handle = <0x96>;
			qcom,cam_cc_ife_0_clk_src-opp-handle = <0x91>;
			qcom,cam_cc_ife_0_csid_clk_src-opp-handle = <0x90>;
			qcom,cam_cc_ife_1_clk_src-opp-handle = <0x93>;
			qcom,cam_cc_ife_1_csid_clk_src-opp-handle = <0x92>;
			qcom,cam_cc_ife_lite_clk_src-opp-handle = <0x95>;
			qcom,cam_cc_ife_lite_csid_clk_src-opp-handle = <0x94>;
			qcom,cam_cc_ipe_0_clk_src-opp-handle = <0x97>;
			qcom,cam_cc_ipe_1_clk_src-opp-handle = <0x98>;
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1b>;
			vdd_mx-supply = <0x8b>;
		};

		qcom,cc-debug@100000 {
			#clock-cells = <0x1>;
			clock-names = "xo_clk_src";
			clocks = <0x1f 0x0>;
			compatible = "qcom,debugcc-sdm845";
			phandle = <0x310>;
			qcom,camcc = <0xa3>;
			qcom,cc-count = <0x6>;
			qcom,cpucc = <0xa5>;
			qcom,dispcc = <0x1e>;
			qcom,gcc = <0x20>;
			qcom,gpucc = <0xa4>;
			qcom,videocc = <0xa2>;
		};

		qcom,cci@ac4a000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs";
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cci_clk", "cci_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x23c3460>;
			clocks = <0xa3 0x6 0xa3 0x55 0xa3 0x54 0xa3 0x9 0xa3 0x7 0xa3 0x8>;
			compatible = "qcom,cci";
			gdscr-supply = <0x1b9>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpios = <0x32 0x11 0x0 0x32 0x12 0x0 0x32 0x13 0x0 0x32 0x14 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1cc 0x0>;
			phandle = <0x8f>;
			pinctrl-0 = <0x1ba 0x1bb>;
			pinctrl-1 = <0x1bc 0x1bd>;
			pinctrl-names = "cam_default", "cam_suspend";
			reg = <0xac4a000 0x4000>;
			reg-cam-base = <0x4a000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x3b0>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x3af>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x3b1>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x3ae>;
				status = "ok";
			};
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,config-arr = <0x17e40060 0x17e50060 0x17e60060 0x17e70060>;
			qcom,threshold-arr = <0x17e40058 0x17e50058 0x17e60058 0x17e70058>;
		};

		qcom,chd_sliver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,config-arr = <0x17e00060 0x17e10060 0x17e20060 0x17e30060>;
			qcom,threshold-arr = <0x17e00058 0x17e10058 0x17e20058 0x17e30058>;
		};

		qcom,cmd-db@861e0000 {
			compatible = "qcom,cmd-db";
			phandle = <0x327>;
			reg = <0xc3f000c 0x8>;
		};

		qcom,cpas-cdm0@ac48000 {
			camss-supply = <0x1b9>;
			cdm-client-names = "ife";
			cell-index = <0x0>;
			clock-cntl-level = "svs";
			clock-names = "gcc_camera_ahb", "gcc_camera_axi", "cam_cc_soc_ahb_clk", "cam_cc_cpas_ahb_clk", "cam_cc_camnoc_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x20 0xc 0x20 0xd 0xa3 0x55 0xa3 0x9 0xa3 0x6>;
			compatible = "qcom,cam170-cpas-cdm0";
			interrupt-names = "cpas-cdm";
			interrupts = <0x0 0x1cd 0x0>;
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-cam-base = <0x48000>;
			reg-names = "cpas-cdm";
			regulator-names = "camss";
			status = "ok";
		};

		qcom,cpu-bwmon {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0x245 0x4>;
			phandle = <0x305>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0x81>;
			reg = <0x1436400 0x300 0x1436300 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,cpu0-l3lat-mon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x30a>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xb6d00 0x22551000 0xef100 0x26e8f000 0x127500 0x3010b000 0x172500 0x34a49000 0x185100 0x39387000 0x1a1300 0x4dd1e000>;
			qcom,cpulist = <0x11 0x12 0x13 0x14>;
			qcom,target-dev = <0x86>;
		};

		qcom,cpu0-memlat-mon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x308>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x493e0 0x2fa 0xb6d00 0x6b8 0x114900 0x826 0x15f900 0xb71 0x185100 0xf27>;
			qcom,cpulist = <0x11 0x12 0x13 0x14>;
			qcom,target-dev = <0x83>;
		};

		qcom,cpu4-l3lat-mon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x30b>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xfd200 0x22551000 0x122a00 0x3010b000 0x180600 0x34a49000 0x1b8a00 0x39387000 0x1de200 0x4dd1e000>;
			qcom,cpulist = <0x15 0x16 0x17 0x18>;
			qcom,target-dev = <0x87>;
		};

		qcom,cpu4-memlat-mon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x309>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x493e0 0x2fa 0x79e00 0x6b8 0xc4e00 0x826 0xfd200 0xb71 0x122a00 0xf27 0x180600 0x134f 0x1a5e00 0x172b 0x1de200 0x1ae1>;
			qcom,cpulist = <0x15 0x16 0x17 0x18>;
			qcom,target-dev = <0x84>;
		};

		qcom,cpubw {
			compatible = "qcom,devbw";
			governor = "performance";
			phandle = <0x81>;
			qcom,active-only;
			qcom,bw-tbl = <0x8f0 0x11e1 0x1964 0x1fc4 0x23c3 0x29b9>;
			qcom,src-dst-ports = <0x1 0x302>;
		};

		qcom,cpucc@0x17d41000 {
			#clock-cells = <0x1>;
			clock-names = "xo_ao";
			clocks = <0x1f 0x1>;
			compatible = "qcom,clk-cpu-osm";
			l3-devs = <0x86 0x87 0x9d 0x9b>;
			phandle = <0x85>;
			qcom,mx-turbo-freq = <0x581e9800 0x64b54000 0xc4b20101>;
			reg = <0x17d41000 0x1400 0x17d43000 0x1400 0x17d45800 0x1400>;
			reg-names = "osm_l3_base", "osm_pwrcl_base", "osm_perfcl_base";
			vdd_l3_mx_ao-supply = <0x9c>;
			vdd_pwrcl_mx_ao-supply = <0x9c>;

			qcom,limits-dcvs@0 {
				#thermal-sensor-cells = <0x0>;
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x20 0x4>;
				phandle = <0x2>;
				qcom,affinity = <0x0>;
			};

			qcom,limits-dcvs@1 {
				#thermal-sensor-cells = <0x0>;
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x21 0x4>;
				isens-vref-settings = <0xd6d80 0xd6d80 0x4e20>;
				isens_vref-supply = <0x9e>;
				phandle = <0xa>;
				qcom,affinity = <0x1>;
			};

			qcom,wil6210 {
				clock-names = "rf_clk3_clk", "rf_clk3_pin_clk";
				clocks = <0x1f 0xa 0x1f 0xb>;
				compatible = "qcom,wil6210";
				phandle = <0x30f>;
				qcom,keep-radio-on-during-sleep;
				qcom,msm-bus,name = "wil6210";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x0 0x0 0x2d 0x200 0x927c0 0xc3500>;
				qcom,pcie-parent = <0x9f>;
				qcom,smmu-coherent;
				qcom,smmu-fast-map;
				qcom,smmu-mapping = <0x20000000 0xe0000000>;
				qcom,smmu-s1-en;
				qcom,smmu-support;
				qcom,use-ext-clocks;
				qcom,use-ext-supply;
				qcom,wigig-en = <0x32 0x27 0x0>;
				status = "disabled";
				vdd-supply = <0xa0>;
				vddio-supply = <0xa1>;
			};
		};

		qcom,csid-lite@acc8000 {
			camss-supply = <0x1b9>;
			cell-index = <0x2>;
			clock-cntl-level = "svs", "turbo";
			clock-control-debugfs = "true";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x16e36000 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x20113a80 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x20 0xc 0x20 0xd 0xa3 0x55 0xa3 0x9 0xa3 0x54 0xa3 0x32 0xa3 0x33 0xa3 0x31 0xa3 0xa 0xa3 0x2f 0xa3 0x30 0xa3 0x6>;
			compatible = "qcom,csid-lite170";
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x1d4 0x0>;
			phandle = <0x94>;
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			reg-names = "csid-lite";
			regulator-names = "camss";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid0@acb3000 {
			camss-supply = <0x1b9>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "turbo";
			clock-control-debugfs = "true";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x16e36000 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x20113a80 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clocks = <0x20 0xc 0x20 0xd 0xa3 0x55 0xa3 0x9 0xa3 0x54 0xa3 0x25 0xa3 0x26 0xa3 0x24 0xa3 0xa 0xa3 0x22 0xa3 0x23 0xa3 0x6 0xa3 0x21>;
			compatible = "qcom,csid170";
			ife0-supply = <0x1bf>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d0 0x0>;
			phandle = <0x90>;
			reg = <0xacb3000 0x1000>;
			reg-cam-base = <0xb3000>;
			reg-names = "csid";
			regulator-names = "camss", "ife0";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid1@acba000 {
			camss-supply = <0x1b9>;
			cell-index = <0x1>;
			clock-cntl-level = "svs", "turbo";
			clock-control-debugfs = "true";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x16e36000 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x20113a80 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clocks = <0x20 0xc 0x20 0xd 0xa3 0x55 0xa3 0x9 0xa3 0x54 0xa3 0x2c 0xa3 0x2d 0xa3 0x2b 0xa3 0xa 0xa3 0x29 0xa3 0x2a 0xa3 0x6 0xa3 0x28>;
			compatible = "qcom,csid170";
			ife1-supply = <0x1c0>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d2 0x0>;
			phandle = <0x92>;
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			reg-names = "csid";
			regulator-names = "camss", "ife1";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac65000 {
			cell-index = <0x0>;
			clock-cntl-level = "svs", "turbo";
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x1312d000 0x0 0x100db355 0x0 0x0 0x0 0x0 0x0 0x16e36000 0x0 0x100db355 0x0>;
			clocks = <0xa3 0x6 0xa3 0x55 0xa3 0x54 0xa3 0x9 0xa3 0xa 0xa3 0x13 0xa3 0xc 0xa3 0xb>;
			compatible = "qcom,csiphy-v1.0", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x1b9>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1dd 0x0>;
			mipi-csi-vdd-supply = <0x2d>;
			phandle = <0x8c>;
			reg = <0xac65000 0x1000>;
			reg-cam-base = <0x65000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac66000 {
			cell-index = <0x1>;
			clock-cntl-level = "svs", "turbo";
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x1312d000 0x0 0x100db355 0x0 0x0 0x0 0x0 0x0 0x16e36000 0x0 0x100db355 0x0>;
			clocks = <0xa3 0x6 0xa3 0x55 0xa3 0x54 0xa3 0x9 0xa3 0xa 0xa3 0x14 0xa3 0xe 0xa3 0xd>;
			compatible = "qcom,csiphy-v1.0", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x1b9>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1de 0x0>;
			mipi-csi-vdd-supply = <0x2d>;
			phandle = <0x8d>;
			reg = <0xac66000 0x1000>;
			reg-cam-base = <0x66000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac67000 {
			cell-index = <0x2>;
			clock-cntl-level = "svs", "turbo";
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x1312d000 0x0 0x100db355 0x0 0x0 0x0 0x0 0x0 0x16e36000 0x0 0x100db355 0x0>;
			clocks = <0xa3 0x6 0xa3 0x55 0xa3 0x54 0xa3 0x9 0xa3 0xa 0xa3 0x15 0xa3 0x10 0xa3 0xf>;
			compatible = "qcom,csiphy-v1.0", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x1b9>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1df 0x0>;
			mipi-csi-vdd-supply = <0x2d>;
			phandle = <0x8e>;
			reg = <0xac67000 0x1000>;
			reg-cam-base = <0x67000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi2phytimer_clk_src";
			status = "ok";
		};

		qcom,devfreq-compute {
			compatible = "qcom,arm-cpu-mon";
			phandle = <0x30e>;
			qcom,core-dev-table = <0x1cb600 0x2fa 0x21b100 0xa25>;
			qcom,cpulist = <0x15 0x16 0x17 0x18>;
			qcom,target-dev = <0x88>;
		};

		qcom,dispcc@af00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,dispcc-sdm845", "syscon";
			phandle = <0x1e>;
			reg = <0xaf00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1b>;
		};

		qcom,dp_display@0 {
			cell-index = <0x0>;
			clock-names = "core_aux_clk", "core_usb_ref_clk_src", "core_usb_ref_clk", "core_usb_cfg_ahb_clk", "core_usb_pipe_clk", "ctrl_link_clk", "ctrl_link_iface_clk", "ctrl_pixel_clk", "crypto_clk", "pixel_clk_rcg", "pixel_parent";
			clocks = <0x1e 0x8 0x1f 0x0 0x20 0x9f 0x20 0xa9 0x20 0xa3 0x1e 0xc 0x1e 0xe 0x1e 0x11 0x1e 0xa 0x1e 0x12 0x2e 0x5>;
			compatible = "qcom,dp-display";
			gdsc-supply = <0x19>;
			interrupt-parent = <0x2a>;
			interrupts = <0xc 0x0>;
			phandle = <0x2c1>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = <0x2413231d>;
			qcom,aux-cfg2-settings = [28 24];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 bb];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			reg = <0xae90000 0xdc 0xae90200 0xc0 0xae90400 0x508 0xae90a00 0x94 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x1a0 0x780000 0x621c 0x88ea030 0x10 0x88e8000 0x20 0xaee1000 0x34>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "qfprom_physical", "dp_pll", "usb3_dp_com", "hdcp_physical";
			vdda-0p9-supply = <0x2d>;
			vdda-1p2-supply = <0x2c>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x4>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x20>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,fd@ac5a000 {
			camss-vdd-supply = <0x1b9>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "gcc_ahb_clk", "gcc_axi_clk", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "fd_core_clk_src", "fd_core_clk", "fd_core_uar_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x20113a80 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clocks = <0x20 0xc 0x20 0xd 0xa3 0x55 0xa3 0x9 0xa3 0x6 0xa3 0x19 0xa3 0x18 0xa3 0x1a>;
			compatible = "qcom,fd41";
			interrupt-names = "fd";
			interrupts = <0x0 0x1ce 0x0>;
			phandle = <0x3b9>;
			reg = <0xac5a000 0x1000 0xac5b000 0x400>;
			reg-cam-base = <0x5a000 0x5b000>;
			reg-names = "fd_core", "fd_wrapper";
			regulator-names = "camss-vdd";
			src-clock-name = "fd_core_clk_src";
			status = "ok";
		};

		qcom,gcc@100000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,gcc-sdm845", "syscon";
			phandle = <0x20>;
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1b>;
			vdd_cx_ao-supply = <0x8a>;
		};

		qcom,gdsc@0x10f004 {
			compatible = "qcom,gdsc";
			phandle = <0x2ab>;
			qcom,poll-cfg-gdscr;
			reg = <0x10f004 0x4>;
			regulator-name = "usb30_prim_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x110004 {
			compatible = "qcom,gdsc";
			phandle = <0x2b0>;
			qcom,poll-cfg-gdscr;
			reg = <0x110004 0x4>;
			regulator-name = "usb30_sec_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x16b004 {
			compatible = "qcom,gdsc";
			phandle = <0x263>;
			qcom,poll-cfg-gdscr;
			reg = <0x16b004 0x4>;
			regulator-name = "pcie_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x175004 {
			compatible = "qcom,gdsc";
			phandle = <0x2b5>;
			qcom,poll-cfg-gdscr;
			reg = <0x175004 0x4>;
			regulator-name = "ufs_card_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x177004 {
			compatible = "qcom,gdsc";
			phandle = <0xa6>;
			qcom,poll-cfg-gdscr;
			reg = <0x177004 0x4>;
			regulator-name = "ufs_phy_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d030 {
			compatible = "qcom,gdsc";
			phandle = <0x1a7>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d030 0x4>;
			regulator-name = "hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d034 {
			compatible = "qcom,gdsc";
			phandle = <0x1a2>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d034 0x4>;
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu1_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d038 {
			compatible = "qcom,gdsc";
			phandle = <0x1a3>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d038 0x4>;
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu2_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d03c {
			compatible = "qcom,gdsc";
			phandle = <0x1a8>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d03c 0x4>;
			regulator-name = "hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d040 {
			compatible = "qcom,gdsc";
			phandle = <0x1a4>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d040 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d044 {
			compatible = "qcom,gdsc";
			phandle = <0x1a6>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d044 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x17d048 {
			compatible = "qcom,gdsc";
			phandle = <0x1a5>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d048 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x18d004 {
			compatible = "qcom,gdsc";
			phandle = <0x268>;
			qcom,poll-cfg-gdscr;
			reg = <0x18d004 0x4>;
			regulator-name = "pcie_1_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x509100c {
			clock-names = "core_root_clk";
			clocks = <0x1c 0x2>;
			compatible = "qcom,gdsc";
			parent-supply = <0x1d>;
			phandle = <0x2a8>;
			qcom,force-enable-root-clk;
			qcom,poll-cfg-gdscr;
			reg = <0x509100c 0x4>;
			regulator-name = "gpu_gx_gdsc";
			status = "ok";
		};

		qcom,gdsc@0x509106c {
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0x1a>;
			parent-supply = <0x1b>;
			phandle = <0x1a1>;
			qcom,clk-dis-wait-val = <0x8>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x509106c 0x4>;
			regulator-name = "gpu_cx_gdsc";
			status = "ok";
			vdd_parent-supply = <0x1b>;
		};

		qcom,gdsc@0xab00814 {
			compatible = "qcom,gdsc";
			phandle = <0xbe>;
			qcom,poll-cfg-gdscr;
			reg = <0xab00814 0x4>;
			regulator-name = "venus_gdsc";
			status = "ok";
		};

		qcom,gdsc@0xab00874 {
			compatible = "qcom,gdsc";
			phandle = <0x25e>;
			qcom,poll-cfg-gdscr;
			qcom,support-hw-trigger;
			reg = <0xab00874 0x4>;
			regulator-name = "vcodec0_gdsc";
			status = "ok";
		};

		qcom,gdsc@0xab008b4 {
			compatible = "qcom,gdsc";
			phandle = <0x25f>;
			qcom,poll-cfg-gdscr;
			qcom,support-hw-trigger;
			reg = <0xab008b4 0x4>;
			regulator-name = "vcodec1_gdsc";
			status = "ok";
		};

		qcom,gdsc@0xad06004 {
			compatible = "qcom,gdsc";
			phandle = <0x1c3>;
			qcom,poll-cfg-gdscr;
			qcom,support-hw-trigger;
			reg = <0xad06004 0x4>;
			regulator-name = "bps_gdsc";
			status = "ok";
		};

		qcom,gdsc@0xad07004 {
			compatible = "qcom,gdsc";
			phandle = <0x1c1>;
			qcom,poll-cfg-gdscr;
			qcom,support-hw-trigger;
			reg = <0xad07004 0x4>;
			regulator-name = "ipe_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@0xad08004 {
			compatible = "qcom,gdsc";
			phandle = <0x1c2>;
			qcom,poll-cfg-gdscr;
			qcom,support-hw-trigger;
			reg = <0xad08004 0x4>;
			regulator-name = "ipe_1_gdsc";
			status = "ok";
		};

		qcom,gdsc@0xad09004 {
			compatible = "qcom,gdsc";
			phandle = <0x1bf>;
			qcom,poll-cfg-gdscr;
			reg = <0xad09004 0x4>;
			regulator-name = "ife_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@0xad0a004 {
			compatible = "qcom,gdsc";
			phandle = <0x1c0>;
			qcom,poll-cfg-gdscr;
			reg = <0xad0a004 0x4>;
			regulator-name = "ife_1_gdsc";
			status = "ok";
		};

		qcom,gdsc@0xad0b134 {
			compatible = "qcom,gdsc";
			phandle = <0x1b9>;
			qcom,poll-cfg-gdscr;
			reg = <0xad0b134 0x4>;
			regulator-name = "titan_top_gdsc";
			status = "ok";
		};

		qcom,gdsc@0xaf03000 {
			compatible = "qcom,gdsc";
			phandle = <0x19>;
			proxy-supply = <0x19>;
			qcom,en-few-wait-val = <0x6>;
			qcom,en-rest-wait-val = <0x5>;
			qcom,poll-cfg-gdscr;
			qcom,proxy-consumer-enable;
			qcom,support-hw-trigger;
			reg = <0xaf03000 0x4>;
			regulator-name = "mdss_core_gdsc";
			status = "ok";
		};

		qcom,gfxcc@5090000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,gfxcc-sdm845";
			phandle = <0x1c>;
			qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <0x9b>;
			reg = <0x5090000 0x9000>;
			reg-names = "cc_base";
			vdd_gfx-supply = <0x1d>;
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v2";
			qcom,config-reg = <0x17990434>;
			qcom,threshold-arr = <0x1799041c 0x17990420>;
		};

		qcom,glink-fifo-config-wdsp {
			compatible = "qcom,glink-fifo-config";
			phandle = <0xdd>;
			qcom,in-read-idx-reg = <0x1200c>;
			qcom,in-write-idx-reg = <0x12010>;
			qcom,out-read-idx-reg = <0x12000>;
			qcom,out-write-idx-reg = <0x12004>;
		};

		qcom,glink-mailbox-xprt-spss@1885008 {
			compatible = "qcom,glink-mailbox-xprt";
			interrupts = <0x0 0x15c 0x4>;
			label = "spss";
			qcom,irq-mask = <0x1>;
			qcom,rx-ring-size = <0x400>;
			qcom,tx-ring-size = <0x400>;
			reg = <0x1885008 0x8 0x1885010 0x4 0x188501c 0x4 0x1886008 0x4>;
			reg-names = "mbox-loc-addr", "mbox-loc-size", "irq-reg-base", "irq-rx-reset";
		};

		qcom,glink-qos-config-adsp {
			compatible = "qcom,glink-qos-config";
			phandle = <0xdc>;
			qcom,flow-info = <0x3c 0x0 0x3c 0x0 0x3c 0x0 0x3c 0x0>;
			qcom,mtu-size = <0x800>;
			qcom,tput-stats-cycle = <0xa>;
		};

		qcom,glink-qos-config-wdsp {
			compatible = "qcom,glink-qos-config";
			phandle = <0xde>;
			qcom,flow-info = <0x80 0x0 0x70 0x1 0x60 0x2 0x50 0x3>;
			qcom,mtu-size = <0x800>;
			qcom,tput-stats-cycle = <0xa>;
		};

		qcom,glink-smem-native-xprt-adsp@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			cpu-affinity = <0x1 0x2>;
			interrupts = <0x0 0x9c 0x1>;
			label = "lpass";
			qcom,irq-mask = <0x100>;
			qcom,qos-config = <0xdc>;
			qcom,ramp-time = <0xaf>;
			reg = <0x86000000 0x200000 0x1799000c 0x4>;
			reg-names = "smem", "irq-reg-base";
		};

		qcom,glink-smem-native-xprt-cdsp@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			interrupts = <0x0 0x23e 0x1>;
			label = "cdsp";
			qcom,irq-mask = <0x10>;
			reg = <0x86000000 0x200000 0x1799000c 0x4>;
			reg-names = "smem", "irq-reg-base";
		};

		qcom,glink-smem-native-xprt-dsps@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			interrupts = <0x0 0xaa 0x1>;
			label = "dsps";
			qcom,irq-mask = <0x1000000>;
			reg = <0x86000000 0x200000 0x1799000c 0x4>;
			reg-names = "smem", "irq-reg-base";
		};

		qcom,glink-smem-native-xprt-modem@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			interrupts = <0x0 0x1c1 0x1>;
			label = "mpss";
			qcom,irq-mask = <0x1000>;
			reg = <0x86000000 0x200000 0x1799000c 0x4>;
			reg-names = "smem", "irq-reg-base";
		};

		qcom,glink-spi-xprt-wdsp {
			compatible = "qcom,glink-spi-xprt";
			label = "wdsp";
			phandle = <0x31b>;
			qcom,qos-config = <0xde>;
			qcom,ramp-time = <0x10 0x20 0x30 0x40>;
			qcom,remote-fifo-config = <0xdd>;
		};

		qcom,glink-ssr-adsp {
			compatible = "qcom,glink_ssr";
			label = "adsp";
			phandle = <0xdf>;
			qcom,edge = "lpass";
			qcom,notify-edges = <0xe3 0xe0 0xe1>;
			qcom,xprt = "smem";
		};

		qcom,glink-ssr-cdsp {
			compatible = "qcom,glink_ssr";
			label = "cdsp";
			phandle = <0xe1>;
			qcom,edge = "cdsp";
			qcom,notify-edges = <0xe3 0xdf 0xe0>;
			qcom,xprt = "smem";
		};

		qcom,glink-ssr-dsps {
			compatible = "qcom,glink_ssr";
			label = "slpi";
			phandle = <0xe0>;
			qcom,edge = "dsps";
			qcom,notify-edges = <0xe3 0xdf 0xe1>;
			qcom,xprt = "smem";
		};

		qcom,glink-ssr-modem {
			compatible = "qcom,glink_ssr";
			label = "modem";
			phandle = <0xe3>;
			qcom,edge = "mpss";
			qcom,notify-edges = <0xdf 0xe0 0xe1 0xe2>;
			qcom,xprt = "smem";
		};

		qcom,glink-ssr-spss {
			compatible = "qcom,glink_ssr";
			label = "spss";
			phandle = <0xe2>;
			qcom,edge = "spss";
			qcom,notify-edges = <0xe3>;
			qcom,xprt = "mailbox";
		};

		qcom,glink_pkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-loopback_cntl {
				qcom,glinkpkt-ch-name = "LOCAL_LOOPBACK_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback_ctrl";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-transport = "lloop";
			};

			qcom,glinkpkt-loopback_data {
				qcom,glinkpkt-ch-name = "glink_pkt_lloop_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-transport = "lloop";
			};
		};

		qcom,gmu {
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk";
			clocks = <0xa4 0x4 0xa4 0xa 0x20 0x1a 0x20 0x29>;
			compatible = "qcom,gpu-gmu";
			interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
			interrupts = <0x0 0x130 0x0 0x0 0x131 0x0>;
			label = "kgsl-gmu";
			phandle = <0x9a>;
			qcom,msm-bus,name = "cnoc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x2734 0x0 0x0 0x1a 0x2734 0x0 0x64>;
			reg = <0x506a000 0x30000 0xb200000 0x300000>;
			reg-names = "kgsl_gmu_reg", "kgsl_gmu_pdc_reg";
			regulator-names = "vddcx", "vdd";
			vdd-supply = <0x2a8>;
			vddcx-supply = <0x1a1>;

			gmu_kernel {
				compatible = "qcom,smmu-gmu-kernel-cb";
				iommus = <0x1a9 0x5>;
				phandle = <0x4bf>;
			};

			gmu_user {
				compatible = "qcom,smmu-gmu-user-cb";
				iommus = <0x1a9 0x4>;
				phandle = <0x4be>;
			};

			qcom,gmu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gmu-pwrlevels";

				qcom,gmu-pwrlevel@0 {
					qcom,gmu-freq = <0x0>;
					reg = <0x0>;
				};

				qcom,gmu-pwrlevel@1 {
					qcom,gmu-freq = <0xbebc200>;
					reg = <0x1>;
				};

				qcom,gmu-pwrlevel@2 {
					qcom,gmu-freq = <0x17d78400>;
					reg = <0x2>;
				};
			};
		};

		qcom,gpi-dma@0x800000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0xf4 0x0 0x0 0xf5 0x0 0x0 0xf6 0x0 0x0 0xf7 0x0 0x0 0xf8 0x0 0x0 0xf9 0x0 0x0 0xfa 0x0 0x0 0xfb 0x0 0x0 0xfc 0x0 0x0 0xfd 0x0 0x0 0xfe 0x0 0x0 0xff 0x0 0x0 0x100 0x0>;
			iommus = <0x27 0x16 0x0>;
			phandle = <0x36>;
			qcom,ev-factor = <0x2>;
			qcom,gpii-mask = <0xfa>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			qcom,max-num-gpii = <0xd>;
			qcom,smmu-cfg = <0x1>;
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpi-dma@0xa00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0x117 0x0 0x0 0x118 0x0 0x0 0x119 0x0 0x0 0x11a 0x0 0x0 0x11b 0x0 0x0 0x11c 0x0 0x0 0x125 0x0 0x0 0x126 0x0 0x0 0x127 0x0 0x0 0x128 0x0 0x0 0x129 0x0 0x0 0x12a 0x0 0x0 0x12b 0x0>;
			iommus = <0x27 0x6d6 0x0>;
			phandle = <0x5c>;
			qcom,ev-factor = <0x2>;
			qcom,gpii-mask = <0xfa>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			qcom,max-num-gpii = <0xd>;
			qcom,smmu-cfg = <0x1>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			phandle = <0x2a7>;
			qcom,bw-tbl = <0x0 0x17d 0x23c 0x2fa 0x478 0x623 0x826 0xa25 0xb71 0xf27 0x134f 0x172b 0x1ae1>;
			qcom,src-dst-ports = <0x1a 0x200>;
		};

		qcom,gpucc@5090000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,gpucc-sdm845", "syscon";
			phandle = <0xa4>;
			qcom,gpu_cc_gmu_clk_src-opp-handle = <0x9a>;
			reg = <0x5090000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1b>;
			vdd_mx-supply = <0x8b>;
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			interrupts = <0x0 0x19e 0x0 0x0 0x19f 0x0 0x0 0x1a0 0x0 0x0 0x1a1 0x0 0x0 0x1a2 0x0 0x0 0x1a3 0x0 0x0 0x1a4 0x0 0x0 0x1a5 0x0 0x0 0x1a6 0x0 0x0 0x1a7 0x0 0x0 0x1a8 0x0 0x0 0x1a9 0x0>;
			iommus = <0x27 0x40 0x1>;
			qcom,gpio-early-crash-ind = <0xe8 0x1 0x0>;
			qcom,gpio-force-fatal-error = <0xe8 0x0 0x0>;
			qcom,smmu-s1-bypass;
			qcom,vdd-0.8-cx-mx-config = <0xc3500 0xc3500>;
			qcom,vdd-3.3-ch0-config = <0x2f5d00 0x328980>;
			qcom,wlan-msa-memory = <0x100000>;
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
			vdd-0.8-cx-mx-supply = <0xe9>;
			vdd-1.3-rfa-supply = <0xeb>;
			vdd-1.8-xo-supply = <0xea>;
			vdd-3.3-ch0-supply = <0xec>;
		};

		qcom,ion {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@10 {
				memory-region = <0x1ad>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0xa>;
			};

			qcom,ion-heap@13 {
				memory-region = <0x1ac>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0xd>;
			};

			qcom,ion-heap@19 {
				memory-region = <0x1ab>;
				qcom,ion-heap-type = "DMA";
				reg = <0x13>;
			};

			qcom,ion-heap@22 {
				memory-region = <0xbd>;
				qcom,ion-heap-type = "DMA";
				reg = <0x16>;
			};

			qcom,ion-heap@25 {
				phandle = <0x3ad>;
				qcom,ion-heap-type = "SYSTEM";
				reg = <0x19>;
			};

			qcom,ion-heap@27 {
				memory-region = <0x1aa>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1b>;
			};

			qcom,ion-heap@9 {
				qcom,ion-heap-type = "SYSTEM_SECURE";
				reg = <0x9>;
			};
		};

		qcom,ipa@01e00000 {
			compatible = "qcom,ipa";
			interrupt-names = "ipa-irq", "gsi-irq";
			interrupts = <0x0 0x137 0x0 0x0 0x1b0 0x0>;
			phandle = <0x323>;
			qcom,arm-smmu;
			qcom,bandwidth-vote-for-ipa;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,ee = <0x0>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0xd>;
			qcom,ipa-ram-mmap = <0x280 0x0 0x0 0x288 0x78 0x4000 0x308 0x78 0x4000 0x388 0x78 0x4000 0x408 0x78 0x4000 0xf 0x0 0x7 0x8 0xe 0x488 0x78 0x4000 0x508 0x78 0x4000 0xf 0x0 0x7 0x8 0xe 0x588 0x78 0x4000 0x608 0x78 0x4000 0x688 0x140 0x7c8 0x0 0x800 0x7d0 0x200 0x9d0 0x200 0x0 0x0 0x0 0xbd8 0x1024 0x2000 0x0 0x2000 0x0 0x2000 0x0 0x2000 0x0 0x80 0x200 0x2000 0x2000 0x0 0x2000 0x0 0x2000 0x0 0x2000 0x0 0x1c00 0x400>;
			qcom,ipa-wdi2;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x5>;
			qcom,msm-bus,num-paths = <0x4>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x1 0x2a4 0x0 0x0 0x8f 0x309 0x0 0x0 0x5a 0x200 0x13880 0x927c0 0x5a 0x249 0x13880 0x55730 0x1 0x2a4 0x9c40 0x9c40 0x8f 0x309 0x0 0x4b 0x5a 0x200 0x13880 0x9c400 0x5a 0x249 0x13880 0x9c400 0x1 0x2a4 0x13880 0x13880 0x8f 0x309 0x0 0x96 0x5a 0x200 0x324b0 0xea600 0x5a 0x249 0x324b0 0xea600 0x1 0x2a4 0x324b0 0x27100 0x8f 0x309 0x0 0x12c 0x5a 0x200 0x324b0 0x36ee80 0x5a 0x249 0x324b0 0x36ee80 0x1 0x2a4 0x324b0 0x493e0 0x8f 0x309 0x0 0x163>;
			qcom,use-64-bit-dma-mask;
			qcom,use-ipa-tethering-bridge;
			reg = <0x1e00000 0x34000 0x1e04000 0x2c000>;
			reg-names = "ipa-base", "gsi-base";

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <0x27 0x720 0x0>;
				phandle = <0x324>;
				qcom,additional-mapping = <0x146bd000 0x146bd000 0x2000>;
				qcom,iova-mapping = <0x20000000 0x40000000>;
				qcom,smmu-s1-bypass;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0x27 0x722 0x0>;
				phandle = <0x326>;
				qcom,iova-mapping = <0x40000000 0x20000000>;
				qcom,smmu-s1-bypass;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <0x27 0x721 0x0>;
				phandle = <0x325>;
				qcom,additional-mapping = <0x1e60000 0x1e60000 0x80000>;
				qcom,smmu-s1-bypass;
			};

			qcom,smp2pgpio_map_ipa_1_in {
				compatible = "qcom,smp2pgpio-map-ipa-1-in";
				gpios = <0xe6 0x0 0x0>;
			};

			qcom,smp2pgpio_map_ipa_1_out {
				compatible = "qcom,smp2pgpio-map-ipa-1-out";
				gpios = <0xe5 0x0 0x0>;
			};
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0xe7>;
			qcom,firmware-name = "ipa_fws";
			qcom,pas-id = <0xf>;
			qcom,pil-force-shutdown;
		};

		qcom,ipc-spinlock@1f40000 {
			compatible = "qcom,ipc-spinlock-sfpb";
			qcom,num-locks = <0x8>;
			reg = <0x1f40000 0x8000>;
		};

		qcom,ipc_router {
			compatible = "qcom,ipc_router";
			qcom,node-id = <0x1>;
		};

		qcom,ipc_router_cdsp_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,fragmented-data;
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x1>;
			qcom,xprt-remote = "cdsp";
			qcom,xprt-version = <0x1>;
		};

		qcom,ipc_router_dsps_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,dynamic-wakeup-source;
			qcom,fragmented-data;
			qcom,glink-xprt = "smem";
			qcom,low-latency-xprt;
			qcom,xprt-linkid = <0x1>;
			qcom,xprt-remote = "dsps";
			qcom,xprt-version = <0x1>;
		};

		qcom,ipc_router_modem_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,fragmented-data;
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x1>;
			qcom,xprt-remote = "mpss";
			qcom,xprt-version = <0x1>;
		};

		qcom,ipc_router_q6_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,fragmented-data;
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x1>;
			qcom,xprt-remote = "lpass";
			qcom,xprt-version = <0x1>;
		};

		qcom,ipe0 {
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk", "ipe_0_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x20113a80 0x0 0x0 0x0 0x0 0x23c34600>;
			clocks = <0xa3 0x34 0xa3 0x35 0xa3 0x36 0xa3 0x37 0xa3 0x38>;
			compatible = "qcom,cam-ipe";
			ipe0-vdd-supply = <0x1c1>;
			phandle = <0x97>;
			reg = <0xac87000 0x3000>;
			reg-cam-base = <0x87000>;
			reg-names = "ipe0_top";
			regulator-names = "ipe0-vdd";
			src-clock-name = "ipe_0_clk_src";
			status = "ok";
		};

		qcom,ipe1 {
			cell-index = <0x1>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ipe_1_ahb_clk", "ipe_1_areg_clk", "ipe_1_axi_clk", "ipe_1_clk", "ipe_1_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x20113a80 0x0 0x0 0x0 0x0 0x23c34600>;
			clocks = <0xa3 0x39 0xa3 0x3a 0xa3 0x3b 0xa3 0x3c 0xa3 0x3d>;
			compatible = "qcom,cam-ipe";
			ipe1-vdd-supply = <0x1c2>;
			phandle = <0x98>;
			reg = <0xac91000 0x3000>;
			reg-cam-base = <0x91000>;
			reg-names = "ipe1_top";
			regulator-names = "ipe1-vdd";
			src-clock-name = "ipe_1_clk_src";
			status = "ok";
		};

		qcom,jpegdma@0xac52000 {
			camss-vdd-supply = <0x1b9>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "jpegdma_clk_src", "jpegdma_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x20 0xc 0x20 0xd 0xa3 0x55 0xa3 0x9 0xa3 0x6 0xa3 0x3f 0xa3 0x3e>;
			compatible = "qcom,cam_jpeg_dma";
			interrupt-names = "jpegdma";
			interrupts = <0x0 0x1db 0x0>;
			phandle = <0x3b8>;
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			reg-names = "jpegdma_hw";
			regulator-names = "camss-vdd";
			src-clock-name = "jpegdma_clk_src";
			status = "ok";
		};

		qcom,jpegenc@ac4e000 {
			camss-vdd-supply = <0x1b9>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "jpegenc_clk_src", "jpegenc_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x20 0xc 0x20 0xd 0xa3 0x55 0xa3 0x9 0xa3 0x6 0xa3 0x3f 0xa3 0x3e>;
			compatible = "qcom,cam_jpeg_enc";
			interrupt-names = "jpeg";
			interrupts = <0x0 0x1da 0x0>;
			phandle = <0x3b7>;
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			reg-names = "jpege_hw";
			regulator-names = "camss-vdd";
			src-clock-name = "jpegenc_clk_src";
			status = "ok";
		};

		qcom,kgsl-3d0@5000000 {
			#cooling-cells = <0x2>;
			cache-slice-names = "gpu", "gpuhtw";
			cache-slices = <0x2b 0xc 0x2b 0xb>;
			clock-names = "core_clk", "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk", "l3_vote";
			clocks = <0x1c 0x3 0xa4 0xa 0x20 0x1a 0x20 0x29 0xa4 0x4 0x85 0x10>;
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x0 0x12c 0x0>;
			label = "kgsl-3d0";
			phandle = <0x9b>;
			qcom,bus-control;
			qcom,bus-width = <0x20>;
			qcom,chipid = <0x6030000>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,gpu-quirk-hfi-use-reg;
			qcom,gpu-quirk-secvid-set-once;
			qcom,gpubw-dev = <0x2a7>;
			qcom,highest-bank-bit = <0xf>;
			qcom,id = <0x0>;
			qcom,idle-timeout = <0x50>;
			qcom,initial-pwrlevel = <0x5>;
			qcom,isense-clk-on-level = <0x1>;
			qcom,min-access-length = <0x20>;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0xd>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0x61a80 0x1a 0x200 0x0 0x927c0 0x1a 0x200 0x0 0xc3500 0x1a 0x200 0x0 0x124f80 0x1a 0x200 0x0 0x192580 0x1a 0x200 0x0 0x2162e0 0x1a 0x200 0x0 0x2990a0 0x1a 0x200 0x0 0x2ee000 0x1a 0x200 0x0 0x3e12a0 0x1a 0x200 0x0 0x4f1a00 0x1a 0x200 0x0 0x5ee8e0 0x1a 0x200 0x0 0x6e1b80>;
			qcom,no-nap;
			qcom,pm-qos-active-latency = <0x1cc>;
			qcom,snapshot-size = <0x100000>;
			qcom,tsens-name = "tsens_tz_sensor12";
			qcom,ubwc-mode = <0x2>;
			reg = <0x5000000 0x40000 0x5061000 0x800 0x509e000 0x1000>;
			reg-names = "kgsl_3d0_reg_memory", "kgsl_3d0_cx_dbgc_memory", "cx_misc";
			regulator-names = "vddcx", "vdd";
			status = "ok";
			tzone-names = "gpu0-usr", "gpu1-usr";
			vdd-supply = <0x2a8>;
			vddcx-supply = <0x1a1>;

			qcom,gpu-coresights {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-coresight";
				status = "disabled";

				qcom,gpu-coresight@0 {
					coresight-atid = <0x32>;
					coresight-name = "coresight-gfx";
					reg = <0x0>;

					port {

						endpoint {
							phandle = <0x145>;
							remote-endpoint = <0x2a9>;
						};
					};
				};

				qcom,gpu-coresight@1 {
					coresight-atid = <0x33>;
					coresight-name = "coresight-gfx-cx";
					reg = <0x1>;

					port {

						endpoint {
							phandle = <0x146>;
							remote-endpoint = <0x2aa>;
						};
					};
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
					reg = <0x3>;
				};
			};

			qcom,gpu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					qcom,bus-freq = <0xc>;
					qcom,bus-max = <0xc>;
					qcom,bus-min = <0xb>;
					qcom,gpu-freq = <0x23c34600>;
					reg = <0x0>;
				};

				qcom,gpu-pwrlevel@1 {
					qcom,bus-freq = <0xc>;
					qcom,bus-max = <0xc>;
					qcom,bus-min = <0xa>;
					qcom,gpu-freq = <0x20a9d100>;
					reg = <0x1>;
				};

				qcom,gpu-pwrlevel@2 {
					qcom,bus-freq = <0xa>;
					qcom,bus-max = <0xb>;
					qcom,bus-min = <0x9>;
					qcom,gpu-freq = <0x1d0707c0>;
					reg = <0x2>;
				};

				qcom,gpu-pwrlevel@3 {
					qcom,bus-freq = <0x9>;
					qcom,bus-max = <0xa>;
					qcom,bus-min = <0x8>;
					qcom,gpu-freq = <0x1954fc40>;
					reg = <0x3>;
				};

				qcom,gpu-pwrlevel@4 {
					qcom,bus-freq = <0x8>;
					qcom,bus-max = <0x9>;
					qcom,bus-min = <0x7>;
					qcom,gpu-freq = <0x14257880>;
					reg = <0x4>;
				};

				qcom,gpu-pwrlevel@5 {
					qcom,bus-freq = <0x5>;
					qcom,bus-max = <0x7>;
					qcom,bus-min = <0x5>;
					qcom,gpu-freq = <0x10b07600>;
					reg = <0x5>;
				};

				qcom,gpu-pwrlevel@6 {
					qcom,bus-freq = <0x4>;
					qcom,bus-max = <0x5>;
					qcom,bus-min = <0x3>;
					qcom,gpu-freq = <0xc845880>;
					reg = <0x6>;
				};

				qcom,gpu-pwrlevel@7 {
					qcom,bus-freq = <0x0>;
					qcom,bus-max = <0x0>;
					qcom,bus-min = <0x0>;
					qcom,gpu-freq = <0x0>;
					reg = <0x7>;
				};
			};

			qcom,l3-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,l3-pwrlevels";

				qcom,l3-pwrlevel@0 {
					qcom,l3-freq = <0x0>;
					reg = <0x0>;
				};

				qcom,l3-pwrlevel@1 {
					qcom,l3-freq = <0x3010b000>;
					reg = <0x1>;
				};

				qcom,l3-pwrlevel@2 {
					qcom,l3-freq = <0x4dd1e000>;
					reg = <0x2>;
				};
			};
		};

		qcom,kgsl-busmon {
			compatible = "qcom,kgsl-busmon";
			label = "kgsl-busmon";
			phandle = <0x4ba>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x2a6>;
			phandle = <0x4b9>;
			qcom,firmware-name = "a630_zap";
			qcom,pas-id = <0xd>;
		};

		qcom,kgsl-iommu {
			clock-names = "iface_clk", "mem_clk", "mem_iface_clk";
			clocks = <0x20 0x26 0x20 0x1a 0x20 0x29>;
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x4bb>;
			qcom,hyp_secure_alloc;
			qcom,micro-mmu-control = <0x6000>;
			qcom,protect = <0x40000 0xc000>;
			qcom,retention;
			qcom,secure_align_mask = <0xfff>;
			reg = <0x5040000 0x10000>;

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1a9 0x2 0x1a9 0x1>;
				phandle = <0x4bd>;
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1a9 0x0>;
				label = "gfx3d_user";
				phandle = <0x4bc>;
				qcom,gpu-offset = <0x48000>;
			};
		};

		qcom,l3-cdsp {
			clock-names = "devfreq_clk";
			clocks = <0x85 0xd>;
			compatible = "devfreq-simple-dev";
			governor = "powersave";
			phandle = <0x9d>;
		};

		qcom,l3-cpu0 {
			clock-names = "devfreq_clk";
			clocks = <0x85 0x3>;
			compatible = "devfreq-simple-dev";
			governor = "performance";
			phandle = <0x86>;
		};

		qcom,l3-cpu4 {
			clock-names = "devfreq_clk";
			clocks = <0x85 0x4>;
			compatible = "devfreq-simple-dev";
			governor = "performance";
			phandle = <0x87>;
		};

		qcom,llcc-bwmon {
			compatible = "qcom,bimc-bwmon5";
			interrupts = <0x0 0x244 0x4>;
			phandle = <0x306>;
			qcom,byte-mid-mask = <0xe000>;
			qcom,byte-mid-match = <0xe000>;
			qcom,count-unit = <0x400000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x82>;
			reg = <0x114a000 0x1000>;
			reg-names = "base";
		};

		qcom,llcc@1100000 {
			compatible = "qcom,llcc-core", "syscon", "simple-mfd";
			qcom,llcc-banks-off = <0x0 0x80000 0x100000 0x180000>;
			qcom,llcc-broadcast-off = <0x200000>;
			reg = <0x1100000 0x250000>;
			reg-names = "llcc_base";

			llcc_1_dcache {
				phandle = <0xd0>;
				qcom,dump-size = <0x1141c0>;
			};

			llcc_2_dcache {
				phandle = <0xd1>;
				qcom,dump-size = <0x1141c0>;
			};

			llcc_3_dcache {
				phandle = <0xd2>;
				qcom,dump-size = <0x1141c0>;
			};

			llcc_4_dcache {
				phandle = <0xd3>;
				qcom,dump-size = <0x1141c0>;
			};

			qcom,llcc-amon {
				compatible = "qcom,llcc-amon";
			};

			qcom,llcc-erp {
				compatible = "qcom,llcc-erp";
				interrupt-names = "ecc_irq";
				interrupts = <0x0 0x246 0x4>;
			};

			qcom,llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
			};

			qcom,sdm845-llcc {
				#cache-cells = <0x1>;
				compatible = "qcom,sdm845-llcc";
				max-slices = <0x20>;
				phandle = <0x2b>;
			};
		};

		qcom,llccbw {
			compatible = "qcom,devbw";
			governor = "performance";
			phandle = <0x82>;
			qcom,active-only;
			qcom,bw-tbl = <0x2fa 0x478 0x6b8 0x826 0xa25 0xb71 0xf27 0x134f 0x172b 0x1ae1>;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,lpass@17300000 {
			clock-names = "xo";
			clocks = <0x1f 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupts = <0x0 0xa2 0x1>;
			mbox-names = "adsp-pil";
			mboxes = <0x7f 0x0>;
			memory-region = <0xb0>;
			qcom,firmware-name = "adsp";
			qcom,gpio-err-fatal = <0xb1 0x0 0x0>;
			qcom,gpio-err-ready = <0xb1 0x1 0x0>;
			qcom,gpio-force-stop = <0xb2 0x0 0x0>;
			qcom,gpio-proxy-unvote = <0xb1 0x2 0x0>;
			qcom,gpio-stop-ack = <0xb1 0x3 0x0>;
			qcom,pas-id = <0x1>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a7>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,sysmon-id = <0x1>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			reg = <0x17300000 0x100>;
			status = "ok";
			vdd_cx-supply = <0x1b>;
		};

		qcom,lpm-levels {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,lpm-levels";

			qcom,pm-cluster@0 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-mask = <0xfff>;
				qcom,psci-mode-shift = <0x4>;
				reg = <0x0>;

				qcom,pm-cluster-level@0 {
					label = "l3-wfi";
					qcom,energy-overhead = <0x10eeb>;
					qcom,latency-us = <0x33>;
					qcom,psci-mode = <0x1>;
					qcom,ss-power = <0x1c4>;
					qcom,time-overhead = <0x63>;
					reg = <0x0>;
				};

				qcom,pm-cluster-level@1 {
					label = "llcc-off";
					qcom,energy-overhead = <0x3d0900>;
					qcom,is-reset;
					qcom,latency-us = <0x19a2>;
					qcom,min-child-idx = <0x2>;
					qcom,notify-rpm;
					qcom,psci-mode = <0xc24>;
					qcom,ss-power = <0x6c>;
					qcom,time-overhead = <0x1388>;
					reg = <0x1>;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,cpu = <0x11 0x12 0x13 0x14>;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x0>;
					qcom,ref-premature-cnt = <0x1>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;

					qcom,pm-cpu-level@0 {
						label = "wfi";
						qcom,energy-overhead = <0x2710>;
						qcom,latency-us = <0x2b>;
						qcom,psci-cpu-mode = <0x1>;
						qcom,ss-power = <0x96>;
						qcom,time-overhead = <0x64>;
						reg = <0x0>;
					};

					qcom,pm-cpu-level@1 {
						label = "pc";
						qcom,energy-overhead = <0x61a80>;
						qcom,is-reset;
						qcom,latency-us = <0x1cd>;
						qcom,psci-cpu-mode = <0x3>;
						qcom,ss-power = <0x64>;
						qcom,time-overhead = <0x1f4>;
						qcom,use-broadcast-timer;
						reg = <0x1>;
					};

					qcom,pm-cpu-level@2 {
						label = "rail-pc";
						qcom,energy-overhead = <0x7a120>;
						qcom,is-reset;
						qcom,latency-us = <0x213>;
						qcom,psci-cpu-mode = <0x4>;
						qcom,ss-power = <0x49>;
						qcom,time-overhead = <0x258>;
						qcom,use-broadcast-timer;
						reg = <0x2>;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,cpu = <0x15 0x16 0x17 0x18>;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x0>;
					qcom,ref-premature-cnt = <0x3>;
					qcom,ref-stddev = <0x64>;
					qcom,tmr-add = <0x64>;

					qcom,pm-cpu-level@0 {
						label = "wfi";
						qcom,energy-overhead = <0x96ef>;
						qcom,latency-us = <0x2b>;
						qcom,psci-cpu-mode = <0x1>;
						qcom,ss-power = <0x1c6>;
						qcom,time-overhead = <0x53>;
						reg = <0x0>;
					};

					qcom,pm-cpu-level@1 {
						label = "pc";
						qcom,energy-overhead = <0x661b1>;
						qcom,is-reset;
						qcom,latency-us = <0x26d>;
						qcom,psci-cpu-mode = <0x3>;
						qcom,ss-power = <0x1b4>;
						qcom,time-overhead = <0x375>;
						qcom,use-broadcast-timer;
						reg = <0x1>;
					};

					qcom,pm-cpu-level@2 {
						label = "rail-pc";
						qcom,energy-overhead = <0x688c1>;
						qcom,is-reset;
						qcom,latency-us = <0x425>;
						qcom,psci-cpu-mode = <0x4>;
						qcom,ss-power = <0x190>;
						qcom,time-overhead = <0x3e8>;
						qcom,use-broadcast-timer;
						reg = <0x2>;
					};
				};
			};
		};

		qcom,mdss_dp_pll@c011000 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "iface_clk", "ref_clk_src", "ref_clk", "cfg_ahb_clk", "pipe_clk";
			clock-rate = <0x0>;
			clocks = <0x1e 0x0 0x1f 0x0 0x20 0x9f 0x20 0xa9 0x20 0xa3>;
			compatible = "qcom,mdss_dp_pll_10nm";
			gdsc-supply = <0x19>;
			label = "MDSS DP PLL";
			phandle = <0x2e>;
			reg = <0x88ea000 0x200 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "ln_tx0_base", "ln_tx1_base", "gdsc_base";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			cell-index = <0x0>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0x1e 0x2 0x1e 0x3 0x1e 0x4 0x1e 0x1a 0x1e 0x1b 0x1e 0x13>;
			compatible = "qcom,dsi-ctrl-hw-v2.2";
			interrupt-parent = <0x2a>;
			interrupts = <0x4 0x0>;
			label = "dsi-ctrl-0";
			phandle = <0x2bd>;
			qcom,null-insertion-enabled;
			reg = <0xae94000 0x400 0xaf03000 0x5004>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			vdda-1p2-supply = <0x2c>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x4>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			cell-index = <0x1>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0x1e 0x5 0x1e 0x6 0x1e 0x7 0x1e 0x1c 0x1e 0x1d 0x1e 0x15>;
			compatible = "qcom,dsi-ctrl-hw-v2.2";
			interrupt-parent = <0x2a>;
			interrupts = <0x5 0x0>;
			label = "dsi-ctrl-1";
			phandle = <0x2be>;
			qcom,null-insertion-enabled;
			reg = <0xae96000 0x400 0xaf03000 0x5004>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			vdda-1p2-supply = <0x2c>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x4>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94400 {
			cell-index = <0x0>;
			compatible = "qcom,dsi-phy-v3.0";
			gdsc-supply = <0x19>;
			label = "dsi-phy-0";
			phandle = <0x2bf>;
			qcom,platform-lane-config = <0x0 0x0 0x0 0x0 0x80>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae94400 0x7c0>;
			reg-names = "dsi_phy";
			vdda-0p9-supply = <0x2d>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x20>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae96400 {
			cell-index = <0x1>;
			compatible = "qcom,dsi-phy-v3.0";
			gdsc-supply = <0x19>;
			label = "dsi-phy-1";
			phandle = <0x2c0>;
			qcom,platform-lane-config = <0x0 0x0 0x0 0x0 0x80>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae96400 0x7c0>;
			reg-names = "dsi_phy";
			vdda-0p9-supply = <0x2d>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x20>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_pll@ae94a00 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			clocks = <0x1e 0x0>;
			compatible = "qcom,mdss_dsi_pll_10nm";
			gdsc-supply = <0x19>;
			label = "MDSS DSI 0 PLL";
			phandle = <0x2b6>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0xae94a00 0x1e0 0xae94400 0x800 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "gdsc_base";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_pll@ae96a00 {
			#clock-cells = <0x1>;
			cell-index = <0x1>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			clocks = <0x1e 0x0>;
			compatible = "qcom,mdss_dsi_pll_10nm";
			gdsc-supply = <0x19>;
			label = "MDSS DSI 1 PLL";
			phandle = <0x2b7>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0xae96a00 0x1e0 0xae96400 0x800 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "gdsc_base";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			#address-cells = <0x1>;
			#interrupt-cells = <0x1>;
			#power-domain-cells = <0x0>;
			#size-cells = <0x0>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x18964020 0x124f800 0x0>;
			clock-names = "gcc_iface", "gcc_bus", "iface_clk", "bus_clk", "core_clk", "vsync_clk";
			clock-rate = <0x0 0x0 0x0 0x0 0x11e1a300 0x124f800 0x0>;
			clocks = <0x20 0x1b 0x20 0x1c 0x1e 0x0 0x1e 0x1 0x1e 0x17 0x1e 0x24>;
			compatible = "qcom,sde-kms";
			interrupt-controller;
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x53 0x0>;
			iommus = <0x27 0x880 0x8 0x27 0xc80 0x8>;
			phandle = <0x2a>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-ctl-display-pref = "primary", "primary", "none", "none", "none";
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800>;
			qcom,sde-ctl-size = <0xe4>;
			qcom,sde-danger-lut = <0xf 0xffff 0x0 0x0>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0xc>;
			qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0 0x0>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-dsc-off = <0x81000 0x81400 0x81800 0x81c00>;
			qcom,sde-dsc-size = <0x140>;
			qcom,sde-dspp-ad-off = <0x28000 0x27000>;
			qcom,sde-dspp-ad-version = <0x40000>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-dspp-size = <0x17e0>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0xc>;
			qcom,sde-has-cdp;
			qcom,sde-has-dest-scaler;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-src-split;
			qcom,sde-highest-bank-bit = <0x2>;
			qcom,sde-inline-rot-clk-ctrl = <0x2bc 0x8 0x2bc 0xc>;
			qcom,sde-inline-rot-xin = <0xa 0xb>;
			qcom,sde-inline-rot-xin-type = "sspp", "wb";
			qcom,sde-inline-rotator = <0x28 0x0>;
			qcom,sde-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,sde-intf-size = <0x280>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			qcom,sde-len = <0x45c>;
			qcom,sde-max-bw-high-kbps = <0x67c280>;
			qcom,sde-max-bw-low-kbps = <0x67c280>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-min-core-ib-kbps = <0x249f00>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-min-llcc-ib-kbps = <0xc3500>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-blendstages = <0xb>;
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none";
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x0 0x0 0x4a000>;
			qcom,sde-mixer-pair-mask = <0x2 0x1 0x6 0x0 0x0 0x3>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-panic-per-pipe;
			qcom,sde-pp-off = <0x71000 0x71800 0x72000 0x72800 0x73000>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x1>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-lut-cwb = <0x0 0x75300000 0x0>;
			qcom,sde-qos-lut-linear = <0x4 0x0 0x357 0x5 0x0 0x3357 0x6 0x0 0x23357 0x7 0x0 0x223357 0x8 0x0 0x2223357 0x9 0x0 0x22223357 0xa 0x2 0x22223357 0xb 0x22 0x22223357 0xc 0x222 0x22223357 0xd 0x2222 0x22223357 0xe 0x12222 0x22223357 0x0 0x112222 0x22223357>;
			qcom,sde-qos-lut-macrotile = <0xa 0x3 0x44556677 0xb 0x33 0x44556677 0xc 0x233 0x44556677 0xd 0x2233 0x44556677 0xe 0x12233 0x44556677 0x0 0x112233 0x44556677>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0>;
			qcom,sde-qseed-type = "qseedv3";
			qcom,sde-reg-dma-off = <0x0>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x1>;
			qcom,sde-safe-lut-cwb = <0x0 0xffff>;
			qcom,sde-safe-lut-linear = <0x4 0xfff8 0x0 0xfff0>;
			qcom,sde-safe-lut-macrotile = <0xa 0xfe00 0xb 0xfc00 0xc 0xf800 0x0 0xf000>;
			qcom,sde-safe-lut-nrt = <0x0 0xffff>;
			qcom,sde-smart-dma-rev = "smart_dma_v2";
			qcom,sde-smart-panel-align-mode = <0xc>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2b4 0x0 0x2bc 0x0 0x2c4 0x0 0x2ac 0x8 0x2b4 0x8 0x2bc 0x8 0x2c4 0x8>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-linewidth = <0xa00>;
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-sspp-smart-dma-priority = <0x5 0x6 0x7 0x8 0x1 0x2 0x3 0x4>;
			qcom,sde-sspp-src-size = <0x1c8>;
			qcom,sde-sspp-type = "vig", "vig", "vig", "vig", "dma", "dma", "dma", "dma";
			qcom,sde-sspp-xin-id = <0x0 0x4 0x8 0xc 0x1 0x5 0x9 0xd>;
			qcom,sde-te2-off = <0x2000 0x2000 0x0 0x0 0x0>;
			qcom,sde-ubwc-version = <0x200>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-wb-clk-ctrl = <0x3b8 0x18>;
			qcom,sde-wb-id = <0x2>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x6>;
			reg = <0xae00000 0x81d40 0xaeb0000 0x2008 0xaeac000 0xf0>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys";
			sde-vdd-supply = <0x19>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "sde-vdd";
					reg = <0x0>;
				};
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x17 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800>;
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gamut = <0x1000 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x27 0x881 0x8 0x27 0xc81 0x8>;
				phandle = <0x2b8>;
			};
		};

		qcom,mdss_rotator@ae00000 {
			#list-cells = <0x1>;
			cache-slice-names = "rotator";
			cache-slices = <0x2b 0x4>;
			clock-names = "gcc_iface", "gcc_bus", "iface_clk", "rot_clk", "axi_clk";
			clocks = <0x20 0x1b 0x20 0x1c 0x1e 0x0 0x1e 0x20 0x1e 0x1>;
			compatible = "qcom,sde_rotator";
			interrupt-parent = <0x2a>;
			interrupts = <0x2 0x0>;
			phandle = <0x28>;
			power-domains = <0x2a>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-highest-bank-bit = <0x2>;
			qcom,mdss-inline-rot-danger-lut = <0x55aaff 0xffff>;
			qcom,mdss-inline-rot-qos-lut = <0x44556677 0x112233 0x44556677 0x112233>;
			qcom,mdss-inline-rot-safe-lut = <0xf000 0xff00>;
			qcom,mdss-rot-cdp-setting = <0x1 0x1>;
			qcom,mdss-rot-danger-lut = <0x0 0x0>;
			qcom,mdss-rot-mode = <0x1>;
			qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-rot-vbif-memtype = <0x3 0x3>;
			qcom,mdss-rot-vbif-qos-setting = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,mdss-sbuf-headroom = <0x14>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x0 0x0 0x19 0x200 0x0 0x61a800 0x19 0x200 0x0 0x61a800>;
			qcom,supply-names = "rot-vdd";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			rot-vdd-supply = <0x19>;

			qcom,rot-reg-bus {
				phandle = <0x2ba>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x27 0x1091 0x0>;
				phandle = <0x2bc>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x27 0x1090 0x0>;
				phandle = <0x2bb>;
			};
		};

		qcom,memlat-cpu0 {
			compatible = "qcom,devbw";
			governor = "powersave";
			phandle = <0x83>;
			qcom,active-only;
			qcom,bw-tbl = <0x2fa 0x478 0x6b8 0x826 0xa25 0xb71 0xf27 0x134f 0x172b 0x1ae1>;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,memlat-cpu4 {
			compatible = "qcom,devbw";
			governor = "powersave";
			phandle = <0x84>;
			qcom,active-only;
			qcom,bw-tbl = <0x2fa 0x478 0x6b8 0x826 0xa25 0xb71 0xf27 0x134f 0x172b 0x1ae1>;
			qcom,src-dst-ports = <0x1 0x200>;
			status = "ok";
		};

		qcom,mincpubw {
			compatible = "qcom,devbw";
			governor = "powersave";
			phandle = <0x88>;
			qcom,active-only;
			qcom,bw-tbl = <0x2fa 0x478 0x6b8 0x826 0xa25 0xb71 0xf27 0x134f 0x172b 0x1ae1>;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,mpm2-sleep-counter@0x0c221000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x0>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0xbd>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			phandle = <0x4b1>;
			qcom,subsys-name = "apr_adsp";

			sound-tavil {
				asoc-cpu = <0x276 0x277 0x278 0x279 0x27a 0x27b 0x27c 0x27d 0x27e 0x27f 0x280 0x281 0x282 0x283 0x284 0x285 0x286 0x287 0x288 0x289 0x28a 0x28b 0x28c 0x28d 0x28e 0x28f 0x290 0x291 0x292 0x293 0x294 0x295 0x296 0x297 0x298 0x299 0x29a 0x29b 0x29c 0x29d 0x29e 0x29f 0x2a0 0x2a1 0x2a2 0x2a3 0x2a4 0x2a5>;
				asoc-cpu-names = "msm-dai-q6-hdmi.8", "msm-dai-q6-dp.24608", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394", "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36914", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195", "msm-dai-q6-dev.24577";
				asoc-platform = <0x269 0x26a 0x26b 0x26c 0x26d 0x26e 0x26f 0x270 0x271 0x272 0x273 0x274 0x275>;
				asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
				compatible = "qcom,sdm845-asoc-snd-tavil";
				op,smartpa = "max98927";
				phandle = <0x4b2>;
				qcom,afe-rxtx-lb = <0x1>;
				qcom,auxpcm-audio-intf;
				qcom,ext-disp-audio-rx;
				qcom,mi2s-audio-intf;
				qcom,model = "sdm845-tavil-snd-card";
				qcom,msm-mi2s-master = <0x1 0x1 0x1 0x1>;
				qcom,wcn-btfm;
			};
		};

		qcom,msm-audio-ion {
			compatible = "qcom,msm-audio-ion";
			iommus = <0x27 0x1821 0x0>;
			phandle = <0x4b5>;
			qcom,smmu-enabled;
			qcom,smmu-sid-mask = <0x0 0xf>;
			qcom,smmu-version = <0x2>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x274>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x26f>;
		};

		qcom,msm-core@780000 {
			compatible = "qcom,apss-core-ea";
			reg = <0x780000 0x1000>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x4a9>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x278>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x27b>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x4aa>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x279>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x4ab>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x6>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x27a>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-loopback-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2a5>;
				qcom,msm-dai-q6-dev-id = <0x6001>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x28d>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x28e>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x28b>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x28c>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4ad>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4ae>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x292>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x291>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x28f>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x290>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4af>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4b0>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2a3>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2a4>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
			};

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x280>;
				qcom,msm-dai-q6-dev-id = <0x4000>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x281>;
				qcom,msm-dai-q6-dev-id = <0x4001>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x282>;
				qcom,msm-dai-q6-dev-id = <0x4002>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x283>;
				qcom,msm-dai-q6-dev-id = <0x4003>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x284>;
				qcom,msm-dai-q6-dev-id = <0x4004>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x285>;
				qcom,msm-dai-q6-dev-id = <0x4005>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x286>;
				qcom,msm-dai-q6-dev-id = <0x4006>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x287>;
				qcom,msm-dai-q6-dev-id = <0x4007>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x288>;
				qcom,msm-dai-q6-dev-id = <0x4008>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x289>;
				qcom,msm-dai-q6-dev-id = <0x4009>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x293>;
				qcom,msm-dai-q6-dev-id = <0x400a>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x28a>;
				qcom,msm-dai-q6-dev-id = <0x400b>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x294>;
				qcom,msm-dai-q6-dev-id = <0x400c>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x295>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x296>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x4ac>;
				qcom,msm-dai-q6-dev-id = <0x4010>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x297>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x298>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x299>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
			};
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x277>;
			qcom,msm-dai-q6-dev-id = <0x6020>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x276>;
			qcom,msm-dai-q6-dev-id = <0x8>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x29a>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x29b>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4b6>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x2>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030 0x9032>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2a0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
			};

			qcom,msm-dai-q6-tdm-quat-rx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2a2>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9032>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x2a1>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x4b7>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x4b8>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x29c>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x29d>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x29e>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x29f>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
			};
		};

		qcom,msm-eud@88e0000 {
			clock-names = "cfg_ahb_clk";
			clocks = <0x20 0xa9>;
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x0 0x1ec 0x4>;
			phandle = <0x2ad>;
			reg = <0x88e0000 0x2000>;
			reg-names = "eud_base";
			status = "ok";
			vdda33-supply = <0xb8>;
		};

		qcom,msm-gladiator-v3@17900000 {
			compatible = "qcom,msm-gladiator-v3";
			interrupts = <0x0 0x11 0x0>;
			reg = <0x17900000 0xd080>;
			reg-names = "gladiator_base";
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			phandle = <0x4b4>;
			qcom,dba-bridge-chip = "adv7533";
		};

		qcom,msm-imem@146bf000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			ranges = <0x0 0x146bf000 0x1000>;
			reg = <0x146bf000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x272>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x269>;
			qcom,msm-pcm-dsp-id = <0x0>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x271>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0x275>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x270>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x26e>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x26a>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x273>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			phandle = <0x26d>;
			qcom,destroy-cvd;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x27c>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x27f>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x4b3>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x27d>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			phandle = <0x31a>;
			qcom,firmware-name = "slpi";
			status = "ok";
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x4a8>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x27e>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x26b>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x26c>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,rpc-latency-us = <0x263>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x27 0x1401 0x30>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x27 0x140a 0x30>;
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x27 0x1823 0x0>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x27 0x1824 0x0>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x27 0x1402 0x30>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x27 0x1403 0x30>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x27 0x1404 0x30>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x27 0x1405 0x30>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x27 0x1406 0x30>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x27 0x1407 0x30>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x27 0x1408 0x30>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x27 0x1409 0x30>;
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x321>;
		};

		qcom,mss@4080000 {
			clock-names = "xo", "iface_clk", "bus_clk", "mem_clk", "gpll0_mss_clk", "snoc_axi_clk", "mnoc_axi_clk", "prng_clk";
			clocks = <0x1f 0x0 0x20 0x2c 0x20 0x2f 0x20 0xb 0x20 0x2d 0x20 0x30 0x20 0x2e 0x20 0x48>;
			compatible = "qcom,pil-q6v55-mss";
			interrupts = <0x0 0x10a 0x1>;
			mbox-names = "mss-pil";
			mboxes = <0x7f 0x0>;
			memory-region = <0xac>;
			phandle = <0x313>;
			qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk", "gpll0_mss_clk", "snoc_axi_clk", "mnoc_axi_clk";
			qcom,firmware-name = "modem";
			qcom,gpio-err-fatal = <0xad 0x0 0x0>;
			qcom,gpio-err-ready = <0xad 0x1 0x0>;
			qcom,gpio-force-stop = <0xae 0x0 0x0>;
			qcom,gpio-proxy-unvote = <0xad 0x2 0x0>;
			qcom,gpio-shutdown-ack = <0xad 0x7 0x0>;
			qcom,gpio-stop-ack = <0xad 0x3 0x0>;
			qcom,mem-protect-id = <0xf>;
			qcom,minidump-id = <0x3>;
			qcom,mss_pdc_offset = <0x8>;
			qcom,override-acc;
			qcom,pil-self-auth;
			qcom,proxy-clock-names = "xo", "prng_clk";
			qcom,qdsp6v65-1-0;
			qcom,sequential-fw-load;
			qcom,signal-aop;
			qcom,ssctl-instance-id = <0x12>;
			qcom,sysmon-id = <0x0>;
			reg = <0x4080000 0x100 0x1f63000 0x8 0x1f65000 0x8 0x1f64000 0x8 0x4180000 0x20 0xc2b0000 0x4 0xb2e0100 0x4 0x4180044 0x4>;
			reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc", "rmb_base", "restart_reg", "pdc_sync", "alt_reset";
			status = "ok";
			vdd_cx-supply = <0x1b>;
			vdd_cx-voltage = <0x181>;
			vdd_mss-supply = <0xab>;
			vdd_mss-uV = <0x181>;
			vdd_mx-supply = <0x8b>;
			vdd_mx-uV = <0x181>;

			qcom,mba-mem@0 {
				compatible = "qcom,pil-mba-mem";
				memory-region = <0xaf>;
			};
		};

		qcom,pcie@0x1c00000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			cell-index = <0x0>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk", "pcie_tbu_clk", "pcie_phy_refgen_clk", "pcie_phy_aux_clk";
			clocks = <0x20 0x36 0x1f 0x0 0x20 0x31 0x20 0x33 0x20 0x35 0x20 0x37 0x20 0x34 0x20 0x38 0x20 0x6 0x20 0x42 0x20 0x41>;
			compatible = "qcom,pci-msm";
			gdsc-vdd-supply = <0x263>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x1 0x0 0x8d 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x95 0x0 0x0 0x0 0x0 0x2 0x1 0x0 0x96 0x0 0x0 0x0 0x0 0x3 0x1 0x0 0x97 0x0 0x0 0x0 0x0 0x4 0x1 0x0 0x98 0x0 0x0 0x0 0x0 0x5 0x1 0x0 0x8c 0x0 0x0 0x0 0x0 0x6 0x1 0x0 0x2a0 0x0 0x0 0x0 0x0 0x7 0x1 0x0 0x2a1 0x0 0x0 0x0 0x0 0x8 0x1 0x0 0x2a2 0x0 0x0 0x0 0x0 0x9 0x1 0x0 0x2a3 0x0 0x0 0x0 0x0 0xa 0x1 0x0 0x2a4 0x0 0x0 0x0 0x0 0xb 0x1 0x0 0x2a5 0x0 0x0 0x0 0x0 0xc 0x1 0x0 0x2a6 0x0 0x0 0x0 0x0 0xd 0x1 0x0 0x2a7 0x0 0x0 0x0 0x0 0xe 0x1 0x0 0x2a8 0x0 0x0 0x0 0x0 0xf 0x1 0x0 0x2a9 0x0 0x0 0x0 0x0 0x10 0x1 0x0 0x2aa 0x0 0x0 0x0 0x0 0x11 0x1 0x0 0x2ab 0x0 0x0 0x0 0x0 0x12 0x1 0x0 0x2ac 0x0 0x0 0x0 0x0 0x13 0x1 0x0 0x2ad 0x0 0x0 0x0 0x0 0x14 0x1 0x0 0x2ae 0x0 0x0 0x0 0x0 0x15 0x1 0x0 0x2af 0x0 0x0 0x0 0x0 0x16 0x1 0x0 0x2b0 0x0 0x0 0x0 0x0 0x17 0x1 0x0 0x2b1 0x0 0x0 0x0 0x0 0x18 0x1 0x0 0x2b2 0x0 0x0 0x0 0x0 0x19 0x1 0x0 0x2b3 0x0 0x0 0x0 0x0 0x1a 0x1 0x0 0x2b4 0x0 0x0 0x0 0x0 0x1b 0x1 0x0 0x2b5 0x0 0x0 0x0 0x0 0x1c 0x1 0x0 0x2b6 0x0 0x0 0x0 0x0 0x1d 0x1 0x0 0x2b7 0x0 0x0 0x0 0x0 0x1e 0x1 0x0 0x2b8 0x0 0x0 0x0 0x0 0x1f 0x1 0x0 0x2b9 0x0 0x0 0x0 0x0 0x20 0x1 0x0 0x2ba 0x0 0x0 0x0 0x0 0x21 0x1 0x0 0x2bb 0x0 0x0 0x0 0x0 0x22 0x1 0x0 0x2bc 0x0 0x0 0x0 0x0 0x23 0x1 0x0 0x2bd 0x0 0x0 0x0 0x0 0x24 0x1 0x0 0x2be 0x0 0x0 0x0 0x0 0x25 0x1 0x0 0x2bf 0x0>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d", "int_global_int", "msi_0", "msi_1", "msi_2", "msi_3", "msi_4", "msi_5", "msi_6", "msi_7", "msi_8", "msi_9", "msi_10", "msi_11", "msi_12", "msi_13", "msi_14", "msi_15", "msi_16", "msi_17", "msi_18", "msi_19", "msi_20", "msi_21", "msi_22", "msi_23", "msi_24", "msi_25", "msi_26", "msi_27", "msi_28", "msi_29", "msi_30", "msi_31";
			interrupt-parent = <0x9f>;
			interrupts = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23 0x24 0x25>;
			iommu-map = <0x0 0x27 0x1c10 0x1 0x100 0x27 0x1c11 0x1 0x200 0x27 0x1c12 0x1 0x300 0x27 0x1c13 0x1 0x400 0x27 0x1c14 0x1 0x500 0x27 0x1c15 0x1 0x600 0x27 0x1c16 0x1 0x700 0x27 0x1c17 0x1 0x800 0x27 0x1c18 0x1 0x900 0x27 0x1c19 0x1 0xa00 0x27 0x1c1a 0x1 0xb00 0x27 0x1c1b 0x1 0xc00 0x27 0x1c1c 0x1 0xd00 0x27 0x1c1d 0x1 0xe00 0x27 0x1c1e 0x1 0xf00 0x27 0x1c1f 0x1>;
			linux,pci-domain = <0x0>;
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0>;
			perst-gpio = <0x32 0x23 0x0>;
			phandle = <0x9f>;
			pinctrl-0 = <0x260 0x261 0x262>;
			pinctrl-names = "default";
			qcom,aux-clk-sync;
			qcom,boot-option = <0x1>;
			qcom,ep-latency = <0xa>;
			qcom,l1-supported;
			qcom,l1ss-supported;
			qcom,msi-gicm-addr = <0x17a00040>;
			qcom,msi-gicm-base = <0x2c0>;
			qcom,msm-bus,name = "pcie0";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x0 0x0 0x2d 0x200 0x1f4 0x320>;
			qcom,pcie-phy-ver = <0x30>;
			qcom,phy-sequence = <0x804 0x1 0x0 0x34 0x14 0x0 0x138 0x30 0x0 0x48 0x7 0x0 0x15c 0x6 0x0 0x90 0x1 0x0 0x88 0x20 0x0 0xf0 0x0 0x0 0xf8 0x1 0x0 0xf4 0xc9 0x0 0x11c 0xff 0x0 0x120 0x3f 0x0 0x164 0x1 0x0 0x154 0x0 0x0 0x148 0xa 0x0 0x5c 0x19 0x0 0x38 0x90 0x0 0xb0 0x82 0x0 0xc0 0x2 0x0 0xbc 0xea 0x0 0xb8 0xab 0x0 0xa0 0x0 0x0 0x9c 0xd 0x0 0x98 0x4 0x0 0x13c 0x0 0x0 0x60 0x6 0x0 0x68 0x16 0x0 0x70 0x36 0x0 0x184 0x1 0x0 0x138 0x33 0x0 0x3c 0x2 0x0 0x40 0x6 0x0 0x80 0x4 0x0 0xdc 0x0 0x0 0xd8 0x3f 0x0 0xc 0x9 0x0 0x10 0x1 0x0 0x1c 0x40 0x0 0x20 0x1 0x0 0x14 0x2 0x0 0x18 0x0 0x0 0x24 0x7e 0x0 0x28 0x15 0x0 0x244 0x2 0x0 0x2a4 0x12 0x0 0x260 0x10 0x0 0x28c 0x6 0x0 0x504 0x3 0x0 0x500 0x10 0x0 0x50c 0x14 0x0 0x4d4 0xe 0x0 0x4d8 0x4 0x0 0x4dc 0x1a 0x0 0x434 0x4b 0x0 0x414 0x4 0x0 0x40c 0x4 0x0 0x4f8 0x71 0x0 0x564 0x59 0x0 0x568 0x59 0x0 0x4fc 0x80 0x0 0x51c 0x40 0x0 0x444 0x71 0x0 0x43c 0x40 0x0 0x854 0x4 0x0 0x62c 0x52 0x0 0x654 0x10 0x0 0x65c 0x1a 0x0 0x660 0x6 0x0 0x8c8 0x83 0x0 0x8cc 0x9 0x0 0x8d0 0xa2 0x0 0x8d4 0x40 0x0 0x8c4 0x2 0x0 0x9ac 0x0 0x0 0x8a0 0x1 0x0 0x9e0 0x0 0x0 0x9dc 0x20 0x0 0x9a8 0x0 0x0 0x8a4 0x1 0x0 0x8a8 0x73 0x0 0x9d8 0xbb 0x0 0x9b0 0x3 0x0 0xa0c 0xd 0x0 0x86c 0x0 0x0 0x644 0x0 0x0 0x804 0x3 0x0 0x800 0x0 0x0 0x808 0x3 0x0>;
			qcom,phy-status-offset = <0x974>;
			qcom,smmu-sid-base = <0x1c10>;
			qcom,use-19p2mhz-aux-clk;
			qcom,vreg-0.9-voltage-level = <0xd6d80 0xd6d80 0x5dc0>;
			qcom,vreg-1.8-voltage-level = <0x124f80 0x124f80 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x81 0x0>;
			ranges = <0x1000000 0x0 0x60200000 0x60200000 0x0 0x100000 0x2000000 0x0 0x60300000 0x60300000 0x0 0xd00000>;
			reg = <0x1c00000 0x2000 0x1c06000 0x1000 0x60000000 0xf1d 0x60000f20 0xa8 0x60100000 0x100000 0x60200000 0x100000 0x60300000 0xd00000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "conf", "io", "bars";
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			resets = <0x20 0x1 0x20 0x18>;
			vreg-0.9-supply = <0x2d>;
			vreg-1.8-supply = <0x2c>;
			vreg-cx-supply = <0x1b>;
			wake-gpio = <0x32 0x25 0x0>;
		};

		qcom,pcie@0x1c08000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			cell-index = <0x1>;
			clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src", "pcie_1_aux_clk", "pcie_1_cfg_ahb_clk", "pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk", "pcie_1_ldo", "pcie_1_slv_q2a_axi_clk", "pcie_tbu_clk", "pcie_phy_refgen_clk", "pcie_phy_aux_clk";
			clocks = <0x20 0x3e 0x1f 0x0 0x20 0x39 0x20 0x3b 0x20 0x3d 0x20 0x3f 0x20 0x3c 0x20 0x40 0x20 0x6 0x20 0x42 0x20 0x41>;
			compatible = "qcom,pci-msm";
			gdsc-vdd-supply = <0x268>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x7e 0x0 0x133 0x0 0x0 0x0 0x0 0x1 0x7e 0x0 0x1b2 0x0 0x0 0x0 0x0 0x2 0x7e 0x0 0x1b3 0x0 0x0 0x0 0x0 0x3 0x7e 0x0 0x1b6 0x0 0x0 0x0 0x0 0x4 0x7e 0x0 0x1b7 0x0 0x0 0x0 0x0 0x5 0x7e 0x0 0x132 0x0 0x0 0x0 0x0 0x6 0x7e 0x0 0x2c0 0x0 0x0 0x0 0x0 0x7 0x7e 0x0 0x2c1 0x0 0x0 0x0 0x0 0x8 0x7e 0x0 0x2c2 0x0 0x0 0x0 0x0 0x9 0x7e 0x0 0x2c3 0x0 0x0 0x0 0x0 0xa 0x7e 0x0 0x2c4 0x0 0x0 0x0 0x0 0xb 0x7e 0x0 0x2c5 0x0 0x0 0x0 0x0 0xc 0x7e 0x0 0x2c6 0x0 0x0 0x0 0x0 0xd 0x7e 0x0 0x2c7 0x0 0x0 0x0 0x0 0xe 0x7e 0x0 0x2c8 0x0 0x0 0x0 0x0 0xf 0x7e 0x0 0x2c9 0x0 0x0 0x0 0x0 0x10 0x7e 0x0 0x2ca 0x0 0x0 0x0 0x0 0x11 0x7e 0x0 0x2cb 0x0 0x0 0x0 0x0 0x12 0x7e 0x0 0x2cc 0x0 0x0 0x0 0x0 0x13 0x7e 0x0 0x2cd 0x0 0x0 0x0 0x0 0x14 0x7e 0x0 0x2ce 0x0 0x0 0x0 0x0 0x15 0x7e 0x0 0x2cf 0x0 0x0 0x0 0x0 0x16 0x7e 0x0 0x2d0 0x0 0x0 0x0 0x0 0x17 0x7e 0x0 0x2d1 0x0 0x0 0x0 0x0 0x18 0x7e 0x0 0x2d2 0x0 0x0 0x0 0x0 0x19 0x7e 0x0 0x2d3 0x0 0x0 0x0 0x0 0x1a 0x7e 0x0 0x2d4 0x0 0x0 0x0 0x0 0x1b 0x7e 0x0 0x2d5 0x0 0x0 0x0 0x0 0x1c 0x7e 0x0 0x2d6 0x0 0x0 0x0 0x0 0x1d 0x7e 0x0 0x2d7 0x0 0x0 0x0 0x0 0x1e 0x7e 0x0 0x2d8 0x0 0x0 0x0 0x0 0x1f 0x7e 0x0 0x2d9 0x0 0x0 0x0 0x0 0x20 0x7e 0x0 0x2da 0x0 0x0 0x0 0x0 0x21 0x7e 0x0 0x2db 0x0 0x0 0x0 0x0 0x22 0x7e 0x0 0x2dc 0x0 0x0 0x0 0x0 0x23 0x7e 0x0 0x2dd 0x0 0x0 0x0 0x0 0x24 0x7e 0x0 0x2de 0x0 0x0 0x0 0x0 0x25 0x7e 0x0 0x2df 0x0>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d", "int_global_int", "msi_0", "msi_1", "msi_2", "msi_3", "msi_4", "msi_5", "msi_6", "msi_7", "msi_8", "msi_9", "msi_10", "msi_11", "msi_12", "msi_13", "msi_14", "msi_15", "msi_16", "msi_17", "msi_18", "msi_19", "msi_20", "msi_21", "msi_22", "msi_23", "msi_24", "msi_25", "msi_26", "msi_27", "msi_28", "msi_29", "msi_30", "msi_31";
			interrupt-parent = <0x264>;
			interrupts = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23 0x24 0x25>;
			iommu-map = <0x0 0x27 0x1c00 0x1 0x100 0x27 0x1c01 0x1 0x200 0x27 0x1c02 0x1 0x300 0x27 0x1c03 0x1 0x400 0x27 0x1c04 0x1 0x500 0x27 0x1c05 0x1 0x600 0x27 0x1c06 0x1 0x700 0x27 0x1c07 0x1 0x800 0x27 0x1c08 0x1 0x900 0x27 0x1c09 0x1 0xa00 0x27 0x1c0a 0x1 0xb00 0x27 0x1c0b 0x1 0xc00 0x27 0x1c0c 0x1 0xd00 0x27 0x1c0d 0x1 0xe00 0x27 0x1c0e 0x1 0xf00 0x27 0x1c0f 0x1>;
			linux,pci-domain = <0x1>;
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0>;
			perst-gpio = <0x32 0x66 0x0>;
			phandle = <0x264>;
			pinctrl-0 = <0x265 0x266 0x267>;
			pinctrl-names = "default";
			qcom,aux-clk-sync;
			qcom,boot-option = <0x1>;
			qcom,ep-latency = <0xa>;
			qcom,l1-supported;
			qcom,l1ss-supported;
			qcom,max-link-speed = <0x3>;
			qcom,msi-gicm-addr = <0x17a00040>;
			qcom,msi-gicm-base = <0x2e0>;
			qcom,msm-bus,name = "pcie1";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x0 0x0 0x64 0x200 0x1f4 0x320>;
			qcom,phy-sequence = <0x1804 0x3 0x0 0xdc 0x27 0x0 0x14 0x1 0x0 0x20 0x31 0x0 0x24 0x1 0x0 0x28 0xde 0x0 0x2c 0x7 0x0 0x34 0x4c 0x0 0x38 0x6 0x0 0x54 0x18 0x0 0x58 0xb0 0x0 0x6c 0x8c 0x0 0x70 0x20 0x0 0x78 0x14 0x0 0x7c 0x34 0x0 0xb4 0x6 0x0 0xb8 0x6 0x0 0xc0 0x16 0x0 0xc4 0x16 0x0 0xcc 0x36 0x0 0xd0 0x36 0x0 0xf0 0x5 0x0 0xf8 0x42 0x0 0x100 0x82 0x0 0x108 0x68 0x0 0x11c 0x55 0x0 0x120 0x55 0x0 0x124 0x3 0x0 0x128 0xab 0x0 0x12c 0xaa 0x0 0x130 0x2 0x0 0x150 0x3f 0x0 0x158 0x3f 0x0 0x178 0x10 0x0 0x1cc 0x4 0x0 0x1d0 0x30 0x0 0x1e0 0x4 0x0 0x1e8 0x73 0x0 0x1f0 0xc 0x0 0x1fc 0x15 0x0 0x21c 0x4 0x0 0x224 0x1 0x0 0x228 0x22 0x0 0x22c 0x0 0x0 0x98 0x20 0x0 0x1c8 0x7 0x0 0x80c 0x0 0x0 0x818 0xd 0x0 0x860 0x1 0x0 0x864 0x1a 0x0 0x87c 0x2f 0x0 0x8c0 0x9 0x0 0x8c4 0x9 0x0 0x8c8 0x1b 0x0 0x8d0 0x1 0x0 0x8d4 0x7 0x0 0x8d8 0x31 0x0 0x8dc 0x31 0x0 0x8e0 0x3 0x0 0x8fc 0x2 0x0 0x900 0x0 0x0 0x908 0x12 0x0 0x914 0x25 0x0 0x918 0x0 0x0 0x91c 0x5 0x0 0x920 0x1 0x0 0x924 0x26 0x0 0x928 0x12 0x0 0x930 0x4 0x0 0x934 0x4 0x0 0x938 0x9 0x0 0x954 0x15 0x0 0x960 0x28 0x0 0x968 0x7f 0x0 0x96c 0x7 0x0 0x978 0x4 0x0 0x980 0x70 0x0 0x984 0x8b 0x0 0x988 0x8 0x0 0x98c 0xa 0x0 0x990 0x3 0x0 0x994 0x4 0x0 0x998 0x4 0x0 0x99c 0xc 0x0 0x9a4 0x2 0x0 0x9c0 0x5c 0x0 0x9c4 0x3e 0x0 0x9c8 0x3f 0x0 0xa30 0x1 0x0 0xa34 0xa0 0x0 0xa38 0x8 0x0 0xaa4 0x1 0x0 0xaac 0xc3 0x0 0xab0 0x0 0x0 0xab8 0xbc 0x0 0xac0 0x7f 0x0 0xac4 0x15 0x0 0x810 0xc 0x0 0x814 0xf 0x0 0xacc 0x4 0x0 0x93c 0x20 0x0 0x195c 0x3f 0x0 0x1974 0x50 0x0 0x182c 0x19 0x0 0x1840 0x7 0x0 0x1854 0x17 0x0 0x1868 0x9 0x0 0x196c 0x9f 0x0 0x1800 0x0 0x0 0xaa8 0x1 0x0 0x1808 0x1 0x0>;
			qcom,phy-status-offset = <0x1aac>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,smmu-sid-base = <0x1c00>;
			qcom,use-19p2mhz-aux-clk;
			qcom,vreg-0.9-voltage-level = <0xd6d80 0xd6d80 0x5dc0>;
			qcom,vreg-1.8-voltage-level = <0x124f80 0x124f80 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x101 0x0>;
			ranges = <0x1000000 0x0 0x40200000 0x40200000 0x0 0x100000 0x2000000 0x0 0x40300000 0x40300000 0x0 0x1fd00000>;
			reg = <0x1c08000 0x2000 0x1c0a000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40100000 0x100000 0x40200000 0x100000 0x40300000 0x1fd00000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "conf", "io", "bars";
			reset-names = "pcie_1_core_reset", "pcie_1_phy_reset";
			resets = <0x20 0x2 0x20 0x19>;
			vreg-0.9-supply = <0x2d>;
			vreg-1.8-supply = <0x2c>;
			vreg-cx-supply = <0x1b>;
			wake-gpio = <0x32 0x68 0x0>;
		};

		qcom,qbt1000 {
			clock-frequency = <0x17d7840>;
			clock-names = "core", "iface";
			compatible = "qcom,qbt1000";
			qcom,finger-detect-gpio = <0xe4 0x5 0x0>;
			qcom,ipc-gpio = <0x32 0x79 0x0>;
		};

		qcom,qmp-aop@c300000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			interrupts = <0x0 0x185 0x1>;
			label = "aop";
			mbox-desc-offset = <0x0>;
			phandle = <0x7f>;
			priority = <0x0>;
			qcom,irq-mask = <0x1>;
			reg = <0xc300000 0x100000 0x1799000c 0x4>;
			reg-names = "msgram", "irq-reg-base";
		};

		qcom,qsee_ipc_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				interrupts = <0x0 0x15d 0x4>;
				label = "spss";
				qcom,dev-name = "qsee_ipc_irq_spss";
				qcom,rx-irq-clr = <0x1888008 0x4>;
				qcom,rx-irq-clr-mask = <0x1>;
			};
		};

		qcom,qup_uart@0x898000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x58 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0x1 0x0 0x25f 0x0 0x32 0x30 0x0>;
			phandle = <0x2c3>;
			pinctrl-0 = <0x2f 0x30 0x31>;
			pinctrl-1 = <0x2f 0x30 0x31>;
			pinctrl-names = "default", "sleep";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x33>;
			reg = <0x898000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qup_uart@0x89c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x5a 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0x1 0x0 0x260 0x0 0x32 0x60 0x0>;
			phandle = <0x2c4>;
			pinctrl-0 = <0x34>;
			pinctrl-1 = <0x35>;
			pinctrl-names = "default", "sleep";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x33>;
			reg = <0x89c000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qup_uart@0xa84000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x5e 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x162 0x0>;
			phandle = <0x2d6>;
			pinctrl-0 = <0x57>;
			pinctrl-1 = <0x58>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qup_uart@0xa88000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x60 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x163 0x0>;
			phandle = <0x2d7>;
			pinctrl-0 = <0x5a>;
			pinctrl-1 = <0x5b>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			status = "disabled";
		};

		qcom,qupv3_0_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			phandle = <0x33>;
			qcom,bus-mas-id = <0x56>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			reg = <0x8c0000 0x6000>;

			qcom,iommu_qupv3_0_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x27 0x3 0x0>;
				phandle = <0x2c2>;
			};
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			phandle = <0x59>;
			qcom,bus-mas-id = <0x54>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			reg = <0xac0000 0x6000>;

			qcom,iommu_qupv3_1_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x27 0x6c3 0x0>;
				phandle = <0x2d5>;
			};
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-loaduC;
			qcom,ipa-napi-enable;
			qcom,rmnet-ipa-ssr;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x1>;
			qcom,guard-memory;
			reg = <0x0 0x200000>;
			reg-names = "rmtfs";
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			reg = <0xc300000 0x1000 0xc3f0004 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			qcom,use-alt-unit = <0x3>;
			reg = <0xb221200 0x60>;
		};

		qcom,rpmhclk {
			#clock-cells = <0x1>;
			compatible = "qcom,rpmh-clk-sdm845";
			mbox-names = "apps";
			mboxes = <0x89 0x0>;
			phandle = <0x1f>;
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x0>;
			clock-names = "vsync_clk", "iface_clk";
			clock-rate = <0x0 0x0>;
			clocks = <0x1e 0x23 0x1e 0x22>;
			compatible = "qcom,sde-rsc";
			mbox-names = "disp_rsc";
			mboxes = <0x29 0x0>;
			phandle = <0x2b9>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-rsc-version = <0x1>;
			reg = <0xaf20000 0x1c44 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			vdd-supply = <0x19>;

			qcom,sde-data-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "disp_rsc_mnoc";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5023 0x0 0x0 0x4e24 0x5023 0x0 0x0 0x4e23 0x5023 0x0 0x61a800 0x4e24 0x5023 0x0 0x61a800 0x4e23 0x5023 0x0 0x61a800 0x4e24 0x5023 0x0 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x0 0x0 0x4e20 0x5020 0x0 0x61a800 0x4e20 0x5020 0x0 0x61a800>;
			};

			qcom,sde-llcc-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "disp_rsc_llcc";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e21 0x5021 0x0 0x0 0x4e21 0x5021 0x0 0x61a800 0x4e21 0x5021 0x0 0x61a800>;
			};
		};

		qcom,smem@86000000 {
			compatible = "qcom,smem";
			qcom,mpu-enabled;
			reg = <0x86000000 0x200000 0x17911008 0x4 0x778000 0x7000 0x1fd4000 0x8>;
			reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";
		};

		qcom,smp2p-adsp@1799000c {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x9e 0x1>;
			qcom,irq-bitmask = <0x400>;
			qcom,remote-pid = <0x2>;
			reg = <0x1799000c 0x4>;
		};

		qcom,smp2p-cdsp@1799000c {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x240 0x1>;
			qcom,irq-bitmask = <0x40>;
			qcom,remote-pid = <0x5>;
			reg = <0x1799000c 0x4>;
		};

		qcom,smp2p-dsps@1799000c {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0xac 0x1>;
			qcom,irq-bitmask = <0x4000000>;
			qcom,remote-pid = <0x3>;
			reg = <0x1799000c 0x4>;
		};

		qcom,smp2p-modem@1799000c {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x1c3 0x1>;
			qcom,irq-bitmask = <0x4000>;
			qcom,remote-pid = <0x1>;
			reg = <0x1799000c 0x4>;
		};

		qcom,smp2pgpio-ipa-1-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0xe6>;
			qcom,entry-name = "ipa";
			qcom,is-inbound;
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-ipa-1-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0xe5>;
			qcom,entry-name = "ipa";
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-rdbg-1-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x23>;
			qcom,entry-name = "rdbg";
			qcom,is-inbound;
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-rdbg-1-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x24>;
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-rdbg-2-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x21>;
			qcom,entry-name = "rdbg";
			qcom,is-inbound;
			qcom,remote-pid = <0x2>;
		};

		qcom,smp2pgpio-rdbg-2-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x22>;
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x2>;
		};

		qcom,smp2pgpio-rdbg-5-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x25>;
			qcom,entry-name = "rdbg";
			qcom,is-inbound;
			qcom,remote-pid = <0x5>;
		};

		qcom,smp2pgpio-rdbg-5-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x26>;
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x5>;
		};

		qcom,smp2pgpio-sleepstate-3-out {
			compatible = "qcom,smp2pgpio_sleepstate_3_out";
			gpios = <0x1b8 0x0 0x0>;
		};

		qcom,smp2pgpio-sleepstate-gpio-3-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x1b8>;
			qcom,entry-name = "sleepstate";
			qcom,remote-pid = <0x3>;
		};

		qcom,smp2pgpio-smp2p-1-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x1b0>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-smp2p-1-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x1b1>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-smp2p-15-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x1ae>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0xf>;
		};

		qcom,smp2pgpio-smp2p-15-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x1af>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0xf>;
		};

		qcom,smp2pgpio-smp2p-2-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x1b2>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0x2>;
		};

		qcom,smp2pgpio-smp2p-2-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x1b3>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x2>;
		};

		qcom,smp2pgpio-smp2p-3-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x1b4>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0x3>;
		};

		qcom,smp2pgpio-smp2p-3-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x1b5>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x3>;
		};

		qcom,smp2pgpio-smp2p-5-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x1b6>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0x5>;
		};

		qcom,smp2pgpio-smp2p-5-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x1b7>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x5>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0xad>;
			qcom,entry-name = "slave-kernel";
			qcom,is-inbound;
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0xae>;
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0xb1>;
			qcom,entry-name = "slave-kernel";
			qcom,is-inbound;
			qcom,remote-pid = <0x2>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0xb2>;
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x2>;
		};

		qcom,smp2pgpio-ssr-smp2p-3-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0xb6>;
			qcom,entry-name = "slave-kernel";
			qcom,is-inbound;
			qcom,remote-pid = <0x3>;
		};

		qcom,smp2pgpio-ssr-smp2p-3-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0xb7>;
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x3>;
		};

		qcom,smp2pgpio-ssr-smp2p-5-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0xbb>;
			qcom,entry-name = "slave-kernel";
			qcom,is-inbound;
			qcom,remote-pid = <0x5>;
		};

		qcom,smp2pgpio-ssr-smp2p-5-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0xbc>;
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x5>;
		};

		qcom,smp2pgpio-wlan-1-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0xe8>;
			qcom,entry-name = "wlan";
			qcom,is-inbound;
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio_client_rdbg_1_in {
			compatible = "qcom,smp2pgpio_client_rdbg_1_in";
			gpios = <0x23 0x0 0x0>;
		};

		qcom,smp2pgpio_client_rdbg_1_out {
			compatible = "qcom,smp2pgpio_client_rdbg_1_out";
			gpios = <0x24 0x0 0x0>;
		};

		qcom,smp2pgpio_client_rdbg_2_in {
			compatible = "qcom,smp2pgpio_client_rdbg_2_in";
			gpios = <0x21 0x0 0x0>;
		};

		qcom,smp2pgpio_client_rdbg_2_out {
			compatible = "qcom,smp2pgpio_client_rdbg_2_out";
			gpios = <0x22 0x0 0x0>;
		};

		qcom,smp2pgpio_client_rdbg_5_in {
			compatible = "qcom,smp2pgpio_client_rdbg_5_in";
			gpios = <0x25 0x0 0x0>;
		};

		qcom,smp2pgpio_client_rdbg_5_out {
			compatible = "qcom,smp2pgpio_client_rdbg_5_out";
			gpios = <0x26 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_15_in {
			compatible = "qcom,smp2pgpio_test_smp2p_15_in";
			gpios = <0x1ae 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_15_out {
			compatible = "qcom,smp2pgpio_test_smp2p_15_out";
			gpios = <0x1af 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_1_in {
			compatible = "qcom,smp2pgpio_test_smp2p_1_in";
			gpios = <0x1b0 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_1_out {
			compatible = "qcom,smp2pgpio_test_smp2p_1_out";
			gpios = <0x1b1 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_2_in {
			compatible = "qcom,smp2pgpio_test_smp2p_2_in";
			gpios = <0x1b2 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_2_out {
			compatible = "qcom,smp2pgpio_test_smp2p_2_out";
			gpios = <0x1b3 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_3_in {
			compatible = "qcom,smp2pgpio_test_smp2p_3_in";
			gpios = <0x1b4 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_3_out {
			compatible = "qcom,smp2pgpio_test_smp2p_3_out";
			gpios = <0x1b5 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_5_in {
			compatible = "qcom,smp2pgpio_test_smp2p_5_in";
			gpios = <0x1b6 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_5_out {
			compatible = "qcom,smp2pgpio_test_smp2p_5_out";
			gpios = <0x1b7 0x0 0x0>;
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			phandle = <0x307>;
			qcom,active-only;
			qcom,bw-tbl = <0x1>;
			qcom,src-dst-ports = <0x8b 0x273>;
			status = "ok";
		};

		qcom,spcom {
			compatible = "qcom,spcom";
			qcom,spcom-ch-names = "sp_kernel", "sp_ssr";
			status = "ok";
		};

		qcom,spmi-debug@6b22000 {
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			clock-names = "core_clk";
			clocks = <0x7d 0x0>;
			compatible = "qcom,spmi-pmic-arb-debug";
			phandle = <0x304>;
			qcom,fuse-disable-bit = <0xc>;
			reg = <0x6b22000 0x60 0x7820a8 0x4>;
			reg-names = "core", "fuse";

			qcom,pm8005-debug@4 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x4 0x0>;
			};

			qcom,pm8005-debug@5 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x5 0x0>;
			};

			qcom,pm8998-debug@0 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x0 0x0>;
			};

			qcom,pm8998-debug@1 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x1 0x0>;
			};

			qcom,pmi8998-debug@2 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x2 0x0>;
			};

			qcom,pmi8998-debug@3 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x3 0x0>;
			};
		};

		qcom,spmi@c440000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts = <0x0 0x1e1 0x0>;
			phandle = <0x2f0>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			qcom,enable-ahb-bus-workaround;
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";

			qcom,pm8005@4 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				reg = <0x4 0x0>;

				pinctrl@c000 {
					#gpio-cells = <0x2>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pm8005_gpio1", "pm8005_gpio2";
					interrupts = <0x4 0xc0 0x0 0x0 0x4 0xc1 0x0 0x0>;
					phandle = <0x303>;
					qcom,gpios-disallowed = <0x3 0x4>;
					reg = <0xc000 0x400>;
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0x302>;
					reg = <0x100 0x100>;
				};

				qcom,temp-alarm@2400 {
					#thermal-sensor-cells = <0x0>;
					compatible = "qcom,qpnp-temp-alarm";
					interrupts = <0x4 0x24 0x0 0x1>;
					label = "pm8005_tz";
					phandle = <0xfc>;
					reg = <0x2400 0x100>;
				};
			};

			qcom,pm8005@5 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				reg = <0x5 0x0>;

				regulator@1400 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x1400 0x100>;
					regulator-name = "pm8005_s1";
					status = "disabled";
				};

				regulator@1700 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x1700 0x100>;
					regulator-name = "pm8005_s2";
					status = "disabled";
				};

				regulator@1a00 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x1a00 0x100>;
					regulator-name = "pm8005_s3";
					status = "disabled";
				};

				regulator@1d00 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x1d00 0x100>;
					regulator-name = "pm8005_s4";
					status = "disabled";
				};
			};

			qcom,pm8998@0 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;

				pinctrl@c000 {
					#gpio-cells = <0x2>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pm8998_gpio1", "pm8998_gpio2", "pm8998_gpio4", "pm8998_gpio5", "pm8998_gpio6", "pm8998_gpio7", "pm8998_gpio8", "pm8998_gpio9", "pm8998_gpio10", "pm8998_gpio11", "pm8998_gpio12", "pm8998_gpio13", "pm8998_gpio14", "pm8998_gpio16", "pm8998_gpio17", "pm8998_gpio18", "pm8998_gpio19", "pm8998_gpio21", "pm8998_gpio23";
					interrupts = <0x0 0xc0 0x0 0x0 0x0 0xc1 0x0 0x0 0x0 0xc3 0x0 0x0 0x0 0xc4 0x0 0x0 0x0 0xc5 0x0 0x0 0x0 0xc6 0x0 0x0 0x0 0xc7 0x0 0x0 0x0 0xc8 0x0 0x0 0x0 0xc9 0x0 0x0 0x0 0xca 0x0 0x0 0x0 0xcb 0x0 0x0 0x0 0xcc 0x0 0x0 0x0 0xcd 0x0 0x0 0x0 0xcf 0x0 0x0 0x0 0xd0 0x0 0x0 0x0 0xd1 0x0 0x0 0x0 0xd2 0x0 0x0 0x0 0xd4 0x0 0x0 0x0 0xd6 0x0 0x0>;
					phandle = <0xe4>;
					qcom,gpios-disallowed = <0x3 0xf 0x14 0x16 0x18 0x19 0x1a>;
					reg = <0xc000 0x1a00>;

					camera_dvdd_en {

						camera_dvdd_en_default {
							function = "normal";
							output-low;
							phandle = <0x2f8>;
							pins = "gpio9";
							power-source = <0x0>;
						};
					};

					camera_rear_avdd_en {

						camera_rear_avdd_en_default {
							function = "normal";
							output-low;
							phandle = <0x2f9>;
							pins = "gpio10";
							power-source = <0x0>;
						};
					};

					camera_rear_dvdd_en {

						camera_rear_dvdd_en_default {
							function = "normal";
							output-low;
							phandle = <0x2fa>;
							pins = "gpio12";
							power-source = <0x0>;
						};
					};

					key_cam_focus {

						key_cam_focus_default {
							bias-pull-up;
							function = "normal";
							input-enable;
							phandle = <0x2f6>;
							pins = "gpio8";
							power-source = <0x0>;
						};
					};

					key_cam_snapshot {

						key_cam_snapshot_default {
							bias-pull-up;
							function = "normal";
							input-enable;
							phandle = <0x2f5>;
							pins = "gpio7";
							power-source = <0x0>;
						};
					};

					key_home {

						key_home_default {
							bias-pull-up;
							function = "normal";
							input-enable;
							phandle = <0x2f2>;
							pins = "gpio5";
							power-source = <0x0>;
						};
					};

					key_vol_up {

						key_vol_up_default {
							bias-pull-up;
							function = "normal";
							input-enable;
							phandle = <0x2f4>;
							pins = "gpio6";
							power-source = <0x0>;
						};
					};

					led_bt {

						led_bt_default {
							function = "normal";
							output-low;
							phandle = <0x2f3>;
							pins = "gpio5";
							power-source = <0x0>;
						};
					};

					led_wifi {

						led_wifi_default {
							function = "normal";
							output-low;
							phandle = <0x2f7>;
							pins = "gpio9";
							power-source = <0x0>;
						};
					};

					nfc_clk {

						nfc_clk_default {
							function = "normal";
							input-enable;
							phandle = <0x2fb>;
							pins = "gpio21";
							power-source = <0x1>;
						};
					};
				};

				qcom,clkdiv@5b00 {
					#clock-cells = <0x1>;
					compatible = "qcom,qpnp-clkdiv";
					phandle = <0x2ff>;
					qcom,clkdiv-id = <0x1>;
					qcom,clkdiv-init-freq = <0x124f800>;
					qcom,cxo-freq = <0x124f800>;
					reg = <0x5b00 0x100>;
				};

				qcom,clkdiv@5c00 {
					#clock-cells = <0x1>;
					compatible = "qcom,qpnp-clkdiv";
					phandle = <0x300>;
					qcom,clkdiv-id = <0x2>;
					qcom,clkdiv-init-freq = <0x124f800>;
					qcom,cxo-freq = <0x124f800>;
					reg = <0x5c00 0x100>;
				};

				qcom,clkdiv@5d00 {
					#clock-cells = <0x1>;
					compatible = "qcom,qpnp-clkdiv";
					phandle = <0x301>;
					qcom,clkdiv-id = <0x3>;
					qcom,clkdiv-init-freq = <0x124f800>;
					qcom,cxo-freq = <0x124f800>;
					reg = <0x5d00 0x100>;
				};

				qcom,coincell@2800 {
					compatible = "qcom,qpnp-coincell";
					phandle = <0x2fc>;
					reg = <0x2800 0x100>;
				};

				qcom,pm8998_rtc {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-rtc";
					phandle = <0x2fd>;
					qcom,qpnp-rtc-alarm-pwrup = <0x0>;
					qcom,qpnp-rtc-write = <0x0>;

					qcom,pm8998_rtc_alarm@6100 {
						interrupts = <0x0 0x61 0x1 0x0>;
						reg = <0x6100 0x100>;
					};

					qcom,pm8998_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					interrupt-names = "kpdpwr", "resin", "resin-bark", "kpdpwr-resin-bark";
					interrupts = <0x0 0x8 0x0 0x0 0x0 0x8 0x1 0x0 0x0 0x8 0x4 0x0 0x0 0x8 0x5 0x0>;
					qcom,kpdpwr-sw-debounce;
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,store-hard-reset-reason;
					qcom,system-reset;
					reg = <0x800 0x100>;

					qcom,pon_1 {
						linux,code = <0x74>;
						qcom,pon-type = <0x0>;
						qcom,pull-up = <0x1>;
					};

					qcom,pon_2 {
						linux,code = <0x72>;
						qcom,pon-type = <0x1>;
						qcom,pull-up = <0x1>;
					};

					qcom,pon_3 {
						qcom,pon-type = <0x3>;
						qcom,pull-up = <0x1>;
						qcom,s1-timer = <0x1a40>;
						qcom,s2-timer = <0x7d0>;
						qcom,s2-type = <0x7>;
						qcom,support-reset = <0x1>;
						qcom,use-bark;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0x2f1>;
					reg = <0x100 0x100>;
				};

				qcom,temp-alarm@2400 {
					#thermal-sensor-cells = <0x0>;
					compatible = "qcom,qpnp-temp-alarm";
					interrupts = <0x0 0x24 0x0 0x1>;
					label = "pm8998_tz";
					phandle = <0xf9>;
					qcom,channel-num = <0x6>;
					qcom,temp_alarm-vadc = <0x80>;
					reg = <0x2400 0x100>;
				};

				vadc@3100 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "qcom,qpnp-vadc-hc";
					interrupt-names = "eoc-int-en-set";
					interrupts = <0x0 0x31 0x0 0x1>;
					phandle = <0x80>;
					qcom,adc-vdd-reference = <0x753>;
					reg = <0x3100 0x100>;

					chan@0 {
						label = "ref_gnd";
						qcom,cal-val = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x2>;
						qcom,fast-avg-setup = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,scale-function = <0x0>;
						reg = <0x0>;
					};

					chan@1 {
						label = "ref_1250v";
						qcom,cal-val = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x2>;
						qcom,fast-avg-setup = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,scale-function = <0x0>;
						reg = <0x1>;
					};

					chan@6 {
						label = "die_temp";
						qcom,cal-val = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x2>;
						qcom,fast-avg-setup = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,scale-function = <0x3>;
						reg = <0x6>;
					};
				};

				vadc@3400 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,qpnp-adc-tm-hc";
					interrupt-names = "eoc-int-en-set";
					interrupts = <0x0 0x34 0x0 0x1>;
					phandle = <0x2fe>;
					qcom,adc-vdd-reference = <0x753>;
					qcom,adc_tm-vadc = <0x80>;
					qcom,decimation = <0x0>;
					qcom,fast-avg-setup = <0x0>;
					reg = <0x3400 0x100>;
				};
			};

			qcom,pm8998@1 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;
			};
		};

		qcom,sps {
			compatible = "qcom,msm_sps_4k";
			qcom,pipe-attr-ee;
		};

		qcom,spss@1880000 {
			clock-names = "xo";
			clocks = <0x1f 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupts = <0x0 0x160 0x1>;
			mbox-names = "spss-pil";
			mboxes = <0x7f 0x0>;
			memory-region = <0xb9>;
			qcom,firmware-name = "spss";
			qcom,pas-id = <0xe>;
			qcom,pil-generic-irq-handler;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,spss-scsr-bits = <0x18 0x19>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			reg = <0x188101c 0x4 0x1881024 0x4 0x1881028 0x4 0x188103c 0x4 0x1882014 0x4>;
			reg-names = "sp2soc_irq_status", "sp2soc_irq_clr", "sp2soc_irq_mask", "rmb_err", "rmb_err_spare2";
			status = "disabled";
			vdd_cx-supply = <0x1b>;
			vdd_mx-supply = <0x8b>;
			vdd_mx-uV = <0x181 0x186a0>;
		};

		qcom,spss_utils {
			compatible = "qcom,spss-utils";
			phandle = <0x31c>;
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-dev-firmware-name = "spss1d";
			qcom,spss-fuse1-addr = <0x7841c4>;
			qcom,spss-fuse1-bit = <0x1b>;
			qcom,spss-fuse2-addr = <0x7841c4>;
			qcom,spss-fuse2-bit = <0x1a>;
			qcom,spss-prod-firmware-name = "spss1p";
			qcom,spss-test-firmware-name = "spss1t";
			status = "ok";
		};

		qcom,ssc@5c00000 {
			clock-names = "xo";
			clocks = <0x1f 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupts = <0x0 0x1ee 0x1>;
			mbox-names = "slpi-pil";
			mboxes = <0x7f 0x0>;
			memory-region = <0xb5>;
			qcom,firmware-name = "slpi";
			qcom,gpio-err-fatal = <0xb6 0x0 0x0>;
			qcom,gpio-err-ready = <0xb6 0x1 0x0>;
			qcom,gpio-force-stop = <0xb7 0x0 0x0>;
			qcom,gpio-proxy-unvote = <0xb6 0x2 0x0>;
			qcom,gpio-stop-ack = <0xb6 0x3 0x0>;
			qcom,keep-proxy-regs-on;
			qcom,pas-id = <0xc>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a8>;
			qcom,ssctl-instance-id = <0x16>;
			qcom,sysmon-id = <0x3>;
			qcom,vdd_cx-uV-uA = <0x181 0x0>;
			qcom,vdd_mx-uV-uA = <0x181 0x0>;
			reg = <0x5c00000 0x4000>;
			status = "ok";
			vdd_cx-supply = <0xb3>;
			vdd_mx-supply = <0xb4>;
		};

		qcom,turing@8300000 {
			clock-names = "xo";
			clocks = <0x1f 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupts = <0x0 0x242 0x1>;
			mbox-names = "cdsp-pil";
			mboxes = <0x7f 0x0>;
			memory-region = <0xba>;
			qcom,firmware-name = "cdsp";
			qcom,gpio-err-fatal = <0xbb 0x0 0x0>;
			qcom,gpio-err-ready = <0xbb 0x1 0x0>;
			qcom,gpio-force-stop = <0xbc 0x0 0x0>;
			qcom,gpio-proxy-unvote = <0xbb 0x2 0x0>;
			qcom,gpio-stop-ack = <0xbb 0x3 0x0>;
			qcom,pas-id = <0x12>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x259>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,sysmon-id = <0x7>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			reg = <0x8300000 0x100000>;
			status = "ok";
			vdd_cx-supply = <0x1b>;
		};

		qcom,venus@aae0000 {
			clock-names = "core_clk", "iface_clk", "bus_clk";
			clocks = <0xa2 0xb 0xa2 0x8 0xa2 0xa>;
			compatible = "qcom,pil-tz-generic";
			memory-region = <0xbf>;
			qcom,firmware-name = "venus";
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,pas-id = <0x9>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk";
			qcom,proxy-reg-names = "vdd";
			qcom,proxy-timeout-ms = <0x64>;
			reg = <0xaae0000 0x4000>;
			status = "ok";
			vdd-supply = <0xbe>;
		};

		qcom,vfe-lite@acc4000 {
			camss-supply = <0x1b9>;
			cell-index = <0x2>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x20 0xc 0x20 0xd 0xa3 0x55 0xa3 0x9 0xa3 0x54 0xa3 0x2f 0xa3 0x30 0xa3 0x6>;
			compatible = "qcom,vfe-lite170";
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x1d5 0x0>;
			phandle = <0x95>;
			reg = <0xacc4000 0x4000>;
			reg-cam-base = <0xc4000>;
			reg-names = "ife-lite";
			regulator-names = "camss";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,vfe0@acaf000 {
			camss-supply = <0x1b9>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-rates-option = <0x23c34600>;
			clocks = <0x20 0xc 0x20 0xd 0xa3 0x55 0xa3 0x9 0xa3 0x54 0xa3 0x22 0xa3 0x23 0xa3 0x6 0xa3 0x21>;
			clocks-option = <0xa3 0x27>;
			compatible = "qcom,vfe170";
			ife0-supply = <0x1bf>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d1 0x0>;
			phandle = <0x91>;
			reg = <0xacaf000 0x4000>;
			reg-cam-base = <0xaf000>;
			reg-names = "ife";
			regulator-names = "camss", "ife0";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,vfe1@acb6000 {
			camss-supply = <0x1b9>;
			cell-index = <0x1>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-rates-option = <0x23c34600>;
			clocks = <0x20 0xc 0x20 0xd 0xa3 0x55 0xa3 0x9 0xa3 0x54 0xa3 0x29 0xa3 0x2a 0xa3 0x6 0xa3 0x28>;
			clocks-option = <0xa3 0x2e>;
			compatible = "qcom,vfe170";
			ife1-supply = <0x1c0>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d3 0x0>;
			phandle = <0x93>;
			reg = <0xacb6000 0x4000>;
			reg-cam-base = <0xb6000>;
			reg-names = "ife";
			regulator-names = "camss", "ife1";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,vidc@aa00000 {
			cache-slice-names = "vidsc0", "vidsc1";
			cache-slices = <0x2b 0x2 0x2b 0x3>;
			clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "core1_clk", "core1_bus_clk";
			clocks = <0xa2 0xb 0xa2 0x8 0xa2 0xa 0xa2 0x5 0xa2 0x4 0xa2 0x7 0xa2 0x6>;
			compatible = "qcom,msm-vidc", "qcom,sdm845-vidc";
			interrupts = <0x0 0xae 0x4>;
			phandle = <0x3e3>;
			qcom,allowed-clock-rates = <0x5f5e100 0xbebc200 0x1312d000 0x16a65700 0x1a76e700 0x1fc4ef40>;
			qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0 0x1 0x0>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "core1_clk", "core1_bus_clk";
			reg = <0xaa00000 0x200000>;
			status = "ok";
			venus-core0-supply = <0x25e>;
			venus-core1-supply = <0x25f>;
			venus-supply = <0xbe>;

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x200>;
			};

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x1>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x254>;
			};

			non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x27 0x10a0 0x8 0x27 0x10b0 0x0>;
				label = "venus_ns";
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				buffer-types = <0x241>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x27 0x10a1 0x8 0x27 0x10a5 0x8>;
				label = "venus_sec_bitstream";
				qcom,secure-context-bank;
				virtual-addr-pool = <0x4b000000 0x25800000>;
			};

			secure_non_pixel_cb {
				buffer-types = <0x480>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x27 0x10a4 0x8 0x27 0x10b4 0x0>;
				label = "venus_sec_non_pixel";
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x27 0x10a3 0x8>;
				label = "venus_sec_pixel";
				qcom,secure-context-bank;
				virtual-addr-pool = <0x25800000 0x25800000>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-governor = "msm-vidc-ddr";
				qcom,bus-master = <0x81>;
				qcom,bus-range-kbps = <0x3e8 0x33b260>;
				qcom,bus-slave = <0x200>;
			};

			venus_bus_llcc {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-llcc";
				qcom,bus-governor = "msm-vidc-llcc";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x4268 0x33b260>;
				qcom,bus-slave = <0x302>;
			};
		};

		qcom,videocc@ab00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,video_cc-sdm845", "syscon";
			phandle = <0xa2>;
			reg = <0xab00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1b>;
		};

		qcom,wdt@17980000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x0 0x0 0x0 0x0 0x1 0x0>;
			phandle = <0x319>;
			qcom,bark-time = <0x2af8>;
			qcom,ipi-ping;
			qcom,pet-time = <0x2490>;
			qcom,wakeup-enable;
			reg = <0x17980000 0x1000>;
			reg-names = "wdt-base";
		};

		qcrypto@1de0000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x20 0x11 0x20 0x11 0x20 0xf 0x20 0x10>;
			compatible = "qcom,qcrypto";
			interrupts = <0x0 0x110 0x0>;
			iommus = <0x27 0x704 0x1 0x27 0x714 0x1>;
			phandle = <0x322>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,request-bw-before-clk;
			qcom,smmu-s1-enable;
			qcom,use-sw-aead-algo;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi_cooling_devices";

			adsp {
				qcom,instance-id = <0x1>;

				adsp_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x102>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x103>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};

			modem {
				qcom,instance-id = <0x0>;

				modem_current {
					#cooling-cells = <0x2>;
					phandle = <0x32b>;
					qcom,qmi-dev-name = "modem_current";
				};

				modem_pa {
					#cooling-cells = <0x2>;
					phandle = <0x329>;
					qcom,qmi-dev-name = "pa";
				};

				modem_proc {
					#cooling-cells = <0x2>;
					phandle = <0x32a>;
					qcom,qmi-dev-name = "modem";
				};

				modem_skin {
					#cooling-cells = <0x2>;
					phandle = <0x32c>;
					qcom,qmi-dev-name = "modem_skin";
				};

				modem_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x101>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};

			slpi {
				qcom,instance-id = <0x53>;

				slpi_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x104>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};
		};

		qrng@793000 {
			clock-names = "iface_clk";
			clocks = <0x20 0x48>;
			compatible = "qcom,msm-rng";
			phandle = <0x31e>;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x493e0>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			reg = <0x793000 0x1000>;
		};

		qseecom@86d00000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x20 0x11 0x20 0x11 0x20 0xf 0x20 0x10>;
			compatible = "qcom,qseecom";
			phandle = <0x31d>;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,fde-key-size;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x30d40 0x61a80 0x7d 0x200 0x493e0 0xc3500 0x7d 0x200 0x61a80 0xf4240>;
			qcom,no-clock-support;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
			qcom,support-fde;
			reg = <0x86d00000 0x3e00000>;
			reg-names = "secapp-region";
		};

		qusb@88e2000 {
			clock-names = "ref_clk_src", "cfg_ahb_clk";
			clocks = <0x1f 0x0 0x20 0xa9>;
			compatible = "qcom,qusb2phy-v2";
			phandle = <0x2ae>;
			phy_type = "utmi";
			qcom,efuse-bit-pos = <0x19>;
			qcom,efuse-num-bits = <0x3>;
			qcom,override-bias-ctrl2;
			qcom,qusb-phy-init-seq = <0x23 0x210 0x3 0x4 0x7c 0x18c 0x80 0x2c 0xa 0x184 0x19 0xb4 0x40 0x194 0x20 0x198 0x21 0x214 0x0 0x220 0x58 0x224 0x30 0x240 0x29 0x244 0xca 0x248 0x4 0x24c 0x3 0x250 0x0 0x23c 0x22 0x210>;
			qcom,qusb-phy-reg-offset = <0x240 0x1a0 0x210 0x230 0xa8 0x254 0x198 0x228 0x22c 0x27c 0x280 0x284 0x288 0x2a0>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88e2000 0x400 0x7801e8 0x4 0x88e7014 0x4>;
			reg-names = "qusb_phy_base", "efuse_addr", "refgen_north_bg_reg_addr";
			reset-names = "phy_reset";
			resets = <0x20 0x8>;
			vdd-supply = <0x2d>;
			vdda18-supply = <0x11f>;
			vdda33-supply = <0xb8>;
		};

		qusb@88e3000 {
			clock-names = "ref_clk_src", "cfg_ahb_clk";
			clocks = <0x1f 0x0 0x20 0xa9>;
			compatible = "qcom,qusb2phy-v2";
			phandle = <0x2b1>;
			phy_type = "utmi";
			qcom,override-bias-ctrl2;
			qcom,qusb-phy-init-seq = <0x23 0x210 0x3 0x4 0x7c 0x18c 0x80 0x2c 0xa 0x184 0x19 0xb4 0x40 0x194 0x20 0x198 0x21 0x214 0x0 0x220 0x58 0x224 0x20 0x240 0x29 0x244 0xca 0x248 0x4 0x24c 0x3 0x250 0x0 0x23c 0x22 0x210>;
			qcom,qusb-phy-reg-offset = <0x240 0x1a0 0x210 0x230 0xa8 0x254 0x198 0x228 0x22c 0x27c 0x280 0x2a0>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88e3000 0x400 0x88e7014 0x4>;
			reg-names = "qusb_phy_base", "refgen_north_bg_reg_addr";
			reset-names = "phy_reset";
			resets = <0x20 0x9>;
			status = "disabled";
			vdd-supply = <0x2d>;
			vdda18-supply = <0x11f>;
			vdda33-supply = <0xb8>;
		};

		refgen-regulator@ff1000 {
			compatible = "qcom,refgen-regulator";
			phandle = <0x120>;
			proxy-supply = <0x120>;
			qcom,proxy-consumer-enable;
			reg = <0xff1000 0x60>;
			regulator-enable-ramp-delay = <0x5>;
			regulator-name = "refgen";
			status = "disabled";
		};

		replicator@6046000 {
			arm,primecell-periphid = <0x3b909>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator";
			phandle = <0x34b>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x133>;
						remote-endpoint = <0x121>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x134>;
						remote-endpoint = <0x122>;
						slave-mode;
					};
				};
			};
		};

		replicator@6b0a000 {
			arm,primecell-periphid = <0x3b909>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator-swao";
			phandle = <0x34c>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "replicator-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x127>;
						remote-endpoint = <0x123>;
						slave-mode;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x185>;
						remote-endpoint = <0x124>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						phandle = <0x140>;
						remote-endpoint = <0x125>;
					};
				};
			};
		};

		restart@10ac000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x4 0x1fd3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		rpmh-regulator-bobb1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,regulator-type = "pmic4-bob";
			qcom,resource-name = "bobb1";
			qcom,send-defaults;

			regulator-bob {
				phandle = <0x347>;
				qcom,init-mode = <0x0>;
				qcom,init-voltage = <0x328980>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x36ee80>;
				regulator-min-microvolt = <0x328980>;
				regulator-name = "pmi8998_bob";
			};

			regulator-bob-ao {
				phandle = <0x348>;
				qcom,init-mode = <0x3>;
				qcom,init-voltage = <0x328980>;
				qcom,set = <0x1>;
				regulator-max-microvolt = <0x36ee80>;
				regulator-min-microvolt = <0x328980>;
				regulator-name = "pmi8998_bob_ao";
			};
		};

		rpmh-regulator-cxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x89 0x0>;
			pm8998_s9_level-parent-supply = <0x8b>;
			pm8998_s9_level_ao-parent-supply = <0x9c>;
			qcom,resource-name = "cx.lvl";

			regulator-cdev {
				#cooling-cells = <0x2>;
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x7f 0x0>;
				phandle = <0xfe>;
				qcom,reg-resource-name = "cx";
			};

			regulator-s9-level {
				phandle = <0x1b>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm8998_s9_level";
			};

			regulator-s9-level-ao {
				phandle = <0x8a>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				qcom,set = <0x1>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm8998_s9_level_ao";
			};
		};

		rpmh-regulator-ebilvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x89 0x0>;
			qcom,resource-name = "ebi.lvl";

			regulator-cdev {
				#cooling-cells = <0x2>;
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x7f 0x0>;
				phandle = <0x100>;
				qcom,reg-resource-name = "ebi";
			};

			regulator-s1 {
				phandle = <0x331>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x1>;
				regulator-name = "pm8998_s1_level";
			};
		};

		rpmh-regulator-gfxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x89 0x0>;
			qcom,resource-name = "gfx.lvl";

			regulator-s1-level {
				phandle = <0x1d>;
				qcom,init-voltage-level = <0x31>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x31>;
				regulator-name = "pm8005_s1_level";
			};
		};

		rpmh-regulator-lcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x89 0x0>;
			qcom,resource-name = "lcx.lvl";

			regulator-l27-level {
				phandle = <0xb3>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x1>;
				regulator-name = "pm8998_l27_level";
			};
		};

		rpmh-regulator-ldoa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			proxy-supply = <0x2d>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa1";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l1 {
				phandle = <0x2d>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xd6d80>;
				qcom,proxy-consumer-current = <0x11940>;
				qcom,proxy-consumer-enable;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0xd6d80>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-name = "pm8998_l1";
			};

			regulator-l1-ao {
				phandle = <0x9e>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xd6d80>;
				qcom,set = <0x1>;
				regulator-max-microvolt = <0xd6d80>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-name = "pm8998_l1_ao";
			};

			regulator-l1-so {
				qcom,init-enable = <0x0>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xd6d80>;
				qcom,set = <0x2>;
				regulator-max-microvolt = <0xd6d80>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-name = "pm8998_l1_so";
			};
		};

		rpmh-regulator-ldoa10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa10";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l10 {
				phandle = <0x339>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1a0040>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2cad80>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-name = "pm8998_l10";
			};
		};

		rpmh-regulator-ldoa11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa11";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l11 {
				phandle = <0x33a>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xf4240>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0xffdc0>;
				regulator-min-microvolt = <0xf4240>;
				regulator-name = "pm8998_l11";
			};
		};

		rpmh-regulator-ldoa12 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa12";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l12 {
				phandle = <0x11f>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1b7740>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8998_l12";
			};
		};

		rpmh-regulator-ldoa13 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa13";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l13 {
				phandle = <0x33b>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1b7740>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2d2a80>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8998_l13";
			};
		};

		rpmh-regulator-ldoa14 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			proxy-supply = <0x11e>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa14";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l14 {
				phandle = <0x11e>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1b7740>;
				qcom,proxy-consumer-current = <0x1c138>;
				qcom,proxy-consumer-enable;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1cafc0>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8998_l14";
			};
		};

		rpmh-regulator-ldoa15 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa15";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l15 {
				phandle = <0x33c>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1b7740>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8998_l15";
			};
		};

		rpmh-regulator-ldoa16 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa16";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l16 {
				phandle = <0x33d>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x294280>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x294280>;
				regulator-min-microvolt = <0x294280>;
				regulator-name = "pm8998_l16";
			};
		};

		rpmh-regulator-ldoa17 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa17";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l17 {
				phandle = <0xeb>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x13e5c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x13e5c0>;
				regulator-min-microvolt = <0x13e5c0>;
				regulator-name = "pm8998_l17";
			};
		};

		rpmh-regulator-ldoa18 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa18";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l18 {
				phandle = <0x33e>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x294280>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2d2a80>;
				regulator-min-microvolt = <0x294280>;
				regulator-name = "pm8998_l18";
			};
		};

		rpmh-regulator-ldoa19 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa19";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l19 {
				phandle = <0x33f>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2b9440>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2f5d00>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-name = "pm8998_l19";
			};
		};

		rpmh-regulator-ldoa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x7530>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa2";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l2 {
				phandle = <0x334>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x124f80>;
				qcom,set = <0x3>;
				regulator-always-on;
				regulator-max-microvolt = <0x124f80>;
				regulator-min-microvolt = <0x124f80>;
				regulator-name = "pm8998_l2";
			};
		};

		rpmh-regulator-ldoa20 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa20";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l20 {
				phandle = <0x340>;
				qcom,init-mode = <0x4>;
				qcom,init-voltage = <0x294280>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2d2a80>;
				regulator-min-microvolt = <0x294280>;
				regulator-name = "pm8998_l20";
			};
		};

		rpmh-regulator-ldoa21 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa21";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l21 {
				phandle = <0x341>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x294280>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2d2a80>;
				regulator-min-microvolt = <0x294280>;
				regulator-name = "pm8998_l21";
			};
		};

		rpmh-regulator-ldoa22 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa22";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l22 {
				phandle = <0x342>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2bb380>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x328980>;
				regulator-min-microvolt = <0x2bb380>;
				regulator-name = "pm8998_l22";
			};
		};

		rpmh-regulator-ldoa23 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa23";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l23 {
				phandle = <0x343>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x328980>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-name = "pm8998_l23";
			};
		};

		rpmh-regulator-ldoa24 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			pm8998_l24-parent-supply = <0x11f>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa24";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l24 {
				phandle = <0xb8>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2f1e80>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2f1e80>;
				regulator-min-microvolt = <0x2f1e80>;
				regulator-name = "pm8998_l24";
			};
		};

		rpmh-regulator-ldoa25 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa25";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l25 {
				phandle = <0xec>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x328980>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-name = "pm8998_l25";
			};
		};

		rpmh-regulator-ldoa26 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			proxy-supply = <0x2c>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa26";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l26 {
				phandle = <0x2c>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x124f80>;
				qcom,proxy-consumer-current = <0xaa50>;
				qcom,proxy-consumer-enable;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x124f80>;
				regulator-min-microvolt = <0x124f80>;
				regulator-name = "pm8998_l26";
			};
		};

		rpmh-regulator-ldoa28 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa28";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l28 {
				phandle = <0x344>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2b9440>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2de600>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-name = "pm8998_l28";
			};
		};

		rpmh-regulator-ldoa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa3";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l3 {
				phandle = <0x335>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xf4240>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0xf4240>;
				regulator-min-microvolt = <0xf4240>;
				regulator-name = "pm8998_l3";
			};
		};

		rpmh-regulator-ldoa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa5";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l5 {
				phandle = <0xe9>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xc3500>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0xc3500>;
				regulator-min-microvolt = <0xc3500>;
				regulator-name = "pm8998_l5";
			};
		};

		rpmh-regulator-ldoa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa6";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l6 {
				phandle = <0x336>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1c5200>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1c5200>;
				regulator-min-microvolt = <0x1c5200>;
				regulator-name = "pm8998_l6";
			};
		};

		rpmh-regulator-ldoa7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa7";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l7 {
				phandle = <0xea>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1b7740>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8998_l7";
			};
		};

		rpmh-regulator-ldoa8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa8";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l8 {
				phandle = <0x337>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x124f80>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x130b00>;
				regulator-min-microvolt = <0x124f80>;
				regulator-name = "pm8998_l8";
			};
		};

		rpmh-regulator-ldoa9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic4-ldo";
			qcom,resource-name = "ldoa9";
			qcom,supported-modes = <0x2 0x4>;

			regulator-l9 {
				phandle = <0x338>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1a0040>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2cad80>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-name = "pm8998_l9";
			};
		};

		rpmh-regulator-lmxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x89 0x0>;
			qcom,resource-name = "lmx.lvl";

			regulator-l4-level {
				phandle = <0xb4>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x1>;
				regulator-name = "pm8998_l4_level";
			};
		};

		rpmh-regulator-msslvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x89 0x0>;
			qcom,resource-name = "mss.lvl";

			regulator-s2-level {
				phandle = <0xab>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x1>;
				regulator-name = "pm8005_s2_level";
			};
		};

		rpmh-regulator-mxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x89 0x0>;
			qcom,resource-name = "mx.lvl";

			mx-cdev-lvl {
				#cooling-cells = <0x2>;
				compatible = "qcom,regulator-cooling-device";
				phandle = <0xff>;
				regulator-cdev-supply = <0x8b>;
				regulator-levels = <0x101 0x1>;
			};

			regulator-s6-level {
				phandle = <0x8b>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x1>;
				regulator-name = "pm8998_s6_level";
			};

			regulator-s6-level-ao {
				phandle = <0x9c>;
				qcom,set = <0x1>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x1>;
				regulator-name = "pm8998_s6_level_ao";
			};
		};

		rpmh-regulator-smpa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,resource-name = "smpa2";

			regulator-s2 {
				phandle = <0x332>;
				qcom,init-voltage = <0x10c8e0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10c8e0>;
				regulator-min-microvolt = <0x10c8e0>;
				regulator-name = "pm8998_s2";
			};
		};

		rpmh-regulator-smpa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,resource-name = "smpa3";

			regulator-s3 {
				phandle = <0x333>;
				qcom,init-voltage = <0x14a140>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x14a140>;
				regulator-min-microvolt = <0x14a140>;
				regulator-name = "pm8998_s3";
			};
		};

		rpmh-regulator-smpa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,resource-name = "smpa5";

			regulator-s5 {
				phandle = <0xa1>;
				qcom,init-voltage = <0x1d0d80>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1f20c0>;
				regulator-min-microvolt = <0x1d0d80>;
				regulator-name = "pm8998_s5";
			};
		};

		rpmh-regulator-smpa7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,resource-name = "smpa7";

			regulator-s7 {
				phandle = <0xa0>;
				qcom,init-voltage = <0xdbba0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0xfafa0>;
				regulator-min-microvolt = <0xdbba0>;
				regulator-name = "pm8998_s7";
			};
		};

		rpmh-regulator-smpc3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,resource-name = "smpc3";

			regulator-s3 {
				phandle = <0x349>;
				qcom,init-voltage = <0x927c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x927c0>;
				regulator-min-microvolt = <0x927c0>;
				regulator-name = "pm8005_s3";
			};
		};

		rpmh-regulator-vsa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,resource-name = "vsa1";

			regulator-lvs1 {
				phandle = <0x345>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8998_lvs1";
			};
		};

		rpmh-regulator-vsa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x89 0x0>;
			qcom,resource-name = "vsa2";

			regulator-lvs2 {
				phandle = <0x346>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm8998_lvs2";
			};
		};

		sdhci@8804000 {
			clock-names = "iface_clk", "core_clk";
			clocks = <0x20 0x70 0x20 0x71>;
			compatible = "qcom,sdhci-msm-v5";
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0xcc 0x0 0x0 0xde 0x0>;
			phandle = <0x312>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,bus-width = <0x4>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc02a560>;
			qcom,devfreq,freq-table = <0x2faf080 0xc02a560>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x1 0x260 0x0 0x0 0x51 0x200 0x416 0x640 0x1 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x13880 0x1 0x260 0x13880 0x13880 0x51 0x200 0xff50 0x186a0 0x1 0x260 0x186a0 0x186a0 0x51 0x200 0x1fe9e 0x30d40 0x1 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x30d40 0x1 0x260 0x249f0 0x249f0 0x51 0x200 0x3fd3e 0x61a80 0x1 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x1 0x260 0x146cc2 0x3e8000>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-irq-latency = <0x46 0x46>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x46 0x46 0x46 0x46>;
			qcom,restore-after-cx-collapse;
			qcom,sdr104-wa;
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			status = "disabled";
		};

		sensor_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-sensor-etm0";
			qcom,inst-id = <0x8>;

			port {

				endpoint {
					phandle = <0x12a>;
					remote-endpoint = <0x186>;
				};
			};
		};

		slim@171c0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			interrupts = <0x0 0xa3 0x0 0x0 0xa4 0x0>;
			phandle = <0x314>;
			qcom,apps-ch-pipes = <0x780000>;
			qcom,ea-pc = <0x270>;
			qcom,iommu-s1-bypass;
			reg = <0x171c0000 0x2c000 0x17184000 0x2a000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";

			msm_dai_slim {
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
			};

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x27 0x1806 0x0 0x27 0x180d 0x0 0x27 0x180e 0x1 0x27 0x1810 0x1>;
				phandle = <0x315>;
			};
		};

		slim@17240000 {
			cell-index = <0x3>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			interrupts = <0x0 0x123 0x0 0x0 0x124 0x0>;
			phandle = <0x316>;
			qcom,iommu-s1-bypass;
			reg = <0x17240000 0x2c000 0x17204000 0x20000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			status = "ok";

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x27 0x1813 0x0>;
				phandle = <0x317>;
			};

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				phandle = <0x318>;
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
			};
		};

		spi@880000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x4c 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x0 0x1 0x40 0x0 0x36 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x259 0x0>;
			phandle = <0x2cd>;
			pinctrl-0 = <0x47>;
			pinctrl-1 = <0x48>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@884000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x4e 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x1 0x1 0x40 0x0 0x36 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x25a 0x0>;
			phandle = <0x2ce>;
			pinctrl-0 = <0x49>;
			pinctrl-1 = <0x4a>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@888000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x50 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x2 0x1 0x40 0x0 0x36 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x25b 0x0>;
			phandle = <0x2cf>;
			pinctrl-0 = <0x4b>;
			pinctrl-1 = <0x4c>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@88c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x52 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x3 0x1 0x40 0x0 0x36 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x25c 0x0>;
			phandle = <0x2d0>;
			pinctrl-0 = <0x4d>;
			pinctrl-1 = <0x4e>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@890000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x54 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x4 0x1 0x40 0x0 0x36 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x25d 0x0>;
			phandle = <0x2d1>;
			pinctrl-0 = <0x4f>;
			pinctrl-1 = <0x50>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@894000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x56 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x5 0x1 0x40 0x0 0x36 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x25e 0x0>;
			phandle = <0x2d2>;
			pinctrl-0 = <0x51>;
			pinctrl-1 = <0x52>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@898000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x58 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x6 0x1 0x40 0x0 0x36 0x1 0x6 0x1 0x40 0x0>;
			interrupts = <0x0 0x25f 0x0>;
			phandle = <0x2d3>;
			pinctrl-0 = <0x53>;
			pinctrl-1 = <0x54>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x898000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@89c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x5a 0x20 0x6c 0x20 0x6d>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x36 0x0 0x7 0x1 0x40 0x0 0x36 0x1 0x7 0x1 0x40 0x0>;
			interrupts = <0x0 0x260 0x0>;
			phandle = <0x2d4>;
			pinctrl-0 = <0x55>;
			pinctrl-1 = <0x56>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x33>;
			reg = <0x89c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x5c 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x0 0x1 0x40 0x0 0x5c 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x161 0x0>;
			phandle = <0x2e0>;
			pinctrl-0 = <0x6e>;
			pinctrl-1 = <0x6e>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x5e 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x1 0x1 0x40 0x0 0x5c 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x162 0x0>;
			phandle = <0x2e1>;
			pinctrl-0 = <0x6f>;
			pinctrl-1 = <0x70>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x60 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x2 0x1 0x40 0x0 0x5c 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x163 0x0>;
			phandle = <0x2e2>;
			pinctrl-0 = <0x71>;
			pinctrl-1 = <0x72>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x62 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x3 0x1 0x40 0x0 0x5c 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x164 0x0>;
			phandle = <0x2e3>;
			pinctrl-0 = <0x73>;
			pinctrl-1 = <0x74>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x64 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x4 0x1 0x40 0x0 0x5c 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x165 0x0>;
			phandle = <0x2e4>;
			pinctrl-0 = <0x75>;
			pinctrl-1 = <0x76>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x66 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x5 0x1 0x40 0x0 0x5c 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x166 0x0>;
			phandle = <0x2e5>;
			pinctrl-0 = <0x77>;
			pinctrl-1 = <0x78>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a98000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x68 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x6 0x1 0x40 0x0 0x5c 0x1 0x6 0x1 0x40 0x0>;
			interrupts = <0x0 0x167 0x0>;
			phandle = <0x2e6>;
			pinctrl-0 = <0x79>;
			pinctrl-1 = <0x7a>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa98000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a9c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x20 0x6a 0x20 0x6e 0x20 0x6f>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x7 0x1 0x40 0x0 0x5c 0x1 0x7 0x1 0x40 0x0>;
			interrupts = <0x0 0x168 0x0>;
			phandle = <0x2e7>;
			pinctrl-0 = <0x7b>;
			pinctrl-1 = <0x7c>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x59>;
			reg = <0xa9c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spss_etm0 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-spss-etm0";
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0x17e>;
					remote-endpoint = <0x189>;
				};
			};
		};

		ssphy@88e8000 {
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "com_aux_clk", "cfg_ahb_clk";
			clocks = <0x20 0xa0 0x20 0xa3 0x1f 0x0 0x20 0x9f 0x20 0xa2 0x20 0xa9>;
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			core-supply = <0x2c>;
			phandle = <0x4c1>;
			qcom,qmp-phy-init-seq = <0x1048 0x7 0x0 0x1080 0x14 0x0 0x1034 0x8 0x0 0x1138 0x30 0x0 0x103c 0x2 0x0 0x108c 0x8 0x0 0x115c 0x16 0x0 0x1164 0x1 0x0 0x113c 0x80 0x0 0x10b0 0x82 0x0 0x10b8 0xab 0x0 0x10bc 0xea 0x0 0x10c0 0x2 0x0 0x1060 0x6 0x0 0x1068 0x16 0x0 0x1070 0x36 0x0 0x10dc 0x0 0x0 0x10d8 0x3f 0x0 0x10f8 0x1 0x0 0x10f4 0xc9 0x0 0x1148 0xa 0x0 0x10a0 0x0 0x0 0x109c 0x34 0x0 0x1098 0x15 0x0 0x1090 0x4 0x0 0x1154 0x0 0x0 0x1094 0x0 0x0 0x10f0 0x0 0x0 0x1040 0xa 0x0 0x1010 0x1 0x0 0x101c 0x31 0x0 0x1020 0x1 0x0 0x1014 0x0 0x0 0x1018 0x0 0x0 0x1024 0x85 0x0 0x1028 0x7 0x0 0x1430 0xb 0x0 0x14d4 0xf 0x0 0x14d8 0x4e 0x0 0x14dc 0x18 0x0 0x14f8 0x77 0x0 0x14fc 0x80 0x0 0x1504 0x3 0x0 0x150c 0x16 0x0 0x1564 0x5 0x0 0x14c0 0x3 0x0 0x1830 0xb 0x0 0x18d4 0xf 0x0 0x18d8 0x4e 0x0 0x18dc 0x18 0x0 0x18f8 0x77 0x0 0x18fc 0x80 0x0 0x1904 0x3 0x0 0x190c 0x16 0x0 0x1964 0x5 0x0 0x18c0 0x3 0x0 0x1260 0x10 0x0 0x12a4 0x12 0x0 0x128c 0x16 0x0 0x1248 0x9 0x0 0x1244 0x6 0x0 0x1660 0x10 0x0 0x16a4 0x12 0x0 0x168c 0x16 0x0 0x1648 0x9 0x0 0x1644 0x6 0x0 0x1cc8 0x83 0x0 0x1ccc 0x9 0x0 0x1cd0 0xa2 0x0 0x1cd4 0x40 0x0 0x1cc4 0x2 0x0 0x1c80 0xd1 0x0 0x1c84 0x1f 0x0 0x1c88 0x47 0x0 0x1c64 0x1b 0x0 0x1434 0x75 0x0 0x1834 0x75 0x0 0x1dd8 0xba 0x0 0x1c0c 0x9f 0x0 0x1c10 0x9f 0x0 0x1c14 0xb7 0x0 0x1c18 0x4e 0x0 0x1c1c 0x65 0x0 0x1c20 0x6b 0x0 0x1c24 0x15 0x0 0x1c28 0xd 0x0 0x1c2c 0x15 0x0 0x1c30 0xd 0x0 0x1c34 0x15 0x0 0x1c38 0xd 0x0 0x1c3c 0x15 0x0 0x1c40 0x1d 0x0 0x1c44 0x15 0x0 0x1c48 0xd 0x0 0x1c4c 0x15 0x0 0x1c50 0xd 0x0 0x1e0c 0x21 0x0 0x1e10 0x60 0x0 0x1c5c 0x2 0x0 0x1ca0 0x4 0x0 0x1c8c 0x44 0x0 0x1c70 0xe7 0x0 0x1c74 0x3 0x0 0x1c78 0x40 0x0 0x1c7c 0x0 0x0 0x1cb8 0x75 0x0 0x1cb0 0x86 0x0 0x1cbc 0x13 0x0 0x1cac 0x4 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x1d74 0x1cd8 0x1cdc 0x1c04 0x1c00 0x1c08 0x2a18 0x8 0x4 0x1c 0x0 0x10 0xc 0x1a0c>;
			qcom,vbus-valid-override;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			reset-names = "global_phy_reset", "phy_reset";
			resets = <0x20 0x13 0x20 0x11>;
			vdd-supply = <0x2d>;
		};

		ssphy@88eb000 {
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "cfg_ahb_clk";
			clocks = <0x20 0xa5 0x20 0xa8 0x1f 0x0 0x20 0xa4 0x20 0xa9>;
			compatible = "qcom,usb-ssphy-qmp-v2";
			core-supply = <0x2c>;
			phandle = <0x2b2>;
			qcom,qmp-phy-init-seq = <0x48 0x7 0x0 0x80 0x14 0x0 0x34 0x4 0x0 0x138 0x30 0x0 0x3c 0x2 0x0 0x8c 0x8 0x0 0x15c 0x6 0x0 0x164 0x1 0x0 0x13c 0x80 0x0 0xb0 0x82 0x0 0xb8 0xab 0x0 0xbc 0xea 0x0 0xc0 0x2 0x0 0x60 0x6 0x0 0x68 0x16 0x0 0x70 0x36 0x0 0xdc 0x0 0x0 0xd8 0x3f 0x0 0xf8 0x1 0x0 0xf4 0xc9 0x0 0x148 0xa 0x0 0xa0 0x0 0x0 0x9c 0x34 0x0 0x98 0x15 0x0 0x90 0x4 0x0 0x154 0x0 0x0 0x94 0x0 0x0 0xf0 0x0 0x0 0x40 0xa 0x0 0xd0 0x80 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x14 0x0 0x0 0x18 0x0 0x0 0x24 0x85 0x0 0x28 0x7 0x0 0x4c0 0xc 0x0 0x564 0x50 0x0 0x430 0xb 0x0 0x4d4 0xe 0x0 0x4d8 0x4e 0x0 0x4dc 0x18 0x0 0x4f8 0x77 0x0 0x4fc 0x80 0x0 0x504 0x3 0x0 0x50c 0x1c 0x0 0x434 0x75 0x0 0x444 0x80 0x0 0x408 0xa 0x0 0x40c 0x6 0x0 0x500 0x0 0x0 0x260 0x10 0x0 0x2a4 0x12 0x0 0x28c 0xc6 0x0 0x248 0x6 0x0 0x244 0x6 0x0 0x8c8 0x83 0x0 0x8cc 0x9 0x0 0x8d0 0xa2 0x0 0x8d4 0x40 0x0 0x8c4 0x2 0x0 0x864 0x1b 0x0 0x80c 0x9f 0x0 0x810 0x9f 0x0 0x814 0xb5 0x0 0x818 0x4c 0x0 0x81c 0x64 0x0 0x820 0x6a 0x0 0x824 0x15 0x0 0x828 0xd 0x0 0x82c 0x15 0x0 0x830 0xd 0x0 0x834 0x15 0x0 0x838 0xd 0x0 0x83c 0x15 0x0 0x840 0xd 0x0 0x844 0x15 0x0 0x848 0xd 0x0 0x84c 0x15 0x0 0x850 0xd 0x0 0x85c 0x2 0x0 0x8a0 0x4 0x0 0x88c 0x44 0x0 0x880 0xd1 0x0 0x884 0x1f 0x0 0x888 0x47 0x0 0x870 0xe7 0x0 0x874 0x3 0x0 0x878 0x40 0x0 0x87c 0x0 0x0 0x9d8 0xba 0x0 0x8b8 0x75 0x0 0x8b0 0x86 0x0 0x8bc 0x13 0x0 0xa0c 0x21 0x0 0xa10 0x60 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x974 0x8d8 0x8dc 0x804 0x800 0x808>;
			qcom,vbus-valid-override;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88eb000 0x1000 0x1fcbff0 0x4>;
			reg-names = "qmp_phy_base", "vls_clamp_reg";
			reset-names = "phy_reset", "phy_phy_reset";
			resets = <0x20 0x14 0x20 0x15>;
			status = "disabled";
			vdd-supply = <0x2d>;
		};

		ssusb@a600000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x2ab>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "cfg_ahb_clk", "xo";
			clocks = <0x20 0x95 0x20 0x12 0x20 0x9 0x20 0x97 0x20 0x99 0x20 0xa9 0x20 0x9f>;
			compatible = "qcom,dwc-usb3-msm";
			extcon = <0x0 0x0 0x2ad 0x0 0x0>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			interrupts = <0x0 0x1e9 0x0 0x0 0x82 0x0 0x0 0x1e6 0x0 0x0 0x1e8 0x0>;
			iommus = <0x27 0x740 0x0>;
			phandle = <0x4c0>;
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x2a4 0x0 0x0 0x1 0x247 0x0 0x0 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,pm-qos-latency = <0x2c>;
			qcom,smmu-s1-bypass;
			qcom,usb-dbm = <0x2ac>;
			qcom,use-pdc-interrupts;
			ranges;
			reg = <0xa600000 0xf8c00 0x88ee000 0x400>;
			reg-names = "core_base", "ahb2phy_base";
			reset-names = "core_reset";
			resets = <0x20 0xf>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				interrupts = <0x0 0x85 0x0>;
				linux,sysdev_is_parent;
				maximum-speed = "high-speed";
				reg = <0xa600000 0xcd00>;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				tx-fifo-resize;
				usb-core-id = <0x0>;
				usb-phy = <0x2ae 0x2af>;
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				interrupts = <0x0 0x84 0x0>;
				qcom,bam-type = <0x0>;
				qcom,disable-clk-gating;
				qcom,ignore-core-reset-ack;
				qcom,reset-bam-on-connect;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-num-pipes = <0x8>;
				qcom,usb-bam-override-threshold = <0x4001>;
				reg = <0xa704000 0x17000>;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
					qcom,dir = <0x1>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,pipe-num = <0x0>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,usb-bam-mem-type = <0x2>;
				};
			};
		};

		ssusb@a800000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x2b0>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "cfg_ahb_clk", "xo";
			clocks = <0x20 0x9a 0x20 0x13 0x20 0xa 0x20 0x9c 0x20 0x9e 0x20 0xa9 0x20 0xa4>;
			compatible = "qcom,dwc-usb3-msm";
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			interrupts = <0x0 0x1eb 0x0 0x0 0x87 0x0 0x0 0x1e7 0x0 0x0 0x1ea 0x0>;
			iommus = <0x27 0x760 0x0>;
			phandle = <0x4c2>;
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,msm-bus,name = "usb1";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x65 0x200 0x0 0x0 0x1 0x2ef 0x0 0x0 0x65 0x200 0x3a980 0xaae60 0x1 0x2ef 0x0 0x9c40>;
			qcom,smmu-s1-bypass;
			qcom,use-pdc-interrupts;
			ranges;
			reg = <0xa800000 0xf8c00 0x88ee000 0x400>;
			reg-names = "core_base", "ahb2phy_base";
			reset-names = "core_reset";
			resets = <0x20 0x10>;
			status = "disabled";

			dwc3@a800000 {
				compatible = "snps,dwc3";
				dr_mode = "host";
				interrupts = <0x0 0x8a 0x0>;
				linux,sysdev_is_parent;
				reg = <0xa800000 0xcd00>;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				tx-fifo-resize;
				usb-core-id = <0x1>;
				usb-phy = <0x2b1 0x2b2>;
			};
		};

		stm@6002000 {
			arm,primecell-periphid = <0x3b962>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			phandle = <0x355>;
			reg = <0x6002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";

			port {

				endpoint {
					phandle = <0x13d>;
					remote-endpoint = <0x139>;
				};
			};
		};

		syscon@0x5091540 {
			compatible = "syscon";
			phandle = <0x1a>;
			reg = <0x5091540 0x4>;
		};

		syscon@17970018 {
			compatible = "syscon";
			phandle = <0xa5>;
			reg = <0x17970018 0x4>;
		};

		system_pm {
			compatible = "qcom,system-pm";
			mboxes = <0x89 0x0>;
		};

		tgu@6b0c000 {
			arm,primecell-periphid = <0x3b999>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-ipcb";
			phandle = <0x399>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		thermal-zones {
			phandle = <0x32d>;

			aoss0-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xed 0x0>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0xfd>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0xfd>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0xfd>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0xfd>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0xfd>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0xfd>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0xfd>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0xfd>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0xfd>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0xfd>;
					};
				};

				trips {

					aoss0-trip {
						hysteresis = <0x1388>;
						phandle = <0xfd>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			aoss0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xed 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			aoss1-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xee 0x0>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x111>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x111>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x111>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x111>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x111>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x111>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x111>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x111>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x111>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x111>;
					};
				};

				trips {

					aoss1-trip {
						hysteresis = <0x1388>;
						phandle = <0x111>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			aoss1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xee 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			camera-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xee 0x5>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x116>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x116>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x116>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x116>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x116>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x116>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x116>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x116>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x116>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x116>;
					};
				};

				trips {

					camera-trip {
						hysteresis = <0x1388>;
						phandle = <0x116>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xee 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			compute-hvx-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xee 0x4>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x115>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x115>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x115>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x115>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x115>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x115>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x115>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x115>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x115>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x115>;
					};
				};

				trips {

					hvx-trip {
						hysteresis = <0x1388>;
						phandle = <0x115>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			compute-hvx-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xee 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu0-gold-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xed 0x7>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x10b>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x10b>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x10b>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x10b>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x10b>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x10b>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x10b>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x10b>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x10b>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x10b>;
					};
				};

				trips {

					cpug0-trip {
						hysteresis = <0x1388>;
						phandle = <0x10b>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu0-gold-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xed 0x7>;
				wake-capable-sensor;

				cooling-maps {

					emerg_cdev4 {
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
						trip = <0xf5>;
					};
				};

				trips {

					emerg-config4 {
						hysteresis = <0x2710>;
						phandle = <0xf5>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu0-gold-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xed 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu0-silver-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xed 0x1>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x105>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x105>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x105>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x105>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x105>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x105>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x105>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x105>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x105>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x105>;
					};
				};

				trips {

					cpu0-trip {
						hysteresis = <0x1388>;
						phandle = <0x105>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu0-silver-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xed 0x1>;
				wake-capable-sensor;

				cooling-maps {

					emerg_cdev0 {
						cooling-device = <0x11 0xfffffffe 0xfffffffe>;
						trip = <0xf1>;
					};
				};

				trips {

					emerg-config0 {
						hysteresis = <0x2710>;
						phandle = <0xf1>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu0-silver-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xed 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu1-gold-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xed 0x8>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x10c>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x10c>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x10c>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x10c>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x10c>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x10c>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x10c>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x10c>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x10c>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x10c>;
					};
				};

				trips {

					cpug1-trip {
						hysteresis = <0x1388>;
						phandle = <0x10c>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu1-gold-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xed 0x8>;
				wake-capable-sensor;

				cooling-maps {

					emerg_cdev5 {
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
						trip = <0xf6>;
					};
				};

				trips {

					emerg-config5 {
						hysteresis = <0x2710>;
						phandle = <0xf6>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu1-gold-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xed 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu1-silver-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xed 0x2>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x106>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x106>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x106>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x106>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x106>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x106>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x106>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x106>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x106>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x106>;
					};
				};

				trips {

					cpu1-trip {
						hysteresis = <0x1388>;
						phandle = <0x106>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu1-silver-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xed 0x2>;
				wake-capable-sensor;

				cooling-maps {

					emerg_cdev1 {
						cooling-device = <0x12 0xfffffffe 0xfffffffe>;
						trip = <0xf2>;
					};
				};

				trips {

					emerg-config1 {
						hysteresis = <0x2710>;
						phandle = <0xf2>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu1-silver-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xed 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu2-gold-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xed 0x9>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x10d>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x10d>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x10d>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x10d>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x10d>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x10d>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x10d>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x10d>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x10d>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x10d>;
					};
				};

				trips {

					cpug2-trip {
						hysteresis = <0x1388>;
						phandle = <0x10d>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu2-gold-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xed 0x9>;
				wake-capable-sensor;

				cooling-maps {

					emerg_cdev6 {
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
						trip = <0xf7>;
					};
				};

				trips {

					emerg-config6 {
						hysteresis = <0x2710>;
						phandle = <0xf7>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu2-gold-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xed 0x9>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu2-silver-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xed 0x3>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x107>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x107>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x107>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x107>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x107>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x107>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x107>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x107>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x107>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x107>;
					};
				};

				trips {

					cpu2-trip {
						hysteresis = <0x1388>;
						phandle = <0x107>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu2-silver-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xed 0x3>;
				wake-capable-sensor;

				cooling-maps {

					emerg_cdev2 {
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
						trip = <0xf3>;
					};
				};

				trips {

					emerg-config2 {
						hysteresis = <0x2710>;
						phandle = <0xf3>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu2-silver-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xed 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu3-gold-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xed 0xa>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x10e>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x10e>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x10e>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x10e>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x10e>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x10e>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x10e>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x10e>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x10e>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x10e>;
					};
				};

				trips {

					cpug3-trip {
						hysteresis = <0x1388>;
						phandle = <0x10e>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu3-gold-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xed 0xa>;
				wake-capable-sensor;

				cooling-maps {

					emerg_cdev7 {
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
						trip = <0xf8>;
					};
				};

				trips {

					emerg-config7 {
						hysteresis = <0x2710>;
						phandle = <0xf8>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu3-gold-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xed 0xa>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu3-silver-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xed 0x4>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x108>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x108>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x108>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x108>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x108>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x108>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x108>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x108>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x108>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x108>;
					};
				};

				trips {

					cpu3-trip {
						hysteresis = <0x1388>;
						phandle = <0x108>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu3-silver-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xed 0x4>;
				wake-capable-sensor;

				cooling-maps {

					emerg_cdev3 {
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
						trip = <0xf4>;
					};
				};

				trips {

					emerg-config3 {
						hysteresis = <0x2710>;
						phandle = <0xf4>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu3-silver-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xed 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			ddr-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xee 0x2>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x113>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x113>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x113>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x113>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x113>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x113>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x113>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x113>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x113>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x113>;
					};
				};

				trips {

					ddr-trip {
						hysteresis = <0x1388>;
						phandle = <0x113>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xee 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			gold-virt-max-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gold-trip {
						hysteresis = <0x0>;
						temperature = <0x1d4c0>;
						type = "passive";
					};
				};
			};

			gpu-virt-max-step {
				disable-thermal-zone;
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				cooling-maps {

					gpu_cdev0 {
						cooling-device = <0x9b 0x0 0xffffffff>;
						trip = <0xef>;
					};
				};

				trips {

					gpu-trip0 {
						hysteresis = <0x0>;
						phandle = <0xef>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpu0-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xed 0xb>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x10f>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x10f>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x10f>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x10f>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x10f>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x10f>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x10f>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x10f>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x10f>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x10f>;
					};
				};

				trips {

					gpu0-trip {
						hysteresis = <0x1388>;
						phandle = <0x10f>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			gpu0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xed 0xb>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpu1-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xed 0xc>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x110>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x110>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x110>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x110>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x110>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x110>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x110>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x110>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x110>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x110>;
					};
				};

				trips {

					gpu1-trip_l {
						hysteresis = <0x1388>;
						phandle = <0x110>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			gpu1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xed 0xc>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			kryo-l3-0-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xed 0x5>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x109>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x109>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x109>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x109>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x109>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x109>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x109>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x109>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x109>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x109>;
					};
				};

				trips {

					l3-0-trip {
						hysteresis = <0x1388>;
						phandle = <0x109>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			kryo-l3-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xed 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			kryo-l3-1-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xed 0x6>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x10a>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x10a>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x10a>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x10a>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x10a>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x10a>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x10a>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x10a>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x10a>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x10a>;
					};
				};

				trips {

					l3-1-trip {
						hysteresis = <0x1388>;
						phandle = <0x10a>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			kryo-l3-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xed 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-00 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x2>;
				wake-capable-sensor;

				trips {

					active-config {
						hysteresis = <0x7530>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-01 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa>;
				wake-capable-sensor;

				trips {

					active-config {
						hysteresis = <0x7530>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			mdm-core-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xee 0x7>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x118>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x118>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x118>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x118>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x118>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x118>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x118>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x118>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x118>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x118>;
					};
				};

				trips {

					mdm-trip {
						hysteresis = <0x1388>;
						phandle = <0x118>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-core-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xee 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdm-dsp-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xee 0x1>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x112>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x112>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x112>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x112>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x112>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x112>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x112>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x112>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x112>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x112>;
					};
				};

				trips {

					dsp-trip {
						hysteresis = <0x1388>;
						phandle = <0x112>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-dsp-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xee 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmss-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xee 0x6>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x117>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x117>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x117>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x117>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x117>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x117>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x117>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x117>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x117>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x117>;
					};
				};

				trips {

					mmss-trip {
						hysteresis = <0x1388>;
						phandle = <0x117>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			mmss-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xee 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm8005_tz {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xfc>;

				trips {

					pm8005-trip0 {
						hysteresis = <0x0>;
						temperature = <0x19a28>;
						type = "passive";
					};

					pm8005-trip1 {
						hysteresis = <0x0>;
						temperature = <0x1e848>;
						type = "passive";
					};

					pm8005-trip2 {
						hysteresis = <0x0>;
						temperature = <0x23668>;
						type = "passive";
					};
				};
			};

			pm8998_tz {
				phandle = <0x32e>;
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xf9>;
				wake-capable-sensor;

				cooling-maps {

					trip0_cpu0 {
						cooling-device = <0x11 0xfffffffd 0xfffffffd>;
						trip = <0xfa>;
					};

					trip0_cpu1 {
						cooling-device = <0x12 0xfffffffd 0xfffffffd>;
						trip = <0xfa>;
					};

					trip0_cpu2 {
						cooling-device = <0x13 0xfffffffd 0xfffffffd>;
						trip = <0xfa>;
					};

					trip0_cpu3 {
						cooling-device = <0x14 0xfffffffd 0xfffffffd>;
						trip = <0xfa>;
					};

					trip0_cpu4 {
						cooling-device = <0x15 0xfffffffd 0xfffffffd>;
						trip = <0xfa>;
					};

					trip0_cpu5 {
						cooling-device = <0x16 0xfffffffd 0xfffffffd>;
						trip = <0xfa>;
					};

					trip0_cpu6 {
						cooling-device = <0x17 0xfffffffd 0xfffffffd>;
						trip = <0xfa>;
					};

					trip0_cpu7 {
						cooling-device = <0x18 0xfffffffd 0xfffffffd>;
						trip = <0xfa>;
					};

					trip1_cpu1 {
						cooling-device = <0x12 0xfffffffe 0xfffffffe>;
						trip = <0xfb>;
					};

					trip1_cpu2 {
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
						trip = <0xfb>;
					};

					trip1_cpu3 {
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
						trip = <0xfb>;
					};

					trip1_cpu4 {
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
						trip = <0xfb>;
					};

					trip1_cpu5 {
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
						trip = <0xfb>;
					};

					trip1_cpu6 {
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
						trip = <0xfb>;
					};

					trip1_cpu7 {
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
						trip = <0xfb>;
					};
				};

				trips {

					pm8998-trip0 {
						hysteresis = <0x0>;
						phandle = <0xfa>;
						temperature = <0x19a28>;
						type = "passive";
					};

					pm8998-trip1 {
						hysteresis = <0x0>;
						phandle = <0xfb>;
						temperature = <0x1e848>;
						type = "passive";
					};

					pm8998-trip2 {
						hysteresis = <0x0>;
						phandle = <0x32f>;
						temperature = <0x23668>;
						type = "passive";
					};
				};
			};

			pop-mem-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xee 0x2>;
				wake-capable-sensor;

				cooling-maps {

					pop_cdev4 {
						cooling-device = <0x15 0xffffffff 0xfffffffd>;
						trip = <0xf0>;
					};

					pop_cdev5 {
						cooling-device = <0x16 0xffffffff 0xfffffffd>;
						trip = <0xf0>;
					};

					pop_cdev6 {
						cooling-device = <0x17 0xffffffff 0xfffffffd>;
						trip = <0xf0>;
					};

					pop_cdev7 {
						cooling-device = <0x18 0xffffffff 0xfffffffd>;
						trip = <0xf0>;
					};
				};

				trips {

					pop-trip {
						hysteresis = <0x0>;
						phandle = <0xf0>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			silv-virt-max-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					silver-trip {
						hysteresis = <0x0>;
						temperature = <0x1d4c0>;
						type = "passive";
					};
				};
			};

			wlan-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xee 0x3>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x102 0x0 0x0>;
						trip = <0x114>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x103 0x0 0x0>;
						trip = <0x114>;
					};

					cpu0_vdd_cdev {
						cooling-device = <0x11 0x4 0x4>;
						trip = <0x114>;
					};

					cpu4_vdd_cdev {
						cooling-device = <0x15 0x9 0x9>;
						trip = <0x114>;
					};

					cx_vdd_cdev {
						cooling-device = <0xfe 0x0 0x0>;
						trip = <0x114>;
					};

					ebi_vdd_cdev {
						cooling-device = <0x100 0x0 0x0>;
						trip = <0x114>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x9b 0x1 0x1>;
						trip = <0x114>;
					};

					modem_vdd_cdev {
						cooling-device = <0x101 0x0 0x0>;
						trip = <0x114>;
					};

					mx_vdd_cdev {
						cooling-device = <0xff 0x0 0x0>;
						trip = <0x114>;
					};

					slpi_vdd_cdev {
						cooling-device = <0x104 0x0 0x0>;
						trip = <0x114>;
					};
				};

				trips {

					wlan-trip {
						hysteresis = <0x1388>;
						phandle = <0x114>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			wlan-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xee 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xf08 0x1 0x2 0xf08 0x1 0x3 0xf08 0x1 0x0 0xf08>;
		};

		timer@0x17C90000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			ranges;
			reg = <0x17c90000 0x1000>;

			frame@0x17CA0000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x7 0x4 0x0 0x6 0x4>;
				reg = <0x17ca0000 0x1000 0x17cb0000 0x1000>;
			};

			frame@17cc0000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x8 0x4>;
				reg = <0x17cc0000 0x1000>;
				status = "disabled";
			};

			frame@17cd0000 {
				frame-number = <0x2>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17cd0000 0x1000>;
				status = "disabled";
			};

			frame@17ce0000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17ce0000 0x1000>;
				status = "disabled";
			};

			frame@17cf0000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17cf0000 0x1000>;
				status = "disabled";
			};

			frame@17d00000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17d00000 0x1000>;
				status = "disabled";
			};

			frame@17d10000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x17d10000 0x1000>;
				status = "disabled";
			};
		};

		tmc@6047000 {
			arm,default-sink;
			arm,primecell-periphid = <0x3b961>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0x126>;
			coresight-ctis = <0x131 0x132>;
			coresight-name = "coresight-tmc-etf";
			phandle = <0x353>;
			reg = <0x6047000 0x1000>;
			reg-names = "tmc-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x122>;
						remote-endpoint = <0x134>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x136>;
						remote-endpoint = <0x135>;
						slave-mode;
					};
				};
			};
		};

		tmc@6048000 {
			arm,buffer-size = <0x400000>;
			arm,primecell-periphid = <0x3b961>;
			arm,sg-enable;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0x126>;
			coresight-ctis = <0x131 0x132>;
			coresight-name = "coresight-tmc-etr";
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x10e 0x1>;
			phandle = <0x352>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";

			port {

				endpoint {
					phandle = <0x121>;
					remote-endpoint = <0x133>;
					slave-mode;
				};
			};
		};

		tmc@6b09000 {
			arm,primecell-periphid = <0x3b961>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0x126>;
			coresight-name = "coresight-tmc-etf-swao";
			phandle = <0x34d>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tmc-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x123>;
						remote-endpoint = <0x127>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x129>;
						remote-endpoint = <0x128>;
						slave-mode;
					};
				};
			};
		};

		tpda@6004000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda";
			phandle = <0x35a>;
			qcom,bc-elem-size = <0xa 0x20 0xd 0x20>;
			qcom,cmb-elem-size = <0x3 0x40 0x7 0x40 0x9 0x40 0xd 0x40>;
			qcom,dsb-elem-size = <0x0 0x20 0x2 0x20 0x3 0x20 0x5 0x20 0x6 0x20 0xa 0x20 0xb 0x20 0xd 0x20>;
			qcom,tc-elem-size = <0xd 0x20>;
			qcom,tpda-atid = <0x41>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x180>;
						remote-endpoint = <0x147>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x15c>;
						remote-endpoint = <0x148>;
						slave-mode;
					};
				};

				port@10 {
					reg = <0xd>;

					endpoint {
						phandle = <0x173>;
						remote-endpoint = <0x151>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x168>;
						remote-endpoint = <0x149>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x170>;
						remote-endpoint = <0x14a>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x5>;

					endpoint {
						phandle = <0x157>;
						remote-endpoint = <0x14b>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x6>;

					endpoint {
						phandle = <0x16b>;
						remote-endpoint = <0x14c>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0x7>;

					endpoint {
						phandle = <0x175>;
						remote-endpoint = <0x14d>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0x9>;

					endpoint {
						phandle = <0x174>;
						remote-endpoint = <0x14e>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0xa>;

					endpoint {
						phandle = <0x15e>;
						remote-endpoint = <0x14f>;
						slave-mode;
					};
				};

				port@9 {
					reg = <0xb>;

					endpoint {
						phandle = <0x15d>;
						remote-endpoint = <0x150>;
						slave-mode;
					};
				};
			};
		};

		tpda@6831000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-modem";
			phandle = <0x35c>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x43>;
			reg = <0x6831000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x153>;
						remote-endpoint = <0x154>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x156>;
						remote-endpoint = <0x155>;
						slave-mode;
					};
				};
			};
		};

		tpda@6882000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-spss";
			phandle = <0x376>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x46>;
			reg = <0x6882000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x17d>;
						remote-endpoint = <0x179>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x17b>;
						remote-endpoint = <0x17a>;
						slave-mode;
					};
				};
			};
		};

		tpda@6b01000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-swao";
			phandle = <0x34f>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,dsb-elem-size = <0x1 0x20>;
			qcom,tpda-atid = <0x47>;
			reg = <0x6b01000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x12b>;
						remote-endpoint = <0x12c>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x12f>;
						remote-endpoint = <0x12d>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x130>;
						remote-endpoint = <0x12e>;
						slave-mode;
					};
				};
			};
		};

		tpda@7832000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-olc";
			phandle = <0x374>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,tpda-atid = <0x45>;
			reg = <0x7832000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x18c>;
						remote-endpoint = <0x176>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x178>;
						remote-endpoint = <0x177>;
						slave-mode;
					};
				};
			};
		};

		tpda@7862000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x364>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x7862000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x18d>;
						remote-endpoint = <0x15f>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x161>;
						remote-endpoint = <0x160>;
						slave-mode;
					};
				};
			};
		};

		tpda@78c0000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-llm-silver";
			phandle = <0x366>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x48>;
			reg = <0x78c0000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x18e>;
						remote-endpoint = <0x162>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x164>;
						remote-endpoint = <0x163>;
						slave-mode;
					};
				};
			};
		};

		tpda@78d0000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-llm-gold";
			phandle = <0x368>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x49>;
			reg = <0x78d0000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x18f>;
						remote-endpoint = <0x165>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x167>;
						remote-endpoint = <0x166>;
						slave-mode;
					};
				};
			};
		};

		tpdm@6830000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem";
			phandle = <0x35d>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x155>;
					remote-endpoint = <0x156>;
				};
			};
		};

		tpdm@6840000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x373>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x14d>;
					remote-endpoint = <0x175>;
				};
			};
		};

		tpdm@6844000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-lpass";
			phandle = <0x360>;
			qcom,msr-fix-req;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x158>;
					remote-endpoint = <0x15b>;
				};
			};
		};

		tpdm@684c000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x372>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x14e>;
					remote-endpoint = <0x174>;
				};
			};
		};

		tpdm@6850000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-pimem";
			phandle = <0x371>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x151>;
					remote-endpoint = <0x173>;
				};
			};
		};

		tpdm@6860000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-turing";
			phandle = <0x36e>;
			qcom,msr-fix-req;
			reg = <0x6860000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x16c>;
					remote-endpoint = <0x16f>;
				};
			};
		};

		tpdm@6880000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-spss";
			phandle = <0x377>;
			reg = <0x6880000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x17a>;
					remote-endpoint = <0x17b>;
				};
			};
		};

		tpdm@69d0000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x363>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x14f>;
					remote-endpoint = <0x15e>;
				};
			};
		};

		tpdm@69e0000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr";
			phandle = <0x370>;
			qcom,msr-fix-req;
			reg = <0x69e0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x171>;
					remote-endpoint = <0x172>;
				};
			};
		};

		tpdm@6a24000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-north";
			phandle = <0x362>;
			qcom,msr-fix-req;
			reg = <0x6a24000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x150>;
					remote-endpoint = <0x15d>;
				};
			};
		};

		tpdm@6b02000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-0";
			phandle = <0x350>;
			reg = <0x6b02000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x12d>;
					remote-endpoint = <0x12f>;
				};
			};
		};

		tpdm@6b03000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-1";
			phandle = <0x351>;
			qcom,msr-fix-req;
			reg = <0x6b03000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x12e>;
					remote-endpoint = <0x130>;
				};
			};
		};

		tpdm@6c08000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mm";
			phandle = <0x36b>;
			qcom,msr-fix-req;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x169>;
					remote-endpoint = <0x16a>;
				};
			};
		};

		tpdm@6c28000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-center";
			phandle = <0x361>;
			qcom,msr-fix-req;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x148>;
					remote-endpoint = <0x15c>;
				};
			};
		};

		tpdm@7830000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-olc";
			phandle = <0x375>;
			reg = <0x7830000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x177>;
					remote-endpoint = <0x178>;
				};
			};
		};

		tpdm@7860000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x365>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x160>;
					remote-endpoint = <0x161>;
				};
			};
		};

		tpdm@78a0000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-silver";
			phandle = <0x367>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x163>;
					remote-endpoint = <0x164>;
				};
			};
		};

		tpdm@78b0000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x7d 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-gold";
			phandle = <0x369>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x166>;
					remote-endpoint = <0x167>;
				};
			};
		};

		tsens@c222000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,sdm845-tsens";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts = <0x0 0x1fa 0x0 0x0 0x1fc 0x0>;
			phandle = <0xed>;
			reg = <0xc222000 0x4 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
		};

		tsens@c223000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,sdm845-tsens";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts = <0x0 0x1fb 0x0 0x0 0x1fd 0x0>;
			phandle = <0xee>;
			reg = <0xc223000 0x4 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0xd>;

			port {

				endpoint {
					phandle = <0x16e>;
					remote-endpoint = <0x184>;
				};
			};
		};

		tz-log@146bf720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x31f>;
			qcom,hyplog-enabled;
			reg = <0x146bf720 0x3000>;
		};

		ufshc@1d84000 {
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x20 0xb1 0x20 0xb7 0x20 0x89 0x20 0xb3 0x20 0xb5 0x1f 0x0 0x20 0x92 0x20 0x90 0x20 0x91>;
			compatible = "qcom,ufshc";
			dev-ref-clk-freq = <0x0>;
			freq-table-hz = <0x2faf080 0xbebc200 0x0 0x0 0x0 0x0 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interrupts = <0x0 0x109 0x0>;
			lanes-per-direction = <0x2>;
			non-removable;
			phandle = <0x311>;
			phy-names = "ufsphy";
			phys = <0xa7>;
			pinctrl-0 = <0xa9>;
			pinctrl-1 = <0xaa>;
			pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "MAX";
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0x16>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x0 0x0 0x1 0x2f5 0x0 0x0 0x7b 0x200 0x39a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x39a0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1f334 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x7cccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x0 0x7b 0x200 0x247ae 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x9199a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x64000 0x7b 0x200 0x74a000 0x0 0x1 0x2f5 0x4b000 0x0>;
			qcom,pm-qos-cpu-group-latency-us = <0x46 0x46>;
			qcom,pm-qos-cpu-groups = <0xf 0xf0>;
			qcom,pm-qos-default-cpu = <0x0>;
			reg = <0x1d84000 0x2500>;
			reset-names = "core_reset";
			resets = <0x20 0xe>;
			status = "disabled";
			ufs-qcom-crypto = <0xa8>;
		};

		ufsice@1d90000 {
			clock-names = "ufs_core_clk", "bus_clk", "iface_clk", "ice_core_clk";
			clocks = <0x20 0x8a 0x20 0x88 0x20 0x89 0x20 0x8c>;
			compatible = "qcom,ice";
			phandle = <0xa8>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,enable-ice-clk;
			qcom,instance-type = "ufs";
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x28a 0x0 0x0 0x1 0x28a 0x3e8 0x0>;
			qcom,op-freq-hz = <0x0 0x0 0x0 0x11e1a300>;
			reg = <0x1d90000 0x8000>;
			vdd-hba-supply = <0xa6>;
		};

		ufsphy_mem@1d87000 {
			#phy-cells = <0x0>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x1f 0x0 0x20 0x88 0x20 0xb9>;
			lanes-per-direction = <0x2>;
			phandle = <0xa7>;
			reg = <0x1d87000 0xda8>;
			reg-names = "phy_mem";
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x27 0x182c 0x0>;
			qcom,usb-audio-intr-num = <0x2>;
			qcom,usb-audio-stream-id = <0xc>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x2af>;
		};
	};

	vendor {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x4c4>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
	};
};
