{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495939805394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495939805409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 23:50:05 2017 " "Processing started: Sat May 27 23:50:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495939805409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1495939805409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off spw_ulight_nofifo -c spw_ulight_nofifo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off spw_ulight_nofifo -c spw_ulight_nofifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1495939805409 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1495939811252 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spw_ulight_nofifo.vo /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/simulation/modelsim/ simulation " "Generated file spw_ulight_nofifo.vo in folder \"/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1495939814513 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_85c_board_slow.mod /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_85c_board_slow.data " "Generated files \"/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_85c_board_slow.mod\" and \"/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1495939814887 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_0c_board_slow.mod /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_0c_board_slow.data " "Generated files \"/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_0c_board_slow.mod\" and \"/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1495939814949 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_0c_board_fast.mod /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_0c_board_fast.data " "Generated files \"/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_0c_board_fast.mod\" and \"/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1495939814971 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_85c_board_fast.mod /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_85c_board_fast.data " "Generated files \"/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_85c_board_fast.mod\" and \"/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_85c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1495939814971 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_board.mod /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_board.data " "Generated files \"/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_board.mod\" and \"/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1495939816227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1343 " "Peak virtual memory: 1343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495939816529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 23:50:16 2017 " "Processing ended: Sat May 27 23:50:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495939816529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495939816529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495939816529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1495939816529 ""}
