{"vcs1":{"timestamp_begin":1684276380.483250377, "rt":1.37, "ut":0.46, "st":0.22}}
{"vcselab":{"timestamp_begin":1684276381.948710582, "rt":1.26, "ut":0.49, "st":0.16}}
{"link":{"timestamp_begin":1684276383.274960725, "rt":0.49, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684276379.803098440}
{"VCS_COMP_START_TIME": 1684276379.803098440}
{"VCS_COMP_END_TIME": 1684276385.388332566}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 329420}}
{"stitch_vcselab": {"peak_mem": 221012}}
