timestamp 1714480080
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use nverterlayout nverterlayout_0 1 0 255 0 -1 220
use nand2 nand2_2 1 0 633 0 -1 -188
use nand2 nand2_1 1 0 633 0 1 188
use nand2 nand2_0 1 0 70 0 1 188
port "VDD" 4 834 -939 834 -939 m1
port "I0" 1 986 -579 986 -579 m1
port "VSS" 6 414 -68 414 -68 m1
port "OUT" 5 1058 480 1058 480 m1
port "I1" 2 167 480 167 480 m1
port "Sel" 0 326 -373 326 -373 v
node "VDD" 0 62.4182 834 -939 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18988 592 0 0 0 0 0 0 0 0
node "m1_569_n896#" 0 12.4232 569 -896 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1568 162 0 0 0 0 0 0 0 0
node "I0" 0 22.8815 986 -579 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4062 256 0 0 0 0 0 0 0 0
node "m1_430_n515#" 1 91.249 430 -515 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19380 794 0 0 0 0 0 0 0 0
node "m1_646_n25#" 1 127.177 646 -25 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21395 888 0 0 0 0 0 0 0 0
node "VSS" 1 261.283 414 -68 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 59833 1526 0 0 0 0 0 0 0 0
node "OUT" 0 73.1505 1058 480 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9999 510 0 0 0 0 0 0 0 0
node "m1_421_448#" 1 116.703 421 448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19877 836 0 0 0 0 0 0 0 0
node "I1" 0 43.3771 167 480 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4615 272 0 0 0 0 0 0 0 0
node "m1_945_548#" 2 325.53 945 548 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12716 636 67388 2108 0 0 0 0 0 0
node "Sel" 2 369.94 326 -373 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12797 658 71672 2378 0 0 0 0 0 0
node "m1_645_n729#" 3 352.544 645 -729 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19285 802 98246 3102 0 0 0 0 0 0
node "m1_256_729#" 0 53.0463 256 729 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5896 310 0 0 0 0 0 0 0 0
node "a_439_921#" 15 0 439 921 nnd 0 0 0 0 26000 708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_167_n1051#" 1795 1473.12 167 -1051 nw 491040 2916 0 0 37233 1054 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_361_n401#" 3410 0.303 361 -401 nw 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_83_n28#" 0 0 83 -28 ppd 0 0 0 0 0 0 46181 1914 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "VSS" "Sel" 78.6835
cap "m1_421_448#" "a_439_921#" 2.75917
cap "w_167_n1051#" "m1_430_n515#" 33.563
cap "m1_945_548#" "w_167_n1051#" 7.98935
cap "m1_646_n25#" "m1_430_n515#" 11.8759
cap "m1_945_548#" "m1_646_n25#" 44.4769
cap "VSS" "m1_430_n515#" 12.1244
cap "VSS" "m1_945_548#" 0.371018
cap "I1" "m1_645_n729#" 0.0342452
cap "Sel" "m1_430_n515#" 0.0372795
cap "w_167_n1051#" "VDD" 57.5717
cap "w_167_n1051#" "m1_645_n729#" 65.6377
cap "m1_945_548#" "OUT" 109.871
cap "m1_945_548#" "Sel" 7.09896
cap "m1_646_n25#" "VDD" 7.40844
cap "m1_646_n25#" "m1_645_n729#" 29.8306
cap "VSS" "m1_645_n729#" 7.81211
cap "OUT" "m1_645_n729#" 0.84552
cap "m1_421_448#" "I1" 11.4261
cap "Sel" "m1_645_n729#" 147.044
cap "w_361_n401#" "Sel" 0.0739926
cap "m1_421_448#" "m1_646_n25#" 12.5111
cap "w_167_n1051#" "m1_569_n896#" 16.3128
cap "VSS" "m1_256_729#" 3.91674
cap "w_167_n1051#" "I0" 21.7413
cap "VSS" "m1_421_448#" 11.8979
cap "Sel" "a_439_921#" 0.668291
cap "m1_256_729#" "Sel" 1.09408
cap "m1_430_n515#" "VDD" 4.44116
cap "m1_430_n515#" "m1_645_n729#" 55.6173
cap "m1_421_448#" "OUT" 17.1878
cap "m1_945_548#" "m1_645_n729#" 161.552
cap "m1_421_448#" "Sel" 52.3317
cap "VDD" "m1_645_n729#" 0.857369
cap "m1_421_448#" "m1_430_n515#" 4.70229
cap "w_167_n1051#" "m1_646_n25#" 5.33871
cap "m1_421_448#" "m1_945_548#" 1.42302
cap "m1_569_n896#" "m1_430_n515#" 5.85572
cap "m1_945_548#" "I0" 15.188
cap "VSS" "I1" 6.94771
cap "VSS" "w_167_n1051#" 6.30633
cap "a_439_921#" "m1_645_n729#" 1.9951
cap "VSS" "m1_646_n25#" 21.9799
cap "m1_256_729#" "m1_645_n729#" 10.8287
cap "I1" "Sel" 3.91257
cap "w_167_n1051#" "OUT" 0.682194
cap "w_167_n1051#" "Sel" 16.5206
cap "m1_421_448#" "m1_645_n729#" 53.8176
cap "OUT" "m1_646_n25#" 12.8861
cap "Sel" "m1_646_n25#" 0.199107
cap "m1_645_n729#" "I0" 1.76455
cap "nverterlayout_0/VSS" "nverterlayout_0/OUT" 38.0315
cap "nand2_2/OUT" "nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 6.0122
cap "nand2_1/IN2" "nand2_1/OUT" 0.406747
cap "nand2_0/IN2" "nverterlayout_0/IN" 1.70555
cap "nand2_1/OUT" "nverterlayout_0/VDD" 0.0501019
cap "nand2_2/OUT" "nand2_2/IN1" -4.64829
cap "nverterlayout_0/VSS" "nand2_1/OUT" -2.44038
cap "nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "nverterlayout_0/IN" 10.9722
cap "nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "nverterlayout_0/VDD" 4.12909
cap "nand2_1/IN2" "nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.254847
cap "nand2_2/OUT" "nand2_1/IN2" 1.5651
cap "nand2_2/OUT" "nverterlayout_0/VDD" 22.3878
cap "nand2_2/OUT" "nverterlayout_0/VSS" 50.062
cap "nand2_2/IN1" "nverterlayout_0/VDD" -15.7209
cap "nand2_2/IN1" "nverterlayout_0/VSS" -0.71289
cap "nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "nverterlayout_0/IN" 0.262469
cap "nverterlayout_0/OUT" "nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.253041
cap "nverterlayout_0/OUT" "nverterlayout_0/IN" 19.2198
cap "nand2_1/IN2" "nverterlayout_0/VDD" 4.31531
cap "nverterlayout_0/VSS" "nand2_1/IN2" 21.9363
cap "nverterlayout_0/VSS" "nverterlayout_0/VDD" 44.3718
cap "nverterlayout_0/VDD" "nand2_0/IN2" 0.861102
cap "nand2_2/OUT" "nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 27.3937
cap "nverterlayout_0/VSS" "nand2_0/IN2" -2.49602
cap "nand2_2/IN1" "nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" -0.544912
cap "nverterlayout_0/VSS" "nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0379181
cap "nand2_2/OUT" "nverterlayout_0/OUT" 24.8871
cap "nand2_2/OUT" "nverterlayout_0/IN" -1.54755
cap "nand2_2/IN1" "nverterlayout_0/OUT" 0.646117
cap "nverterlayout_0/VDD" "nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 4.12909
cap "nand2_2/OUT" "nand2_1/OUT" 11.6738
cap "nand2_2/IN1" "nand2_1/OUT" 0.135761
cap "nand2_1/IN2" "nverterlayout_0/IN" 8.72117
cap "nverterlayout_0/VDD" "nverterlayout_0/IN" 20.734
cap "nand2_1/IN2" "nverterlayout_0/OUT" -0.538865
cap "nverterlayout_0/VSS" "nverterlayout_0/IN" 91.1294
cap "nverterlayout_0/OUT" "nverterlayout_0/VDD" 35.0827
cap "nand2_1/IN2" "nand2_0/IN2" -11.1142
cap "nverterlayout_0/VSS" "nand2_1/OUT" -2.44038
cap "nand2_1/OUT" "nverterlayout_0/VDD" 26.7648
cap "nverterlayout_0/OUT" "nverterlayout_0/VDD" 0.00319844
cap "nverterlayout_0/VSS" "nverterlayout_0/VDD" -4.58144
cap "nand2_2/OUT" "nverterlayout_0/IN" -5.10531
cap "nverterlayout_0/VSS" "nand2_0/IN2" -3.24773
cap "nverterlayout_0/VDD" "nand2_0/IN2" 0.835857
cap "nand2_2/OUT" "nand2_1/IN2" 3.35232
cap "nand2_2/OUT" "nand2_1/OUT" -9.28564
cap "nverterlayout_0/VSS" "nand2_2/OUT" -2.44976
cap "nand2_2/OUT" "nverterlayout_0/VDD" 14.1999
cap "nand2_2/IN1" "nand2_2/OUT" 0.47736
cap "nand2_1/IN2" "nverterlayout_0/IN" 88.5678
cap "nand2_1/OUT" "nverterlayout_0/IN" 9.46422
cap "nverterlayout_0/OUT" "nverterlayout_0/IN" 0.861572
cap "nverterlayout_0/VSS" "nverterlayout_0/IN" -3.5723
cap "nverterlayout_0/VDD" "nverterlayout_0/IN" 36.0273
cap "nand2_1/IN2" "nand2_1/OUT" -3.87443
cap "nverterlayout_0/IN" "nand2_0/IN2" 2.76498
cap "nand2_1/IN2" "nverterlayout_0/VDD" 34.5876
cap "nverterlayout_0/VSS" "nand2_1/IN2" 2.58284
cap "nand2_1/IN2" "nverterlayout_0/OUT" -2.04004
merge "nand2_0/IN1" "nverterlayout_0/IN" -222.088 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9635 -584 0 0 0 0 0 0 0 0
merge "nverterlayout_0/IN" "Sel"
merge "nand2_0/OUT" "m1_256_729#" -225.459 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12733 -824 0 0 0 0 0 0 0 0
merge "m1_256_729#" "nand2_1/IN2"
merge "nand2_1/IN2" "m1_421_448#"
merge "nand2_0/VDD" "nand2_1/VDD" -1892.89 -435207 -4804 0 0 -37879 -1674 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32048 -1786 0 0 0 0 0 0 0 0
merge "nand2_1/VDD" "a_439_921#"
merge "a_439_921#" "nand2_2/VDD"
merge "nand2_2/VDD" "VDD"
merge "VDD" "m1_645_n729#"
merge "m1_645_n729#" "nverterlayout_0/VDD"
merge "nverterlayout_0/VDD" "m1_569_n896#"
merge "m1_569_n896#" "w_167_n1051#"
merge "w_167_n1051#" "w_361_n401#"
merge "nand2_0/VSS" "nand2_1/VSS" -922.63 0 0 0 0 0 0 -9480 -3092 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -62227 -4784 0 0 0 0 0 0 0 0
merge "nand2_1/VSS" "nand2_2/VSS"
merge "nand2_2/VSS" "m1_646_n25#"
merge "m1_646_n25#" "nverterlayout_0/VSS"
merge "nverterlayout_0/VSS" "VSS"
merge "VSS" "a_83_n28#"
merge "nand2_1/IN1" "nand2_2/OUT" -163.942 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8834 -542 0 0 0 0 0 0 0 0
merge "nand2_2/OUT" "m1_945_548#"
merge "nand2_2/IN2" "nverterlayout_0/OUT" -172.156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7481 -494 0 0 0 0 0 0 0 0
merge "nverterlayout_0/OUT" "m1_430_n515#"
merge "nand2_2/IN1" "I0" -25.7407 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3994 -254 0 0 0 0 0 0 0 0
merge "nand2_0/IN2" "I1" -44.2731 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4615 -272 0 0 0 0 0 0 0 0
merge "nand2_1/OUT" "OUT" -87.0459 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6765 -378 0 0 0 0 0 0 0 0
